
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a800  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  0800a998  0800a998  0000b998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abbc  0800abbc  0000c024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800abbc  0800abbc  0000bbbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800abc4  0800abc4  0000c024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800abc4  0800abc4  0000bbc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800abc8  0800abc8  0000bbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  0800abcc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a58  20000024  0800abf0  0000c024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a7c  0800abf0  0000ca7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c1f5  00000000  00000000  0000c054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000442d  00000000  00000000  00028249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  0002c678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ea6  00000000  00000000  0002d7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c1d8  00000000  00000000  0002e69e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000178ce  00000000  00000000  0004a876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aacc6  00000000  00000000  00062144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010ce0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049b0  00000000  00000000  0010ce50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00111800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000024 	.word	0x20000024
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800a980 	.word	0x0800a980

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000028 	.word	0x20000028
 80001d4:	0800a980 	.word	0x0800a980

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <tud_hid_set_report_cb>:
//  // 예: if (buffer[0] == 0xA1) { ... }
//}

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	603b      	str	r3, [r7, #0]
 800050c:	4603      	mov	r3, r0
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	460b      	mov	r3, r1
 8000512:	71bb      	strb	r3, [r7, #6]
 8000514:	4613      	mov	r3, r2
 8000516:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 8000518:	bf00      	nop
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	4603      	mov	r3, r0
 800052e:	71fb      	strb	r3, [r7, #7]
 8000530:	460b      	mov	r3, r1
 8000532:	71bb      	strb	r3, [r7, #6]
 8000534:	4613      	mov	r3, r2
 8000536:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 8000538:	2300      	movs	r3, #0
}
 800053a:	4618      	mov	r0, r3
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr

08000546 <tud_vendor_rx_cb>:
    }
  }
}

void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 8000546:	b580      	push	{r7, lr}
 8000548:	b086      	sub	sp, #24
 800054a:	af00      	add	r7, sp, #0
 800054c:	4603      	mov	r3, r0
 800054e:	60b9      	str	r1, [r7, #8]
 8000550:	607a      	str	r2, [r7, #4]
 8000552:	73fb      	strb	r3, [r7, #15]
  (void) itf; // 인터페이스 번호 (2번일 것임)

  // 받은 데이터가 있다면
  if ( bufsize > 0 )
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d008      	beq.n	800056c <tud_vendor_rx_cb+0x26>
 800055a:	68bb      	ldr	r3, [r7, #8]
 800055c:	617b      	str	r3, [r7, #20]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	613b      	str	r3, [r7, #16]
  return tud_vendor_n_read_xfer(0);
}
#endif

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write(const void *buffer, uint32_t bufsize) {
  return tud_vendor_n_write(0, buffer, bufsize);
 8000562:	693a      	ldr	r2, [r7, #16]
 8000564:	6979      	ldr	r1, [r7, #20]
 8000566:	2000      	movs	r0, #0
 8000568:	f004 f9d6 	bl	8004918 <tud_vendor_n_write>
    tud_vendor_write(buffer, bufsize);

    // (선택) LED 깜빡임으로 수신 확인
    // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  }
}
 800056c:	bf00      	nop
 800056e:	3718      	adds	r7, #24
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000578:	f000 fc40 	bl	8000dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057c:	f000 f816 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000580:	f000 f8d4 	bl	800072c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000584:	f000 f87a 	bl	800067c <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000588:	f000 f8a2 	bl	80006d0 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  init_disk_data();
 800058c:	f000 f942 	bl	8000814 <init_disk_data>
  tusb_init();
 8000590:	2100      	movs	r1, #0
 8000592:	2000      	movs	r0, #0
 8000594:	f009 fbb0 	bl	8009cf8 <tusb_rhport_init>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 8000598:	2100      	movs	r1, #0
 800059a:	f04f 30ff 	mov.w	r0, #4294967295
 800059e:	f005 fbd3 	bl	8005d48 <tud_task_ext>
}
 80005a2:	bf00      	nop
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tud_task();
//	  hid_task();
	  check_usb_file_command();
 80005a4:	f000 f9cc 	bl	8000940 <check_usb_file_command>
	  tud_task();
 80005a8:	bf00      	nop
 80005aa:	e7f5      	b.n	8000598 <main+0x24>

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b094      	sub	sp, #80	@ 0x50
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 0320 	add.w	r3, r7, #32
 80005b6:	2230      	movs	r2, #48	@ 0x30
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f00a f990 	bl	800a8e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d0:	2300      	movs	r3, #0
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	4b27      	ldr	r3, [pc, #156]	@ (8000674 <SystemClock_Config+0xc8>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d8:	4a26      	ldr	r2, [pc, #152]	@ (8000674 <SystemClock_Config+0xc8>)
 80005da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005de:	6413      	str	r3, [r2, #64]	@ 0x40
 80005e0:	4b24      	ldr	r3, [pc, #144]	@ (8000674 <SystemClock_Config+0xc8>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005e8:	60bb      	str	r3, [r7, #8]
 80005ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005ec:	2300      	movs	r3, #0
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	4b21      	ldr	r3, [pc, #132]	@ (8000678 <SystemClock_Config+0xcc>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a20      	ldr	r2, [pc, #128]	@ (8000678 <SystemClock_Config+0xcc>)
 80005f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005fa:	6013      	str	r3, [r2, #0]
 80005fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000678 <SystemClock_Config+0xcc>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000608:	2301      	movs	r3, #1
 800060a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800060c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000610:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000612:	2302      	movs	r3, #2
 8000614:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000616:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800061a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800061c:	2304      	movs	r3, #4
 800061e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000620:	2348      	movs	r3, #72	@ 0x48
 8000622:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000624:	2302      	movs	r3, #2
 8000626:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000628:	2303      	movs	r3, #3
 800062a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062c:	f107 0320 	add.w	r3, r7, #32
 8000630:	4618      	mov	r0, r3
 8000632:	f001 f837 	bl	80016a4 <HAL_RCC_OscConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800063c:	f000 f8e4 	bl	8000808 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000640:	230f      	movs	r3, #15
 8000642:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000644:	2302      	movs	r3, #2
 8000646:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800064c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000650:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000656:	f107 030c 	add.w	r3, r7, #12
 800065a:	2102      	movs	r1, #2
 800065c:	4618      	mov	r0, r3
 800065e:	f001 fa99 	bl	8001b94 <HAL_RCC_ClockConfig>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000668:	f000 f8ce 	bl	8000808 <Error_Handler>
  }
}
 800066c:	bf00      	nop
 800066e:	3750      	adds	r7, #80	@ 0x50
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40023800 	.word	0x40023800
 8000678:	40007000 	.word	0x40007000

0800067c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000680:	4b11      	ldr	r3, [pc, #68]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 8000682:	4a12      	ldr	r2, [pc, #72]	@ (80006cc <MX_USART2_UART_Init+0x50>)
 8000684:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000686:	4b10      	ldr	r3, [pc, #64]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 8000688:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800068c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800068e:	4b0e      	ldr	r3, [pc, #56]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000694:	4b0c      	ldr	r3, [pc, #48]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 8000696:	2200      	movs	r2, #0
 8000698:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800069a:	4b0b      	ldr	r3, [pc, #44]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 800069c:	2200      	movs	r2, #0
 800069e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006a0:	4b09      	ldr	r3, [pc, #36]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 80006a2:	220c      	movs	r2, #12
 80006a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006a6:	4b08      	ldr	r3, [pc, #32]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006ac:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006b2:	4805      	ldr	r0, [pc, #20]	@ (80006c8 <MX_USART2_UART_Init+0x4c>)
 80006b4:	f001 fc8e 	bl	8001fd4 <HAL_UART_Init>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006be:	f000 f8a3 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000040 	.word	0x20000040
 80006cc:	40004400 	.word	0x40004400

080006d0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80006d4:	4b14      	ldr	r3, [pc, #80]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006d6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80006da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80006dc:	4b12      	ldr	r3, [pc, #72]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006de:	2204      	movs	r2, #4
 80006e0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80006e2:	4b11      	ldr	r3, [pc, #68]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006e4:	2202      	movs	r2, #2
 80006e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80006e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80006ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006f0:	2202      	movs	r2, #2
 80006f2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80006f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80006fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000700:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000702:	2200      	movs	r2, #0
 8000704:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000706:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000708:	2200      	movs	r2, #0
 800070a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800070c:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800070e:	2200      	movs	r2, #0
 8000710:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000712:	4805      	ldr	r0, [pc, #20]	@ (8000728 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000714:	f000 feb7 	bl	8001486 <HAL_PCD_Init>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800071e:	f000 f873 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	20000088 	.word	0x20000088

0800072c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b08a      	sub	sp, #40	@ 0x28
 8000730:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000732:	f107 0314 	add.w	r3, r7, #20
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
 8000746:	4b2d      	ldr	r3, [pc, #180]	@ (80007fc <MX_GPIO_Init+0xd0>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a2c      	ldr	r2, [pc, #176]	@ (80007fc <MX_GPIO_Init+0xd0>)
 800074c:	f043 0304 	orr.w	r3, r3, #4
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b2a      	ldr	r3, [pc, #168]	@ (80007fc <MX_GPIO_Init+0xd0>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0304 	and.w	r3, r3, #4
 800075a:	613b      	str	r3, [r7, #16]
 800075c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	60fb      	str	r3, [r7, #12]
 8000762:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <MX_GPIO_Init+0xd0>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a25      	ldr	r2, [pc, #148]	@ (80007fc <MX_GPIO_Init+0xd0>)
 8000768:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b23      	ldr	r3, [pc, #140]	@ (80007fc <MX_GPIO_Init+0xd0>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	60bb      	str	r3, [r7, #8]
 800077e:	4b1f      	ldr	r3, [pc, #124]	@ (80007fc <MX_GPIO_Init+0xd0>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a1e      	ldr	r2, [pc, #120]	@ (80007fc <MX_GPIO_Init+0xd0>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b1c      	ldr	r3, [pc, #112]	@ (80007fc <MX_GPIO_Init+0xd0>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	60bb      	str	r3, [r7, #8]
 8000794:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	607b      	str	r3, [r7, #4]
 800079a:	4b18      	ldr	r3, [pc, #96]	@ (80007fc <MX_GPIO_Init+0xd0>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a17      	ldr	r2, [pc, #92]	@ (80007fc <MX_GPIO_Init+0xd0>)
 80007a0:	f043 0302 	orr.w	r3, r3, #2
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b15      	ldr	r3, [pc, #84]	@ (80007fc <MX_GPIO_Init+0xd0>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0302 	and.w	r3, r3, #2
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2120      	movs	r1, #32
 80007b6:	4812      	ldr	r0, [pc, #72]	@ (8000800 <MX_GPIO_Init+0xd4>)
 80007b8:	f000 fe4c 	bl	8001454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007c2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	4619      	mov	r1, r3
 80007d2:	480c      	ldr	r0, [pc, #48]	@ (8000804 <MX_GPIO_Init+0xd8>)
 80007d4:	f000 fcba 	bl	800114c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007d8:	2320      	movs	r3, #32
 80007da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007dc:	2301      	movs	r3, #1
 80007de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e4:	2300      	movs	r3, #0
 80007e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	4619      	mov	r1, r3
 80007ee:	4804      	ldr	r0, [pc, #16]	@ (8000800 <MX_GPIO_Init+0xd4>)
 80007f0:	f000 fcac 	bl	800114c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007f4:	bf00      	nop
 80007f6:	3728      	adds	r7, #40	@ 0x28
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40023800 	.word	0x40023800
 8000800:	40020000 	.word	0x40020000
 8000804:	40020800 	.word	0x40020800

08000808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800080c:	b672      	cpsid	i
}
 800080e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000810:	bf00      	nop
 8000812:	e7fd      	b.n	8000810 <Error_Handler+0x8>

08000814 <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\nSPEED=100"

void init_disk_data(void)
{
 8000814:	b5b0      	push	{r4, r5, r7, lr}
 8000816:	b0a2      	sub	sp, #136	@ 0x88
 8000818:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 800081a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800081e:	2100      	movs	r1, #0
 8000820:	483f      	ldr	r0, [pc, #252]	@ (8000920 <init_disk_data+0x10c>)
 8000822:	f00a f85d 	bl	800a8e0 <memset>

  // 2. [LBA 0] 부트 섹터 (ID 변경된 버전 유지)
  uint8_t const boot_sector[] = {
 8000826:	4b3f      	ldr	r3, [pc, #252]	@ (8000924 <init_disk_data+0x110>)
 8000828:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 800082c:	461d      	mov	r5, r3
 800082e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000830:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000832:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000834:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000836:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000838:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800083a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800083e:	e884 0003 	stmia.w	r4, {r0, r1}
    0xF8, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x30, 0x12, 0x34, 0x56, 0x78,
    'S', 'T', 'M', '3', '2', 'F', '4', '1', '1', 'R', 'E',
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 8000842:	4b37      	ldr	r3, [pc, #220]	@ (8000920 <init_disk_data+0x10c>)
 8000844:	461d      	mov	r5, r3
 8000846:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 800084a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800084c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800084e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000850:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000856:	e894 0003 	ldmia.w	r4, {r0, r1}
 800085a:	e885 0003 	stmia.w	r5, {r0, r1}
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA;
 800085e:	4b30      	ldr	r3, [pc, #192]	@ (8000920 <init_disk_data+0x10c>)
 8000860:	2255      	movs	r2, #85	@ 0x55
 8000862:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8000866:	4b2e      	ldr	r3, [pc, #184]	@ (8000920 <init_disk_data+0x10c>)
 8000868:	22aa      	movs	r2, #170	@ 0xaa
 800086a:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff

  // 3. [LBA 1, 2] FAT 테이블
  // Cluster 2(첫 번째 데이터)를 파일의 끝(EOF)으로 표시: FF 0F
  uint8_t fat_data[] = { 0xF0, 0xFF, 0xFF, 0xFF, 0x0F };
 800086e:	4a2e      	ldr	r2, [pc, #184]	@ (8000928 <init_disk_data+0x114>)
 8000870:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000874:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000878:	6018      	str	r0, [r3, #0]
 800087a:	3304      	adds	r3, #4
 800087c:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 800087e:	4b28      	ldr	r3, [pc, #160]	@ (8000920 <init_disk_data+0x10c>)
 8000880:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000884:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000888:	e892 0003 	ldmia.w	r2, {r0, r1}
 800088c:	6018      	str	r0, [r3, #0]
 800088e:	3304      	adds	r3, #4
 8000890:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 8000892:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <init_disk_data+0x10c>)
 8000894:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000898:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800089c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008a0:	6018      	str	r0, [r3, #0]
 80008a2:	3304      	adds	r3, #4
 80008a4:	7019      	strb	r1, [r3, #0]

  // 4. [LBA 3] 루트 디렉토리 설정
  uint8_t* root_dir = msc_disk[3];
 80008a6:	4b21      	ldr	r3, [pc, #132]	@ (800092c <init_disk_data+0x118>)
 80008a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  // (1) 볼륨 레이블 (Entry 0: 0~31 byte)
  uint8_t const vol_entry[] = {
 80008ac:	4b20      	ldr	r3, [pc, #128]	@ (8000930 <init_disk_data+0x11c>)
 80008ae:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80008b2:	461d      	mov	r5, r3
 80008b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	'S', 'T', 'M', '3', '2', 'F', '4', '1', '1', 'R', 'E',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 80008c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80008c4:	461d      	mov	r5, r3
 80008c6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80008ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008cc:	6028      	str	r0, [r5, #0]
 80008ce:	6069      	str	r1, [r5, #4]
 80008d0:	60aa      	str	r2, [r5, #8]
 80008d2:	60eb      	str	r3, [r5, #12]
 80008d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008d6:	6128      	str	r0, [r5, #16]
 80008d8:	6169      	str	r1, [r5, #20]
 80008da:	61aa      	str	r2, [r5, #24]
 80008dc:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1: 32~63 byte)
  uint8_t const file_entry[] = {
 80008de:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <init_disk_data+0x120>)
 80008e0:	1d3c      	adds	r4, r7, #4
 80008e2:	461d      	mov	r5, r3
 80008e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008e8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0,0,0,0,0,0,0,0,0,0,                                    // 예약
    0,0,0,0,                                                // 시간/날짜
    0x02, 0x00,                                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0          // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 80008f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80008f4:	3320      	adds	r3, #32
 80008f6:	461d      	mov	r5, r3
 80008f8:	1d3c      	adds	r4, r7, #4
 80008fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008fc:	6028      	str	r0, [r5, #0]
 80008fe:	6069      	str	r1, [r5, #4]
 8000900:	60aa      	str	r2, [r5, #8]
 8000902:	60eb      	str	r3, [r5, #12]
 8000904:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000906:	6128      	str	r0, [r5, #16]
 8000908:	6169      	str	r1, [r5, #20]
 800090a:	61aa      	str	r2, [r5, #24]
 800090c:	61eb      	str	r3, [r5, #28]

  // 5. [LBA 4] 실제 데이터 영역 (Cluster 2)에 내용 쓰기
  // 여기가 파일의 실제 내용이 들어가는 곳입니다.
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 800090e:	2215      	movs	r2, #21
 8000910:	4909      	ldr	r1, [pc, #36]	@ (8000938 <init_disk_data+0x124>)
 8000912:	480a      	ldr	r0, [pc, #40]	@ (800093c <init_disk_data+0x128>)
 8000914:	f00a f826 	bl	800a964 <memcpy>
}
 8000918:	bf00      	nop
 800091a:	3788      	adds	r7, #136	@ 0x88
 800091c:	46bd      	mov	sp, r7
 800091e:	bdb0      	pop	{r4, r5, r7, pc}
 8000920:	2000056c 	.word	0x2000056c
 8000924:	0800a9b0 	.word	0x0800a9b0
 8000928:	0800a9e8 	.word	0x0800a9e8
 800092c:	20000b6c 	.word	0x20000b6c
 8000930:	0800a9f0 	.word	0x0800a9f0
 8000934:	0800aa10 	.word	0x0800aa10
 8000938:	0800a998 	.word	0x0800a998
 800093c:	20000d6c 	.word	0x20000d6c

08000940 <check_usb_file_command>:

// LBA 4번(Cluster 2)이 CONFIG.TXT의 시작 위치임을 우리는 알고 있습니다.
// 복잡한 파일 시스템 파싱 없이, 그냥 배열 주소로 접근하면 됩니다.

void check_usb_file_command(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
  // 1. 데이터 영역 포인터 가져오기
  char* file_content = (char*)msc_disk[4];
 8000946:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <check_usb_file_command+0x50>)
 8000948:	607b      	str	r3, [r7, #4]

  // 2. 내용 검색 (strstr 함수 사용)
  // 사용자가 메모장을 열고 "MODE=TURBO"라고 저장했는지 확인
  if (strstr(file_content, "MODE=TURBO") != NULL)
 800094a:	4912      	ldr	r1, [pc, #72]	@ (8000994 <check_usb_file_command+0x54>)
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f009 ffcf 	bl	800a8f0 <strstr>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d005      	beq.n	8000964 <check_usb_file_command+0x24>
  {
    // [터보 모드 동작]
    // 예: LED를 아주 빠르게 깜빡임
    // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
    // HAL_Delay(100);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000958:	2200      	movs	r2, #0
 800095a:	2120      	movs	r1, #32
 800095c:	480e      	ldr	r0, [pc, #56]	@ (8000998 <check_usb_file_command+0x58>)
 800095e:	f000 fd79 	bl	8001454 <HAL_GPIO_WritePin>
  else
  {
    // 기본 동작
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
  }
}
 8000962:	e011      	b.n	8000988 <check_usb_file_command+0x48>
  else if (strstr(file_content, "MODE=ECO") != NULL)
 8000964:	490d      	ldr	r1, [pc, #52]	@ (800099c <check_usb_file_command+0x5c>)
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f009 ffc2 	bl	800a8f0 <strstr>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d005      	beq.n	800097e <check_usb_file_command+0x3e>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000972:	2201      	movs	r2, #1
 8000974:	2120      	movs	r1, #32
 8000976:	4808      	ldr	r0, [pc, #32]	@ (8000998 <check_usb_file_command+0x58>)
 8000978:	f000 fd6c 	bl	8001454 <HAL_GPIO_WritePin>
}
 800097c:	e004      	b.n	8000988 <check_usb_file_command+0x48>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	2120      	movs	r1, #32
 8000982:	4805      	ldr	r0, [pc, #20]	@ (8000998 <check_usb_file_command+0x58>)
 8000984:	f000 fd66 	bl	8001454 <HAL_GPIO_WritePin>
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000d6c 	.word	0x20000d6c
 8000994:	0800aa30 	.word	0x0800aa30
 8000998:	40020000 	.word	0x40020000
 800099c:	0800aa3c 	.word	0x0800aa3c

080009a0 <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60b9      	str	r1, [r7, #8]
 80009a8:	607a      	str	r2, [r7, #4]
 80009aa:	603b      	str	r3, [r7, #0]
 80009ac:	4603      	mov	r3, r0
 80009ae:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 80009b0:	2208      	movs	r2, #8
 80009b2:	4909      	ldr	r1, [pc, #36]	@ (80009d8 <tud_msc_inquiry_cb+0x38>)
 80009b4:	68b8      	ldr	r0, [r7, #8]
 80009b6:	f009 ffd5 	bl	800a964 <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 80009ba:	2210      	movs	r2, #16
 80009bc:	4907      	ldr	r1, [pc, #28]	@ (80009dc <tud_msc_inquiry_cb+0x3c>)
 80009be:	6878      	ldr	r0, [r7, #4]
 80009c0:	f009 ffd0 	bl	800a964 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 80009c4:	2204      	movs	r2, #4
 80009c6:	4906      	ldr	r1, [pc, #24]	@ (80009e0 <tud_msc_inquiry_cb+0x40>)
 80009c8:	6838      	ldr	r0, [r7, #0]
 80009ca:	f009 ffcb 	bl	800a964 <memcpy>
}
 80009ce:	bf00      	nop
 80009d0:	3710      	adds	r7, #16
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	0800aa48 	.word	0x0800aa48
 80009dc:	0800aa54 	.word	0x0800aa54
 80009e0:	0800aa68 	.word	0x0800aa68

080009e4 <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	71fb      	strb	r3, [r7, #7]
 80009ee:	2301      	movs	r3, #1
 80009f0:	4618      	mov	r0, r3
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
 8000a08:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	2220      	movs	r2, #32
 8000a0e:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a16:	801a      	strh	r2, [r3, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	3714      	adds	r7, #20
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60b9      	str	r1, [r7, #8]
 8000a2c:	607a      	str	r2, [r7, #4]
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	4603      	mov	r3, r0
 8000a32:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000a38:	2300      	movs	r3, #0
 8000a3a:	61bb      	str	r3, [r7, #24]
 8000a3c:	e020      	b.n	8000a80 <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 8000a3e:	68ba      	ldr	r2, [r7, #8]
 8000a40:	69bb      	ldr	r3, [r7, #24]
 8000a42:	4413      	add	r3, r2
 8000a44:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	2b1f      	cmp	r3, #31
 8000a4a:	d80c      	bhi.n	8000a66 <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	025b      	lsls	r3, r3, #9
 8000a50:	4a10      	ldr	r2, [pc, #64]	@ (8000a94 <tud_msc_read10_cb+0x70>)
 8000a52:	441a      	add	r2, r3
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4413      	add	r3, r2
 8000a58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	69f8      	ldr	r0, [r7, #28]
 8000a60:	f009 ff80 	bl	800a964 <memcpy>
 8000a64:	e005      	b.n	8000a72 <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 8000a66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	69f8      	ldr	r0, [r7, #28]
 8000a6e:	f009 ff37 	bl	800a8e0 <memset>
    }
    ptr += 512;
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a78:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000a7a:	69bb      	ldr	r3, [r7, #24]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	61bb      	str	r3, [r7, #24]
 8000a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a82:	0a5b      	lsrs	r3, r3, #9
 8000a84:	69ba      	ldr	r2, [r7, #24]
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d3d9      	bcc.n	8000a3e <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8000a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3720      	adds	r7, #32
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	2000056c 	.word	0x2000056c

08000a98 <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000aac:	2300      	movs	r3, #0
 8000aae:	61bb      	str	r3, [r7, #24]
 8000ab0:	e019      	b.n	8000ae6 <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	2b1f      	cmp	r3, #31
 8000abe:	d80b      	bhi.n	8000ad8 <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	025b      	lsls	r3, r3, #9
 8000ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8000afc <tud_msc_write10_cb+0x64>)
 8000ac6:	441a      	add	r2, r3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4413      	add	r3, r2
 8000acc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ad0:	69f9      	ldr	r1, [r7, #28]
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f009 ff46 	bl	800a964 <memcpy>
    }
    ptr += 512;
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000ade:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000ae0:	69bb      	ldr	r3, [r7, #24]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	61bb      	str	r3, [r7, #24]
 8000ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ae8:	0a5b      	lsrs	r3, r3, #9
 8000aea:	69ba      	ldr	r2, [r7, #24]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d3e0      	bcc.n	8000ab2 <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 8000af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3720      	adds	r7, #32
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	2000056c 	.word	0x2000056c

08000b00 <tud_msc_scsi_cb>:

// SCSI
int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60b9      	str	r1, [r7, #8]
 8000b08:	607a      	str	r2, [r7, #4]
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	73fb      	strb	r3, [r7, #15]
 8000b10:	4613      	mov	r3, r2
 8000b12:	81bb      	strh	r3, [r7, #12]
  (void) lun; (void) scsi_cmd; (void) buffer; (void) bufsize;
  return -1;
 8000b14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3714      	adds	r7, #20
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	4b10      	ldr	r3, [pc, #64]	@ (8000b70 <HAL_MspInit+0x4c>)
 8000b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b32:	4a0f      	ldr	r2, [pc, #60]	@ (8000b70 <HAL_MspInit+0x4c>)
 8000b34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b70 <HAL_MspInit+0x4c>)
 8000b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	603b      	str	r3, [r7, #0]
 8000b4a:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <HAL_MspInit+0x4c>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4e:	4a08      	ldr	r2, [pc, #32]	@ (8000b70 <HAL_MspInit+0x4c>)
 8000b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b56:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <HAL_MspInit+0x4c>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b5e:	603b      	str	r3, [r7, #0]
 8000b60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b62:	2007      	movs	r0, #7
 8000b64:	f000 fab0 	bl	80010c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40023800 	.word	0x40023800

08000b74 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	@ 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a19      	ldr	r2, [pc, #100]	@ (8000bf8 <HAL_UART_MspInit+0x84>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d12b      	bne.n	8000bee <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	4b18      	ldr	r3, [pc, #96]	@ (8000bfc <HAL_UART_MspInit+0x88>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9e:	4a17      	ldr	r2, [pc, #92]	@ (8000bfc <HAL_UART_MspInit+0x88>)
 8000ba0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <HAL_UART_MspInit+0x88>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <HAL_UART_MspInit+0x88>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	4a10      	ldr	r2, [pc, #64]	@ (8000bfc <HAL_UART_MspInit+0x88>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bfc <HAL_UART_MspInit+0x88>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bce:	230c      	movs	r3, #12
 8000bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bde:	2307      	movs	r3, #7
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be2:	f107 0314 	add.w	r3, r7, #20
 8000be6:	4619      	mov	r1, r3
 8000be8:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <HAL_UART_MspInit+0x8c>)
 8000bea:	f000 faaf 	bl	800114c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	@ 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40004400 	.word	0x40004400
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020000 	.word	0x40020000

08000c04 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08a      	sub	sp, #40	@ 0x28
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c24:	d13a      	bne.n	8000c9c <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	613b      	str	r3, [r7, #16]
 8000c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca4 <HAL_PCD_MspInit+0xa0>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ca4 <HAL_PCD_MspInit+0xa0>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c36:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca4 <HAL_PCD_MspInit+0xa0>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000c42:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c50:	2303      	movs	r3, #3
 8000c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c54:	230a      	movs	r3, #10
 8000c56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4812      	ldr	r0, [pc, #72]	@ (8000ca8 <HAL_PCD_MspInit+0xa4>)
 8000c60:	f000 fa74 	bl	800114c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000c64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca4 <HAL_PCD_MspInit+0xa0>)
 8000c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c68:	4a0e      	ldr	r2, [pc, #56]	@ (8000ca4 <HAL_PCD_MspInit+0xa0>)
 8000c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c6e:	6353      	str	r3, [r2, #52]	@ 0x34
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca4 <HAL_PCD_MspInit+0xa0>)
 8000c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c78:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca4 <HAL_PCD_MspInit+0xa0>)
 8000c7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c7e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c80:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <HAL_PCD_MspInit+0xa0>)
 8000c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2100      	movs	r1, #0
 8000c90:	2043      	movs	r0, #67	@ 0x43
 8000c92:	f000 fa24 	bl	80010de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000c96:	2043      	movs	r0, #67	@ 0x43
 8000c98:	f000 fa3d 	bl	8001116 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000c9c:	bf00      	nop
 8000c9e:	3728      	adds	r7, #40	@ 0x28
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40023800 	.word	0x40023800
 8000ca8:	40020000 	.word	0x40020000

08000cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <NMI_Handler+0x4>

08000cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <HardFault_Handler+0x4>

08000cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <MemManage_Handler+0x4>

08000cc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <BusFault_Handler+0x4>

08000ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <UsageFault_Handler+0x4>

08000cd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d02:	f000 f8cd 	bl	8000ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f008 fbd4 	bl	80094bc <dcd_int_handler>
	return;
 8000d14:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
	HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d1c:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <SystemInit+0x20>)
 8000d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d22:	4a05      	ldr	r2, [pc, #20]	@ (8000d38 <SystemInit+0x20>)
 8000d24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <tud_descriptor_device_cb>:
    .iSerialNumber      = 0x03,

    .bNumConfigurations = 0x01
};

uint8_t const * tud_descriptor_device_cb(void) { return (uint8_t const *) &desc_device; }
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	4b02      	ldr	r3, [pc, #8]	@ (8000d4c <tud_descriptor_device_cb+0x10>)
 8000d42:	4618      	mov	r0, r3
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	0800aa88 	.word	0x0800aa88

08000d50 <tud_descriptor_configuration_cb>:
  // Vendor Class는 자동으로 0xFF로 설정됩니다.
  TUD_VENDOR_DESCRIPTOR(ITF_NUM_VENDOR, 0, EPNUM_VENDOR_OUT, EPNUM_VENDOR_IN, 64)
};

// Configuration 요청 콜백
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return desc_configuration;
 8000d5a:	4b03      	ldr	r3, [pc, #12]	@ (8000d68 <tud_descriptor_configuration_cb+0x18>)
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	0800aae0 	.word	0x0800aae0

08000d6c <tud_hid_descriptor_report_cb>:

// HID Report 요청 콜백
uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 8000d76:	4b03      	ldr	r3, [pc, #12]	@ (8000d84 <tud_hid_descriptor_report_cb+0x18>)
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	0800aa9c 	.word	0x0800aa9c

08000d88 <tud_descriptor_string_cb>:

// 문자열 요청 콜백 (기본값)
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	460a      	mov	r2, r1
 8000d92:	71fb      	strb	r3, [r7, #7]
 8000d94:	4613      	mov	r3, r2
 8000d96:	80bb      	strh	r3, [r7, #4]
  (void) index; (void) langid;
  return NULL;
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
	...

08000da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000da8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000de0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dac:	f7ff ffb4 	bl	8000d18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000db0:	480c      	ldr	r0, [pc, #48]	@ (8000de4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000db2:	490d      	ldr	r1, [pc, #52]	@ (8000de8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000db4:	4a0d      	ldr	r2, [pc, #52]	@ (8000dec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db8:	e002      	b.n	8000dc0 <LoopCopyDataInit>

08000dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dbe:	3304      	adds	r3, #4

08000dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc4:	d3f9      	bcc.n	8000dba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000df0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000df4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dcc:	e001      	b.n	8000dd2 <LoopFillZerobss>

08000dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd0:	3204      	adds	r2, #4

08000dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd4:	d3fb      	bcc.n	8000dce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dd6:	f009 fda1 	bl	800a91c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dda:	f7ff fbcb 	bl	8000574 <main>
  bx  lr    
 8000dde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000de0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000de4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de8:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000dec:	0800abcc 	.word	0x0800abcc
  ldr r2, =_sbss
 8000df0:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000df4:	20004a7c 	.word	0x20004a7c

08000df8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000df8:	e7fe      	b.n	8000df8 <ADC_IRQHandler>
	...

08000dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e00:	4b0e      	ldr	r3, [pc, #56]	@ (8000e3c <HAL_Init+0x40>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0d      	ldr	r2, [pc, #52]	@ (8000e3c <HAL_Init+0x40>)
 8000e06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e3c <HAL_Init+0x40>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a0a      	ldr	r2, [pc, #40]	@ (8000e3c <HAL_Init+0x40>)
 8000e12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e18:	4b08      	ldr	r3, [pc, #32]	@ (8000e3c <HAL_Init+0x40>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a07      	ldr	r2, [pc, #28]	@ (8000e3c <HAL_Init+0x40>)
 8000e1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e24:	2003      	movs	r0, #3
 8000e26:	f000 f94f 	bl	80010c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f000 f808 	bl	8000e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e30:	f7ff fe78 	bl	8000b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40023c00 	.word	0x40023c00

08000e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e48:	4b12      	ldr	r3, [pc, #72]	@ (8000e94 <HAL_InitTick+0x54>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	4b12      	ldr	r3, [pc, #72]	@ (8000e98 <HAL_InitTick+0x58>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4619      	mov	r1, r3
 8000e52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f000 f967 	bl	8001132 <HAL_SYSTICK_Config>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e00e      	b.n	8000e8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2b0f      	cmp	r3, #15
 8000e72:	d80a      	bhi.n	8000e8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e74:	2200      	movs	r2, #0
 8000e76:	6879      	ldr	r1, [r7, #4]
 8000e78:	f04f 30ff 	mov.w	r0, #4294967295
 8000e7c:	f000 f92f 	bl	80010de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e80:	4a06      	ldr	r2, [pc, #24]	@ (8000e9c <HAL_InitTick+0x5c>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e86:	2300      	movs	r3, #0
 8000e88:	e000      	b.n	8000e8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000000 	.word	0x20000000
 8000e98:	20000008 	.word	0x20000008
 8000e9c:	20000004 	.word	0x20000004

08000ea0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <HAL_IncTick+0x20>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <HAL_IncTick+0x24>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4413      	add	r3, r2
 8000eb0:	4a04      	ldr	r2, [pc, #16]	@ (8000ec4 <HAL_IncTick+0x24>)
 8000eb2:	6013      	str	r3, [r2, #0]
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	20000008 	.word	0x20000008
 8000ec4:	2000456c 	.word	0x2000456c

08000ec8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ecc:	4b03      	ldr	r3, [pc, #12]	@ (8000edc <HAL_GetTick+0x14>)
 8000ece:	681b      	ldr	r3, [r3, #0]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	2000456c 	.word	0x2000456c

08000ee0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ee8:	f7ff ffee 	bl	8000ec8 <HAL_GetTick>
 8000eec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ef8:	d005      	beq.n	8000f06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000efa:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <HAL_Delay+0x44>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	4413      	add	r3, r2
 8000f04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f06:	bf00      	nop
 8000f08:	f7ff ffde 	bl	8000ec8 <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d8f7      	bhi.n	8000f08 <HAL_Delay+0x28>
  {
  }
}
 8000f18:	bf00      	nop
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	20000008 	.word	0x20000008

08000f28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f38:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f44:	4013      	ands	r3, r2
 8000f46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f5a:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	60d3      	str	r3, [r2, #12]
}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f74:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <__NVIC_GetPriorityGrouping+0x18>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	0a1b      	lsrs	r3, r3, #8
 8000f7a:	f003 0307 	and.w	r3, r3, #7
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	db0b      	blt.n	8000fb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	f003 021f 	and.w	r2, r3, #31
 8000fa4:	4907      	ldr	r1, [pc, #28]	@ (8000fc4 <__NVIC_EnableIRQ+0x38>)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	095b      	lsrs	r3, r3, #5
 8000fac:	2001      	movs	r0, #1
 8000fae:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000e100 	.word	0xe000e100

08000fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	6039      	str	r1, [r7, #0]
 8000fd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	db0a      	blt.n	8000ff2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	490c      	ldr	r1, [pc, #48]	@ (8001014 <__NVIC_SetPriority+0x4c>)
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	0112      	lsls	r2, r2, #4
 8000fe8:	b2d2      	uxtb	r2, r2
 8000fea:	440b      	add	r3, r1
 8000fec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff0:	e00a      	b.n	8001008 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4908      	ldr	r1, [pc, #32]	@ (8001018 <__NVIC_SetPriority+0x50>)
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 030f 	and.w	r3, r3, #15
 8000ffe:	3b04      	subs	r3, #4
 8001000:	0112      	lsls	r2, r2, #4
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	440b      	add	r3, r1
 8001006:	761a      	strb	r2, [r3, #24]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000e100 	.word	0xe000e100
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800101c:	b480      	push	{r7}
 800101e:	b089      	sub	sp, #36	@ 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	f1c3 0307 	rsb	r3, r3, #7
 8001036:	2b04      	cmp	r3, #4
 8001038:	bf28      	it	cs
 800103a:	2304      	movcs	r3, #4
 800103c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	3304      	adds	r3, #4
 8001042:	2b06      	cmp	r3, #6
 8001044:	d902      	bls.n	800104c <NVIC_EncodePriority+0x30>
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3b03      	subs	r3, #3
 800104a:	e000      	b.n	800104e <NVIC_EncodePriority+0x32>
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	f04f 32ff 	mov.w	r2, #4294967295
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43da      	mvns	r2, r3
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	401a      	ands	r2, r3
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001064:	f04f 31ff 	mov.w	r1, #4294967295
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	fa01 f303 	lsl.w	r3, r1, r3
 800106e:	43d9      	mvns	r1, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001074:	4313      	orrs	r3, r2
         );
}
 8001076:	4618      	mov	r0, r3
 8001078:	3724      	adds	r7, #36	@ 0x24
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
	...

08001084 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3b01      	subs	r3, #1
 8001090:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001094:	d301      	bcc.n	800109a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001096:	2301      	movs	r3, #1
 8001098:	e00f      	b.n	80010ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800109a:	4a0a      	ldr	r2, [pc, #40]	@ (80010c4 <SysTick_Config+0x40>)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3b01      	subs	r3, #1
 80010a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010a2:	210f      	movs	r1, #15
 80010a4:	f04f 30ff 	mov.w	r0, #4294967295
 80010a8:	f7ff ff8e 	bl	8000fc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <SysTick_Config+0x40>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010b2:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <SysTick_Config+0x40>)
 80010b4:	2207      	movs	r2, #7
 80010b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	e000e010 	.word	0xe000e010

080010c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff29 	bl	8000f28 <__NVIC_SetPriorityGrouping>
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010de:	b580      	push	{r7, lr}
 80010e0:	b086      	sub	sp, #24
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	60b9      	str	r1, [r7, #8]
 80010e8:	607a      	str	r2, [r7, #4]
 80010ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010f0:	f7ff ff3e 	bl	8000f70 <__NVIC_GetPriorityGrouping>
 80010f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	68b9      	ldr	r1, [r7, #8]
 80010fa:	6978      	ldr	r0, [r7, #20]
 80010fc:	f7ff ff8e 	bl	800101c <NVIC_EncodePriority>
 8001100:	4602      	mov	r2, r0
 8001102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001106:	4611      	mov	r1, r2
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff ff5d 	bl	8000fc8 <__NVIC_SetPriority>
}
 800110e:	bf00      	nop
 8001110:	3718      	adds	r7, #24
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	4603      	mov	r3, r0
 800111e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff ff31 	bl	8000f8c <__NVIC_EnableIRQ>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ffa2 	bl	8001084 <SysTick_Config>
 8001140:	4603      	mov	r3, r0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800114c:	b480      	push	{r7}
 800114e:	b089      	sub	sp, #36	@ 0x24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800115e:	2300      	movs	r3, #0
 8001160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
 8001166:	e159      	b.n	800141c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001168:	2201      	movs	r2, #1
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	429a      	cmp	r2, r3
 8001182:	f040 8148 	bne.w	8001416 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f003 0303 	and.w	r3, r3, #3
 800118e:	2b01      	cmp	r3, #1
 8001190:	d005      	beq.n	800119e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800119a:	2b02      	cmp	r3, #2
 800119c:	d130      	bne.n	8001200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	2203      	movs	r2, #3
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	68da      	ldr	r2, [r3, #12]
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011d4:	2201      	movs	r2, #1
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	091b      	lsrs	r3, r3, #4
 80011ea:	f003 0201 	and.w	r2, r3, #1
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 0303 	and.w	r3, r3, #3
 8001208:	2b03      	cmp	r3, #3
 800120a:	d017      	beq.n	800123c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	2203      	movs	r2, #3
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	689a      	ldr	r2, [r3, #8]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4313      	orrs	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 0303 	and.w	r3, r3, #3
 8001244:	2b02      	cmp	r3, #2
 8001246:	d123      	bne.n	8001290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	08da      	lsrs	r2, r3, #3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3208      	adds	r2, #8
 8001250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	f003 0307 	and.w	r3, r3, #7
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	220f      	movs	r2, #15
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	691a      	ldr	r2, [r3, #16]
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	08da      	lsrs	r2, r3, #3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3208      	adds	r2, #8
 800128a:	69b9      	ldr	r1, [r7, #24]
 800128c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	2203      	movs	r2, #3
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	43db      	mvns	r3, r3
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4013      	ands	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 0203 	and.w	r2, r3, #3
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	f000 80a2 	beq.w	8001416 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	4b57      	ldr	r3, [pc, #348]	@ (8001434 <HAL_GPIO_Init+0x2e8>)
 80012d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012da:	4a56      	ldr	r2, [pc, #344]	@ (8001434 <HAL_GPIO_Init+0x2e8>)
 80012dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012e2:	4b54      	ldr	r3, [pc, #336]	@ (8001434 <HAL_GPIO_Init+0x2e8>)
 80012e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012ee:	4a52      	ldr	r2, [pc, #328]	@ (8001438 <HAL_GPIO_Init+0x2ec>)
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	089b      	lsrs	r3, r3, #2
 80012f4:	3302      	adds	r3, #2
 80012f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	220f      	movs	r2, #15
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4013      	ands	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a49      	ldr	r2, [pc, #292]	@ (800143c <HAL_GPIO_Init+0x2f0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d019      	beq.n	800134e <HAL_GPIO_Init+0x202>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a48      	ldr	r2, [pc, #288]	@ (8001440 <HAL_GPIO_Init+0x2f4>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d013      	beq.n	800134a <HAL_GPIO_Init+0x1fe>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a47      	ldr	r2, [pc, #284]	@ (8001444 <HAL_GPIO_Init+0x2f8>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d00d      	beq.n	8001346 <HAL_GPIO_Init+0x1fa>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a46      	ldr	r2, [pc, #280]	@ (8001448 <HAL_GPIO_Init+0x2fc>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d007      	beq.n	8001342 <HAL_GPIO_Init+0x1f6>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a45      	ldr	r2, [pc, #276]	@ (800144c <HAL_GPIO_Init+0x300>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d101      	bne.n	800133e <HAL_GPIO_Init+0x1f2>
 800133a:	2304      	movs	r3, #4
 800133c:	e008      	b.n	8001350 <HAL_GPIO_Init+0x204>
 800133e:	2307      	movs	r3, #7
 8001340:	e006      	b.n	8001350 <HAL_GPIO_Init+0x204>
 8001342:	2303      	movs	r3, #3
 8001344:	e004      	b.n	8001350 <HAL_GPIO_Init+0x204>
 8001346:	2302      	movs	r3, #2
 8001348:	e002      	b.n	8001350 <HAL_GPIO_Init+0x204>
 800134a:	2301      	movs	r3, #1
 800134c:	e000      	b.n	8001350 <HAL_GPIO_Init+0x204>
 800134e:	2300      	movs	r3, #0
 8001350:	69fa      	ldr	r2, [r7, #28]
 8001352:	f002 0203 	and.w	r2, r2, #3
 8001356:	0092      	lsls	r2, r2, #2
 8001358:	4093      	lsls	r3, r2
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001360:	4935      	ldr	r1, [pc, #212]	@ (8001438 <HAL_GPIO_Init+0x2ec>)
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	089b      	lsrs	r3, r3, #2
 8001366:	3302      	adds	r3, #2
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800136e:	4b38      	ldr	r3, [pc, #224]	@ (8001450 <HAL_GPIO_Init+0x304>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	43db      	mvns	r3, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4013      	ands	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001392:	4a2f      	ldr	r2, [pc, #188]	@ (8001450 <HAL_GPIO_Init+0x304>)
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001398:	4b2d      	ldr	r3, [pc, #180]	@ (8001450 <HAL_GPIO_Init+0x304>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013bc:	4a24      	ldr	r2, [pc, #144]	@ (8001450 <HAL_GPIO_Init+0x304>)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013c2:	4b23      	ldr	r3, [pc, #140]	@ (8001450 <HAL_GPIO_Init+0x304>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	43db      	mvns	r3, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4013      	ands	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013e6:	4a1a      	ldr	r2, [pc, #104]	@ (8001450 <HAL_GPIO_Init+0x304>)
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013ec:	4b18      	ldr	r3, [pc, #96]	@ (8001450 <HAL_GPIO_Init+0x304>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	43db      	mvns	r3, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4013      	ands	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	4313      	orrs	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001410:	4a0f      	ldr	r2, [pc, #60]	@ (8001450 <HAL_GPIO_Init+0x304>)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	3301      	adds	r3, #1
 800141a:	61fb      	str	r3, [r7, #28]
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	2b0f      	cmp	r3, #15
 8001420:	f67f aea2 	bls.w	8001168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	3724      	adds	r7, #36	@ 0x24
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800
 8001438:	40013800 	.word	0x40013800
 800143c:	40020000 	.word	0x40020000
 8001440:	40020400 	.word	0x40020400
 8001444:	40020800 	.word	0x40020800
 8001448:	40020c00 	.word	0x40020c00
 800144c:	40021000 	.word	0x40021000
 8001450:	40013c00 	.word	0x40013c00

08001454 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	460b      	mov	r3, r1
 800145e:	807b      	strh	r3, [r7, #2]
 8001460:	4613      	mov	r3, r2
 8001462:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001464:	787b      	ldrb	r3, [r7, #1]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d003      	beq.n	8001472 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800146a:	887a      	ldrh	r2, [r7, #2]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001470:	e003      	b.n	800147a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001472:	887b      	ldrh	r3, [r7, #2]
 8001474:	041a      	lsls	r2, r3, #16
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	619a      	str	r2, [r3, #24]
}
 800147a:	bf00      	nop
 800147c:	370c      	adds	r7, #12
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af02      	add	r7, sp, #8
 800148c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e101      	b.n	800169c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d106      	bne.n	80014b8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff fba6 	bl	8000c04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2203      	movs	r2, #3
 80014bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014c6:	d102      	bne.n	80014ce <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2200      	movs	r2, #0
 80014cc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f001 f8a6 	bl	8002624 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6818      	ldr	r0, [r3, #0]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	7c1a      	ldrb	r2, [r3, #16]
 80014e0:	f88d 2000 	strb.w	r2, [sp]
 80014e4:	3304      	adds	r3, #4
 80014e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014e8:	f001 f838 	bl	800255c <USB_CoreInit>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d005      	beq.n	80014fe <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2202      	movs	r2, #2
 80014f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e0ce      	b.n	800169c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f001 f89e 	bl	8002646 <USB_SetCurrentMode>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d005      	beq.n	800151c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2202      	movs	r2, #2
 8001514:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e0bf      	b.n	800169c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800151c:	2300      	movs	r3, #0
 800151e:	73fb      	strb	r3, [r7, #15]
 8001520:	e04a      	b.n	80015b8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001522:	7bfa      	ldrb	r2, [r7, #15]
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	4613      	mov	r3, r2
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	4413      	add	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	440b      	add	r3, r1
 8001530:	3315      	adds	r3, #21
 8001532:	2201      	movs	r2, #1
 8001534:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001536:	7bfa      	ldrb	r2, [r7, #15]
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	4613      	mov	r3, r2
 800153c:	00db      	lsls	r3, r3, #3
 800153e:	4413      	add	r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	440b      	add	r3, r1
 8001544:	3314      	adds	r3, #20
 8001546:	7bfa      	ldrb	r2, [r7, #15]
 8001548:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800154a:	7bfa      	ldrb	r2, [r7, #15]
 800154c:	7bfb      	ldrb	r3, [r7, #15]
 800154e:	b298      	uxth	r0, r3
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	4413      	add	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	440b      	add	r3, r1
 800155c:	332e      	adds	r3, #46	@ 0x2e
 800155e:	4602      	mov	r2, r0
 8001560:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001562:	7bfa      	ldrb	r2, [r7, #15]
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	4613      	mov	r3, r2
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	4413      	add	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	440b      	add	r3, r1
 8001570:	3318      	adds	r3, #24
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001576:	7bfa      	ldrb	r2, [r7, #15]
 8001578:	6879      	ldr	r1, [r7, #4]
 800157a:	4613      	mov	r3, r2
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	440b      	add	r3, r1
 8001584:	331c      	adds	r3, #28
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800158a:	7bfa      	ldrb	r2, [r7, #15]
 800158c:	6879      	ldr	r1, [r7, #4]
 800158e:	4613      	mov	r3, r2
 8001590:	00db      	lsls	r3, r3, #3
 8001592:	4413      	add	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	440b      	add	r3, r1
 8001598:	3320      	adds	r3, #32
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800159e:	7bfa      	ldrb	r2, [r7, #15]
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	4613      	mov	r3, r2
 80015a4:	00db      	lsls	r3, r3, #3
 80015a6:	4413      	add	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	440b      	add	r3, r1
 80015ac:	3324      	adds	r3, #36	@ 0x24
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	3301      	adds	r3, #1
 80015b6:	73fb      	strb	r3, [r7, #15]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	791b      	ldrb	r3, [r3, #4]
 80015bc:	7bfa      	ldrb	r2, [r7, #15]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d3af      	bcc.n	8001522 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015c2:	2300      	movs	r3, #0
 80015c4:	73fb      	strb	r3, [r7, #15]
 80015c6:	e044      	b.n	8001652 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80015c8:	7bfa      	ldrb	r2, [r7, #15]
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	4613      	mov	r3, r2
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	4413      	add	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	440b      	add	r3, r1
 80015d6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80015de:	7bfa      	ldrb	r2, [r7, #15]
 80015e0:	6879      	ldr	r1, [r7, #4]
 80015e2:	4613      	mov	r3, r2
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	4413      	add	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	440b      	add	r3, r1
 80015ec:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80015f0:	7bfa      	ldrb	r2, [r7, #15]
 80015f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80015f4:	7bfa      	ldrb	r2, [r7, #15]
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	4613      	mov	r3, r2
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	4413      	add	r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	440b      	add	r3, r1
 8001602:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800160a:	7bfa      	ldrb	r2, [r7, #15]
 800160c:	6879      	ldr	r1, [r7, #4]
 800160e:	4613      	mov	r3, r2
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	4413      	add	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	440b      	add	r3, r1
 8001618:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001620:	7bfa      	ldrb	r2, [r7, #15]
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	4613      	mov	r3, r2
 8001626:	00db      	lsls	r3, r3, #3
 8001628:	4413      	add	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	440b      	add	r3, r1
 800162e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001636:	7bfa      	ldrb	r2, [r7, #15]
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	4613      	mov	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	4413      	add	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	440b      	add	r3, r1
 8001644:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	3301      	adds	r3, #1
 8001650:	73fb      	strb	r3, [r7, #15]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	791b      	ldrb	r3, [r3, #4]
 8001656:	7bfa      	ldrb	r2, [r7, #15]
 8001658:	429a      	cmp	r2, r3
 800165a:	d3b5      	bcc.n	80015c8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6818      	ldr	r0, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	7c1a      	ldrb	r2, [r3, #16]
 8001664:	f88d 2000 	strb.w	r2, [sp]
 8001668:	3304      	adds	r3, #4
 800166a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800166c:	f001 f838 	bl	80026e0 <USB_DevInit>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d005      	beq.n	8001682 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2202      	movs	r2, #2
 800167a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e00c      	b.n	800169c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2201      	movs	r2, #1
 800168c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f001 fa00 	bl	8002a9a <USB_DevDisconnect>

  return HAL_OK;
 800169a:	2300      	movs	r3, #0
}
 800169c:	4618      	mov	r0, r3
 800169e:	3710      	adds	r7, #16
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d101      	bne.n	80016b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e267      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d075      	beq.n	80017ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80016c2:	4b88      	ldr	r3, [pc, #544]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f003 030c 	and.w	r3, r3, #12
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	d00c      	beq.n	80016e8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ce:	4b85      	ldr	r3, [pc, #532]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80016d6:	2b08      	cmp	r3, #8
 80016d8:	d112      	bne.n	8001700 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016da:	4b82      	ldr	r3, [pc, #520]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80016e6:	d10b      	bne.n	8001700 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e8:	4b7e      	ldr	r3, [pc, #504]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d05b      	beq.n	80017ac <HAL_RCC_OscConfig+0x108>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d157      	bne.n	80017ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e242      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001708:	d106      	bne.n	8001718 <HAL_RCC_OscConfig+0x74>
 800170a:	4b76      	ldr	r3, [pc, #472]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a75      	ldr	r2, [pc, #468]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001714:	6013      	str	r3, [r2, #0]
 8001716:	e01d      	b.n	8001754 <HAL_RCC_OscConfig+0xb0>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001720:	d10c      	bne.n	800173c <HAL_RCC_OscConfig+0x98>
 8001722:	4b70      	ldr	r3, [pc, #448]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a6f      	ldr	r2, [pc, #444]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001728:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800172c:	6013      	str	r3, [r2, #0]
 800172e:	4b6d      	ldr	r3, [pc, #436]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a6c      	ldr	r2, [pc, #432]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001738:	6013      	str	r3, [r2, #0]
 800173a:	e00b      	b.n	8001754 <HAL_RCC_OscConfig+0xb0>
 800173c:	4b69      	ldr	r3, [pc, #420]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a68      	ldr	r2, [pc, #416]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001742:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001746:	6013      	str	r3, [r2, #0]
 8001748:	4b66      	ldr	r3, [pc, #408]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a65      	ldr	r2, [pc, #404]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 800174e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001752:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d013      	beq.n	8001784 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175c:	f7ff fbb4 	bl	8000ec8 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001764:	f7ff fbb0 	bl	8000ec8 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b64      	cmp	r3, #100	@ 0x64
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e207      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001776:	4b5b      	ldr	r3, [pc, #364]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0xc0>
 8001782:	e014      	b.n	80017ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001784:	f7ff fba0 	bl	8000ec8 <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800178c:	f7ff fb9c 	bl	8000ec8 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b64      	cmp	r3, #100	@ 0x64
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e1f3      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179e:	4b51      	ldr	r3, [pc, #324]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0xe8>
 80017aa:	e000      	b.n	80017ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d063      	beq.n	8001882 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80017ba:	4b4a      	ldr	r3, [pc, #296]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f003 030c 	and.w	r3, r3, #12
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00b      	beq.n	80017de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017c6:	4b47      	ldr	r3, [pc, #284]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80017ce:	2b08      	cmp	r3, #8
 80017d0:	d11c      	bne.n	800180c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017d2:	4b44      	ldr	r3, [pc, #272]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d116      	bne.n	800180c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017de:	4b41      	ldr	r3, [pc, #260]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d005      	beq.n	80017f6 <HAL_RCC_OscConfig+0x152>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d001      	beq.n	80017f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e1c7      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f6:	4b3b      	ldr	r3, [pc, #236]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	4937      	ldr	r1, [pc, #220]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001806:	4313      	orrs	r3, r2
 8001808:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800180a:	e03a      	b.n	8001882 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d020      	beq.n	8001856 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001814:	4b34      	ldr	r3, [pc, #208]	@ (80018e8 <HAL_RCC_OscConfig+0x244>)
 8001816:	2201      	movs	r2, #1
 8001818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181a:	f7ff fb55 	bl	8000ec8 <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001822:	f7ff fb51 	bl	8000ec8 <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e1a8      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001834:	4b2b      	ldr	r3, [pc, #172]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d0f0      	beq.n	8001822 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001840:	4b28      	ldr	r3, [pc, #160]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	4925      	ldr	r1, [pc, #148]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001850:	4313      	orrs	r3, r2
 8001852:	600b      	str	r3, [r1, #0]
 8001854:	e015      	b.n	8001882 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001856:	4b24      	ldr	r3, [pc, #144]	@ (80018e8 <HAL_RCC_OscConfig+0x244>)
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800185c:	f7ff fb34 	bl	8000ec8 <HAL_GetTick>
 8001860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001864:	f7ff fb30 	bl	8000ec8 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e187      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001876:	4b1b      	ldr	r3, [pc, #108]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	2b00      	cmp	r3, #0
 800188c:	d036      	beq.n	80018fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d016      	beq.n	80018c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001896:	4b15      	ldr	r3, [pc, #84]	@ (80018ec <HAL_RCC_OscConfig+0x248>)
 8001898:	2201      	movs	r2, #1
 800189a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800189c:	f7ff fb14 	bl	8000ec8 <HAL_GetTick>
 80018a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018a4:	f7ff fb10 	bl	8000ec8 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e167      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b6:	4b0b      	ldr	r3, [pc, #44]	@ (80018e4 <HAL_RCC_OscConfig+0x240>)
 80018b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d0f0      	beq.n	80018a4 <HAL_RCC_OscConfig+0x200>
 80018c2:	e01b      	b.n	80018fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018c4:	4b09      	ldr	r3, [pc, #36]	@ (80018ec <HAL_RCC_OscConfig+0x248>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ca:	f7ff fafd 	bl	8000ec8 <HAL_GetTick>
 80018ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d0:	e00e      	b.n	80018f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018d2:	f7ff faf9 	bl	8000ec8 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d907      	bls.n	80018f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e150      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
 80018e4:	40023800 	.word	0x40023800
 80018e8:	42470000 	.word	0x42470000
 80018ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f0:	4b88      	ldr	r3, [pc, #544]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 80018f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d1ea      	bne.n	80018d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	2b00      	cmp	r3, #0
 8001906:	f000 8097 	beq.w	8001a38 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800190a:	2300      	movs	r3, #0
 800190c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800190e:	4b81      	ldr	r3, [pc, #516]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10f      	bne.n	800193a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	4b7d      	ldr	r3, [pc, #500]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	4a7c      	ldr	r2, [pc, #496]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001928:	6413      	str	r3, [r2, #64]	@ 0x40
 800192a:	4b7a      	ldr	r3, [pc, #488]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001936:	2301      	movs	r3, #1
 8001938:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193a:	4b77      	ldr	r3, [pc, #476]	@ (8001b18 <HAL_RCC_OscConfig+0x474>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001942:	2b00      	cmp	r3, #0
 8001944:	d118      	bne.n	8001978 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001946:	4b74      	ldr	r3, [pc, #464]	@ (8001b18 <HAL_RCC_OscConfig+0x474>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a73      	ldr	r2, [pc, #460]	@ (8001b18 <HAL_RCC_OscConfig+0x474>)
 800194c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001950:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001952:	f7ff fab9 	bl	8000ec8 <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800195a:	f7ff fab5 	bl	8000ec8 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e10c      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800196c:	4b6a      	ldr	r3, [pc, #424]	@ (8001b18 <HAL_RCC_OscConfig+0x474>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0f0      	beq.n	800195a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d106      	bne.n	800198e <HAL_RCC_OscConfig+0x2ea>
 8001980:	4b64      	ldr	r3, [pc, #400]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001984:	4a63      	ldr	r2, [pc, #396]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001986:	f043 0301 	orr.w	r3, r3, #1
 800198a:	6713      	str	r3, [r2, #112]	@ 0x70
 800198c:	e01c      	b.n	80019c8 <HAL_RCC_OscConfig+0x324>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	2b05      	cmp	r3, #5
 8001994:	d10c      	bne.n	80019b0 <HAL_RCC_OscConfig+0x30c>
 8001996:	4b5f      	ldr	r3, [pc, #380]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800199a:	4a5e      	ldr	r2, [pc, #376]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 800199c:	f043 0304 	orr.w	r3, r3, #4
 80019a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80019a2:	4b5c      	ldr	r3, [pc, #368]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019a6:	4a5b      	ldr	r2, [pc, #364]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80019ae:	e00b      	b.n	80019c8 <HAL_RCC_OscConfig+0x324>
 80019b0:	4b58      	ldr	r3, [pc, #352]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 80019b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019b4:	4a57      	ldr	r2, [pc, #348]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 80019b6:	f023 0301 	bic.w	r3, r3, #1
 80019ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80019bc:	4b55      	ldr	r3, [pc, #340]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 80019be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019c0:	4a54      	ldr	r2, [pc, #336]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 80019c2:	f023 0304 	bic.w	r3, r3, #4
 80019c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d015      	beq.n	80019fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019d0:	f7ff fa7a 	bl	8000ec8 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d6:	e00a      	b.n	80019ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019d8:	f7ff fa76 	bl	8000ec8 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e0cb      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ee:	4b49      	ldr	r3, [pc, #292]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 80019f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d0ee      	beq.n	80019d8 <HAL_RCC_OscConfig+0x334>
 80019fa:	e014      	b.n	8001a26 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019fc:	f7ff fa64 	bl	8000ec8 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a02:	e00a      	b.n	8001a1a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a04:	f7ff fa60 	bl	8000ec8 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e0b5      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a1a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1ee      	bne.n	8001a04 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a26:	7dfb      	ldrb	r3, [r7, #23]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d105      	bne.n	8001a38 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a2c:	4b39      	ldr	r3, [pc, #228]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a30:	4a38      	ldr	r2, [pc, #224]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001a32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a36:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 80a1 	beq.w	8001b84 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a42:	4b34      	ldr	r3, [pc, #208]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 030c 	and.w	r3, r3, #12
 8001a4a:	2b08      	cmp	r3, #8
 8001a4c:	d05c      	beq.n	8001b08 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d141      	bne.n	8001ada <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a56:	4b31      	ldr	r3, [pc, #196]	@ (8001b1c <HAL_RCC_OscConfig+0x478>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fa34 	bl	8000ec8 <HAL_GetTick>
 8001a60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a64:	f7ff fa30 	bl	8000ec8 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e087      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a76:	4b27      	ldr	r3, [pc, #156]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d1f0      	bne.n	8001a64 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	69da      	ldr	r2, [r3, #28]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a90:	019b      	lsls	r3, r3, #6
 8001a92:	431a      	orrs	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a98:	085b      	lsrs	r3, r3, #1
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	041b      	lsls	r3, r3, #16
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa4:	061b      	lsls	r3, r3, #24
 8001aa6:	491b      	ldr	r1, [pc, #108]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aac:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <HAL_RCC_OscConfig+0x478>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab2:	f7ff fa09 	bl	8000ec8 <HAL_GetTick>
 8001ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aba:	f7ff fa05 	bl	8000ec8 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e05c      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001acc:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0f0      	beq.n	8001aba <HAL_RCC_OscConfig+0x416>
 8001ad8:	e054      	b.n	8001b84 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ada:	4b10      	ldr	r3, [pc, #64]	@ (8001b1c <HAL_RCC_OscConfig+0x478>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae0:	f7ff f9f2 	bl	8000ec8 <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ae6:	e008      	b.n	8001afa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae8:	f7ff f9ee 	bl	8000ec8 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e045      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001afa:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <HAL_RCC_OscConfig+0x470>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1f0      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x444>
 8001b06:	e03d      	b.n	8001b84 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d107      	bne.n	8001b20 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e038      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40007000 	.word	0x40007000
 8001b1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b20:	4b1b      	ldr	r3, [pc, #108]	@ (8001b90 <HAL_RCC_OscConfig+0x4ec>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d028      	beq.n	8001b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d121      	bne.n	8001b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d11a      	bne.n	8001b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001b50:	4013      	ands	r3, r2
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d111      	bne.n	8001b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b66:	085b      	lsrs	r3, r3, #1
 8001b68:	3b01      	subs	r3, #1
 8001b6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d107      	bne.n	8001b80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d001      	beq.n	8001b84 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e000      	b.n	8001b86 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40023800 	.word	0x40023800

08001b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d101      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e0cc      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba8:	4b68      	ldr	r3, [pc, #416]	@ (8001d4c <HAL_RCC_ClockConfig+0x1b8>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d90c      	bls.n	8001bd0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb6:	4b65      	ldr	r3, [pc, #404]	@ (8001d4c <HAL_RCC_ClockConfig+0x1b8>)
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	b2d2      	uxtb	r2, r2
 8001bbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bbe:	4b63      	ldr	r3, [pc, #396]	@ (8001d4c <HAL_RCC_ClockConfig+0x1b8>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	683a      	ldr	r2, [r7, #0]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d001      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e0b8      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d020      	beq.n	8001c1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d005      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001be8:	4b59      	ldr	r3, [pc, #356]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	4a58      	ldr	r2, [pc, #352]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001bee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001bf2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0308 	and.w	r3, r3, #8
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d005      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c00:	4b53      	ldr	r3, [pc, #332]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	4a52      	ldr	r2, [pc, #328]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c06:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c0c:	4b50      	ldr	r3, [pc, #320]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	494d      	ldr	r1, [pc, #308]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d044      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d107      	bne.n	8001c42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c32:	4b47      	ldr	r3, [pc, #284]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d119      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e07f      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d003      	beq.n	8001c52 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c4e:	2b03      	cmp	r3, #3
 8001c50:	d107      	bne.n	8001c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c52:	4b3f      	ldr	r3, [pc, #252]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d109      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e06f      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c62:	4b3b      	ldr	r3, [pc, #236]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e067      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c72:	4b37      	ldr	r3, [pc, #220]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f023 0203 	bic.w	r2, r3, #3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	4934      	ldr	r1, [pc, #208]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c84:	f7ff f920 	bl	8000ec8 <HAL_GetTick>
 8001c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c8a:	e00a      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8c:	f7ff f91c 	bl	8000ec8 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e04f      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca2:	4b2b      	ldr	r3, [pc, #172]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 020c 	and.w	r2, r3, #12
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d1eb      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cb4:	4b25      	ldr	r3, [pc, #148]	@ (8001d4c <HAL_RCC_ClockConfig+0x1b8>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0307 	and.w	r3, r3, #7
 8001cbc:	683a      	ldr	r2, [r7, #0]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d20c      	bcs.n	8001cdc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cc2:	4b22      	ldr	r3, [pc, #136]	@ (8001d4c <HAL_RCC_ClockConfig+0x1b8>)
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cca:	4b20      	ldr	r3, [pc, #128]	@ (8001d4c <HAL_RCC_ClockConfig+0x1b8>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	683a      	ldr	r2, [r7, #0]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d001      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e032      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d008      	beq.n	8001cfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ce8:	4b19      	ldr	r3, [pc, #100]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	4916      	ldr	r1, [pc, #88]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d009      	beq.n	8001d1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d06:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	490e      	ldr	r1, [pc, #56]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d1a:	f000 f821 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <HAL_RCC_ClockConfig+0x1bc>)
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	091b      	lsrs	r3, r3, #4
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	490a      	ldr	r1, [pc, #40]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001d2c:	5ccb      	ldrb	r3, [r1, r3]
 8001d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d32:	4a09      	ldr	r2, [pc, #36]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <HAL_RCC_ClockConfig+0x1c8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff f880 	bl	8000e40 <HAL_InitTick>

  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40023c00 	.word	0x40023c00
 8001d50:	40023800 	.word	0x40023800
 8001d54:	0800aa70 	.word	0x0800aa70
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	20000004 	.word	0x20000004

08001d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d64:	b094      	sub	sp, #80	@ 0x50
 8001d66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d78:	4b79      	ldr	r3, [pc, #484]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d00d      	beq.n	8001da0 <HAL_RCC_GetSysClockFreq+0x40>
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	f200 80e1 	bhi.w	8001f4c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d002      	beq.n	8001d94 <HAL_RCC_GetSysClockFreq+0x34>
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d003      	beq.n	8001d9a <HAL_RCC_GetSysClockFreq+0x3a>
 8001d92:	e0db      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d94:	4b73      	ldr	r3, [pc, #460]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d98:	e0db      	b.n	8001f52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d9a:	4b73      	ldr	r3, [pc, #460]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x208>)
 8001d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d9e:	e0d8      	b.n	8001f52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001da0:	4b6f      	ldr	r3, [pc, #444]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001da8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001daa:	4b6d      	ldr	r3, [pc, #436]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d063      	beq.n	8001e7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001db6:	4b6a      	ldr	r3, [pc, #424]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	099b      	lsrs	r3, r3, #6
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001dc0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8001dca:	2300      	movs	r3, #0
 8001dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001dce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001dd2:	4622      	mov	r2, r4
 8001dd4:	462b      	mov	r3, r5
 8001dd6:	f04f 0000 	mov.w	r0, #0
 8001dda:	f04f 0100 	mov.w	r1, #0
 8001dde:	0159      	lsls	r1, r3, #5
 8001de0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001de4:	0150      	lsls	r0, r2, #5
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	4621      	mov	r1, r4
 8001dec:	1a51      	subs	r1, r2, r1
 8001dee:	6139      	str	r1, [r7, #16]
 8001df0:	4629      	mov	r1, r5
 8001df2:	eb63 0301 	sbc.w	r3, r3, r1
 8001df6:	617b      	str	r3, [r7, #20]
 8001df8:	f04f 0200 	mov.w	r2, #0
 8001dfc:	f04f 0300 	mov.w	r3, #0
 8001e00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001e04:	4659      	mov	r1, fp
 8001e06:	018b      	lsls	r3, r1, #6
 8001e08:	4651      	mov	r1, sl
 8001e0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e0e:	4651      	mov	r1, sl
 8001e10:	018a      	lsls	r2, r1, #6
 8001e12:	4651      	mov	r1, sl
 8001e14:	ebb2 0801 	subs.w	r8, r2, r1
 8001e18:	4659      	mov	r1, fp
 8001e1a:	eb63 0901 	sbc.w	r9, r3, r1
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	f04f 0300 	mov.w	r3, #0
 8001e26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e32:	4690      	mov	r8, r2
 8001e34:	4699      	mov	r9, r3
 8001e36:	4623      	mov	r3, r4
 8001e38:	eb18 0303 	adds.w	r3, r8, r3
 8001e3c:	60bb      	str	r3, [r7, #8]
 8001e3e:	462b      	mov	r3, r5
 8001e40:	eb49 0303 	adc.w	r3, r9, r3
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	f04f 0300 	mov.w	r3, #0
 8001e4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e52:	4629      	mov	r1, r5
 8001e54:	024b      	lsls	r3, r1, #9
 8001e56:	4621      	mov	r1, r4
 8001e58:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e5c:	4621      	mov	r1, r4
 8001e5e:	024a      	lsls	r2, r1, #9
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e66:	2200      	movs	r2, #0
 8001e68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e70:	f7fe f9b2 	bl	80001d8 <__aeabi_uldivmod>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	4613      	mov	r3, r2
 8001e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e7c:	e058      	b.n	8001f30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e7e:	4b38      	ldr	r3, [pc, #224]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	099b      	lsrs	r3, r3, #6
 8001e84:	2200      	movs	r2, #0
 8001e86:	4618      	mov	r0, r3
 8001e88:	4611      	mov	r1, r2
 8001e8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e8e:	623b      	str	r3, [r7, #32]
 8001e90:	2300      	movs	r3, #0
 8001e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e98:	4642      	mov	r2, r8
 8001e9a:	464b      	mov	r3, r9
 8001e9c:	f04f 0000 	mov.w	r0, #0
 8001ea0:	f04f 0100 	mov.w	r1, #0
 8001ea4:	0159      	lsls	r1, r3, #5
 8001ea6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001eaa:	0150      	lsls	r0, r2, #5
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	4641      	mov	r1, r8
 8001eb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8001eb6:	4649      	mov	r1, r9
 8001eb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	f04f 0300 	mov.w	r3, #0
 8001ec4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ec8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ecc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001ed0:	ebb2 040a 	subs.w	r4, r2, sl
 8001ed4:	eb63 050b 	sbc.w	r5, r3, fp
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	f04f 0300 	mov.w	r3, #0
 8001ee0:	00eb      	lsls	r3, r5, #3
 8001ee2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ee6:	00e2      	lsls	r2, r4, #3
 8001ee8:	4614      	mov	r4, r2
 8001eea:	461d      	mov	r5, r3
 8001eec:	4643      	mov	r3, r8
 8001eee:	18e3      	adds	r3, r4, r3
 8001ef0:	603b      	str	r3, [r7, #0]
 8001ef2:	464b      	mov	r3, r9
 8001ef4:	eb45 0303 	adc.w	r3, r5, r3
 8001ef8:	607b      	str	r3, [r7, #4]
 8001efa:	f04f 0200 	mov.w	r2, #0
 8001efe:	f04f 0300 	mov.w	r3, #0
 8001f02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f06:	4629      	mov	r1, r5
 8001f08:	028b      	lsls	r3, r1, #10
 8001f0a:	4621      	mov	r1, r4
 8001f0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f10:	4621      	mov	r1, r4
 8001f12:	028a      	lsls	r2, r1, #10
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	61bb      	str	r3, [r7, #24]
 8001f1e:	61fa      	str	r2, [r7, #28]
 8001f20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f24:	f7fe f958 	bl	80001d8 <__aeabi_uldivmod>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001f30:	4b0b      	ldr	r3, [pc, #44]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	0c1b      	lsrs	r3, r3, #16
 8001f36:	f003 0303 	and.w	r3, r3, #3
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001f40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f4a:	e002      	b.n	8001f52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f4c:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3750      	adds	r7, #80	@ 0x50
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800
 8001f64:	00f42400 	.word	0x00f42400
 8001f68:	007a1200 	.word	0x007a1200

08001f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f70:	4b03      	ldr	r3, [pc, #12]	@ (8001f80 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	20000000 	.word	0x20000000

08001f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f88:	f7ff fff0 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	4b05      	ldr	r3, [pc, #20]	@ (8001fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	0a9b      	lsrs	r3, r3, #10
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	4903      	ldr	r1, [pc, #12]	@ (8001fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f9a:	5ccb      	ldrb	r3, [r1, r3]
 8001f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	0800aa80 	.word	0x0800aa80

08001fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fb0:	f7ff ffdc 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	4b05      	ldr	r3, [pc, #20]	@ (8001fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	0b5b      	lsrs	r3, r3, #13
 8001fbc:	f003 0307 	and.w	r3, r3, #7
 8001fc0:	4903      	ldr	r1, [pc, #12]	@ (8001fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fc2:	5ccb      	ldrb	r3, [r1, r3]
 8001fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	0800aa80 	.word	0x0800aa80

08001fd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e042      	b.n	800206c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d106      	bne.n	8002000 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7fe fdba 	bl	8000b74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2224      	movs	r2, #36	@ 0x24
 8002004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68da      	ldr	r2, [r3, #12]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002016:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f82b 	bl	8002074 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	691a      	ldr	r2, [r3, #16]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800202c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	695a      	ldr	r2, [r3, #20]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800203c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	68da      	ldr	r2, [r3, #12]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800204c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2220      	movs	r2, #32
 8002058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2220      	movs	r2, #32
 8002060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002078:	b0c0      	sub	sp, #256	@ 0x100
 800207a:	af00      	add	r7, sp, #0
 800207c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800208c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002090:	68d9      	ldr	r1, [r3, #12]
 8002092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	ea40 0301 	orr.w	r3, r0, r1
 800209c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800209e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	431a      	orrs	r2, r3
 80020ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	431a      	orrs	r2, r3
 80020b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80020c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80020cc:	f021 010c 	bic.w	r1, r1, #12
 80020d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80020da:	430b      	orrs	r3, r1
 80020dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80020ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020ee:	6999      	ldr	r1, [r3, #24]
 80020f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	ea40 0301 	orr.w	r3, r0, r1
 80020fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	4b8f      	ldr	r3, [pc, #572]	@ (8002340 <UART_SetConfig+0x2cc>)
 8002104:	429a      	cmp	r2, r3
 8002106:	d005      	beq.n	8002114 <UART_SetConfig+0xa0>
 8002108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	4b8d      	ldr	r3, [pc, #564]	@ (8002344 <UART_SetConfig+0x2d0>)
 8002110:	429a      	cmp	r2, r3
 8002112:	d104      	bne.n	800211e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002114:	f7ff ff4a 	bl	8001fac <HAL_RCC_GetPCLK2Freq>
 8002118:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800211c:	e003      	b.n	8002126 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800211e:	f7ff ff31 	bl	8001f84 <HAL_RCC_GetPCLK1Freq>
 8002122:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800212a:	69db      	ldr	r3, [r3, #28]
 800212c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002130:	f040 810c 	bne.w	800234c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002134:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002138:	2200      	movs	r2, #0
 800213a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800213e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002142:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002146:	4622      	mov	r2, r4
 8002148:	462b      	mov	r3, r5
 800214a:	1891      	adds	r1, r2, r2
 800214c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800214e:	415b      	adcs	r3, r3
 8002150:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002152:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002156:	4621      	mov	r1, r4
 8002158:	eb12 0801 	adds.w	r8, r2, r1
 800215c:	4629      	mov	r1, r5
 800215e:	eb43 0901 	adc.w	r9, r3, r1
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	f04f 0300 	mov.w	r3, #0
 800216a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800216e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002172:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002176:	4690      	mov	r8, r2
 8002178:	4699      	mov	r9, r3
 800217a:	4623      	mov	r3, r4
 800217c:	eb18 0303 	adds.w	r3, r8, r3
 8002180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002184:	462b      	mov	r3, r5
 8002186:	eb49 0303 	adc.w	r3, r9, r3
 800218a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800218e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800219a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800219e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80021a2:	460b      	mov	r3, r1
 80021a4:	18db      	adds	r3, r3, r3
 80021a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80021a8:	4613      	mov	r3, r2
 80021aa:	eb42 0303 	adc.w	r3, r2, r3
 80021ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80021b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80021b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80021b8:	f7fe f80e 	bl	80001d8 <__aeabi_uldivmod>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	4b61      	ldr	r3, [pc, #388]	@ (8002348 <UART_SetConfig+0x2d4>)
 80021c2:	fba3 2302 	umull	r2, r3, r3, r2
 80021c6:	095b      	lsrs	r3, r3, #5
 80021c8:	011c      	lsls	r4, r3, #4
 80021ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021ce:	2200      	movs	r2, #0
 80021d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80021d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80021d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80021dc:	4642      	mov	r2, r8
 80021de:	464b      	mov	r3, r9
 80021e0:	1891      	adds	r1, r2, r2
 80021e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80021e4:	415b      	adcs	r3, r3
 80021e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80021e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80021ec:	4641      	mov	r1, r8
 80021ee:	eb12 0a01 	adds.w	sl, r2, r1
 80021f2:	4649      	mov	r1, r9
 80021f4:	eb43 0b01 	adc.w	fp, r3, r1
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	f04f 0300 	mov.w	r3, #0
 8002200:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002204:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002208:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800220c:	4692      	mov	sl, r2
 800220e:	469b      	mov	fp, r3
 8002210:	4643      	mov	r3, r8
 8002212:	eb1a 0303 	adds.w	r3, sl, r3
 8002216:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800221a:	464b      	mov	r3, r9
 800221c:	eb4b 0303 	adc.w	r3, fp, r3
 8002220:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002230:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002234:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002238:	460b      	mov	r3, r1
 800223a:	18db      	adds	r3, r3, r3
 800223c:	643b      	str	r3, [r7, #64]	@ 0x40
 800223e:	4613      	mov	r3, r2
 8002240:	eb42 0303 	adc.w	r3, r2, r3
 8002244:	647b      	str	r3, [r7, #68]	@ 0x44
 8002246:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800224a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800224e:	f7fd ffc3 	bl	80001d8 <__aeabi_uldivmod>
 8002252:	4602      	mov	r2, r0
 8002254:	460b      	mov	r3, r1
 8002256:	4611      	mov	r1, r2
 8002258:	4b3b      	ldr	r3, [pc, #236]	@ (8002348 <UART_SetConfig+0x2d4>)
 800225a:	fba3 2301 	umull	r2, r3, r3, r1
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	2264      	movs	r2, #100	@ 0x64
 8002262:	fb02 f303 	mul.w	r3, r2, r3
 8002266:	1acb      	subs	r3, r1, r3
 8002268:	00db      	lsls	r3, r3, #3
 800226a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800226e:	4b36      	ldr	r3, [pc, #216]	@ (8002348 <UART_SetConfig+0x2d4>)
 8002270:	fba3 2302 	umull	r2, r3, r3, r2
 8002274:	095b      	lsrs	r3, r3, #5
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800227c:	441c      	add	r4, r3
 800227e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002282:	2200      	movs	r2, #0
 8002284:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002288:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800228c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002290:	4642      	mov	r2, r8
 8002292:	464b      	mov	r3, r9
 8002294:	1891      	adds	r1, r2, r2
 8002296:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002298:	415b      	adcs	r3, r3
 800229a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800229c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80022a0:	4641      	mov	r1, r8
 80022a2:	1851      	adds	r1, r2, r1
 80022a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80022a6:	4649      	mov	r1, r9
 80022a8:	414b      	adcs	r3, r1
 80022aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80022ac:	f04f 0200 	mov.w	r2, #0
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80022b8:	4659      	mov	r1, fp
 80022ba:	00cb      	lsls	r3, r1, #3
 80022bc:	4651      	mov	r1, sl
 80022be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022c2:	4651      	mov	r1, sl
 80022c4:	00ca      	lsls	r2, r1, #3
 80022c6:	4610      	mov	r0, r2
 80022c8:	4619      	mov	r1, r3
 80022ca:	4603      	mov	r3, r0
 80022cc:	4642      	mov	r2, r8
 80022ce:	189b      	adds	r3, r3, r2
 80022d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80022d4:	464b      	mov	r3, r9
 80022d6:	460a      	mov	r2, r1
 80022d8:	eb42 0303 	adc.w	r3, r2, r3
 80022dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80022e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80022ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80022f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80022f4:	460b      	mov	r3, r1
 80022f6:	18db      	adds	r3, r3, r3
 80022f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022fa:	4613      	mov	r3, r2
 80022fc:	eb42 0303 	adc.w	r3, r2, r3
 8002300:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002302:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002306:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800230a:	f7fd ff65 	bl	80001d8 <__aeabi_uldivmod>
 800230e:	4602      	mov	r2, r0
 8002310:	460b      	mov	r3, r1
 8002312:	4b0d      	ldr	r3, [pc, #52]	@ (8002348 <UART_SetConfig+0x2d4>)
 8002314:	fba3 1302 	umull	r1, r3, r3, r2
 8002318:	095b      	lsrs	r3, r3, #5
 800231a:	2164      	movs	r1, #100	@ 0x64
 800231c:	fb01 f303 	mul.w	r3, r1, r3
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	00db      	lsls	r3, r3, #3
 8002324:	3332      	adds	r3, #50	@ 0x32
 8002326:	4a08      	ldr	r2, [pc, #32]	@ (8002348 <UART_SetConfig+0x2d4>)
 8002328:	fba2 2303 	umull	r2, r3, r2, r3
 800232c:	095b      	lsrs	r3, r3, #5
 800232e:	f003 0207 	and.w	r2, r3, #7
 8002332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4422      	add	r2, r4
 800233a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800233c:	e106      	b.n	800254c <UART_SetConfig+0x4d8>
 800233e:	bf00      	nop
 8002340:	40011000 	.word	0x40011000
 8002344:	40011400 	.word	0x40011400
 8002348:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800234c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002350:	2200      	movs	r2, #0
 8002352:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002356:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800235a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800235e:	4642      	mov	r2, r8
 8002360:	464b      	mov	r3, r9
 8002362:	1891      	adds	r1, r2, r2
 8002364:	6239      	str	r1, [r7, #32]
 8002366:	415b      	adcs	r3, r3
 8002368:	627b      	str	r3, [r7, #36]	@ 0x24
 800236a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800236e:	4641      	mov	r1, r8
 8002370:	1854      	adds	r4, r2, r1
 8002372:	4649      	mov	r1, r9
 8002374:	eb43 0501 	adc.w	r5, r3, r1
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	f04f 0300 	mov.w	r3, #0
 8002380:	00eb      	lsls	r3, r5, #3
 8002382:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002386:	00e2      	lsls	r2, r4, #3
 8002388:	4614      	mov	r4, r2
 800238a:	461d      	mov	r5, r3
 800238c:	4643      	mov	r3, r8
 800238e:	18e3      	adds	r3, r4, r3
 8002390:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002394:	464b      	mov	r3, r9
 8002396:	eb45 0303 	adc.w	r3, r5, r3
 800239a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800239e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80023aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80023ae:	f04f 0200 	mov.w	r2, #0
 80023b2:	f04f 0300 	mov.w	r3, #0
 80023b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80023ba:	4629      	mov	r1, r5
 80023bc:	008b      	lsls	r3, r1, #2
 80023be:	4621      	mov	r1, r4
 80023c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023c4:	4621      	mov	r1, r4
 80023c6:	008a      	lsls	r2, r1, #2
 80023c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80023cc:	f7fd ff04 	bl	80001d8 <__aeabi_uldivmod>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4b60      	ldr	r3, [pc, #384]	@ (8002558 <UART_SetConfig+0x4e4>)
 80023d6:	fba3 2302 	umull	r2, r3, r3, r2
 80023da:	095b      	lsrs	r3, r3, #5
 80023dc:	011c      	lsls	r4, r3, #4
 80023de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023e2:	2200      	movs	r2, #0
 80023e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80023e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80023ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80023f0:	4642      	mov	r2, r8
 80023f2:	464b      	mov	r3, r9
 80023f4:	1891      	adds	r1, r2, r2
 80023f6:	61b9      	str	r1, [r7, #24]
 80023f8:	415b      	adcs	r3, r3
 80023fa:	61fb      	str	r3, [r7, #28]
 80023fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002400:	4641      	mov	r1, r8
 8002402:	1851      	adds	r1, r2, r1
 8002404:	6139      	str	r1, [r7, #16]
 8002406:	4649      	mov	r1, r9
 8002408:	414b      	adcs	r3, r1
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	f04f 0300 	mov.w	r3, #0
 8002414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002418:	4659      	mov	r1, fp
 800241a:	00cb      	lsls	r3, r1, #3
 800241c:	4651      	mov	r1, sl
 800241e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002422:	4651      	mov	r1, sl
 8002424:	00ca      	lsls	r2, r1, #3
 8002426:	4610      	mov	r0, r2
 8002428:	4619      	mov	r1, r3
 800242a:	4603      	mov	r3, r0
 800242c:	4642      	mov	r2, r8
 800242e:	189b      	adds	r3, r3, r2
 8002430:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002434:	464b      	mov	r3, r9
 8002436:	460a      	mov	r2, r1
 8002438:	eb42 0303 	adc.w	r3, r2, r3
 800243c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	67bb      	str	r3, [r7, #120]	@ 0x78
 800244a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800244c:	f04f 0200 	mov.w	r2, #0
 8002450:	f04f 0300 	mov.w	r3, #0
 8002454:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002458:	4649      	mov	r1, r9
 800245a:	008b      	lsls	r3, r1, #2
 800245c:	4641      	mov	r1, r8
 800245e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002462:	4641      	mov	r1, r8
 8002464:	008a      	lsls	r2, r1, #2
 8002466:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800246a:	f7fd feb5 	bl	80001d8 <__aeabi_uldivmod>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4611      	mov	r1, r2
 8002474:	4b38      	ldr	r3, [pc, #224]	@ (8002558 <UART_SetConfig+0x4e4>)
 8002476:	fba3 2301 	umull	r2, r3, r3, r1
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	2264      	movs	r2, #100	@ 0x64
 800247e:	fb02 f303 	mul.w	r3, r2, r3
 8002482:	1acb      	subs	r3, r1, r3
 8002484:	011b      	lsls	r3, r3, #4
 8002486:	3332      	adds	r3, #50	@ 0x32
 8002488:	4a33      	ldr	r2, [pc, #204]	@ (8002558 <UART_SetConfig+0x4e4>)
 800248a:	fba2 2303 	umull	r2, r3, r2, r3
 800248e:	095b      	lsrs	r3, r3, #5
 8002490:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002494:	441c      	add	r4, r3
 8002496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800249a:	2200      	movs	r2, #0
 800249c:	673b      	str	r3, [r7, #112]	@ 0x70
 800249e:	677a      	str	r2, [r7, #116]	@ 0x74
 80024a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80024a4:	4642      	mov	r2, r8
 80024a6:	464b      	mov	r3, r9
 80024a8:	1891      	adds	r1, r2, r2
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	415b      	adcs	r3, r3
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024b4:	4641      	mov	r1, r8
 80024b6:	1851      	adds	r1, r2, r1
 80024b8:	6039      	str	r1, [r7, #0]
 80024ba:	4649      	mov	r1, r9
 80024bc:	414b      	adcs	r3, r1
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	f04f 0200 	mov.w	r2, #0
 80024c4:	f04f 0300 	mov.w	r3, #0
 80024c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80024cc:	4659      	mov	r1, fp
 80024ce:	00cb      	lsls	r3, r1, #3
 80024d0:	4651      	mov	r1, sl
 80024d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024d6:	4651      	mov	r1, sl
 80024d8:	00ca      	lsls	r2, r1, #3
 80024da:	4610      	mov	r0, r2
 80024dc:	4619      	mov	r1, r3
 80024de:	4603      	mov	r3, r0
 80024e0:	4642      	mov	r2, r8
 80024e2:	189b      	adds	r3, r3, r2
 80024e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80024e6:	464b      	mov	r3, r9
 80024e8:	460a      	mov	r2, r1
 80024ea:	eb42 0303 	adc.w	r3, r2, r3
 80024ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80024f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80024fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	f04f 0300 	mov.w	r3, #0
 8002504:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002508:	4649      	mov	r1, r9
 800250a:	008b      	lsls	r3, r1, #2
 800250c:	4641      	mov	r1, r8
 800250e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002512:	4641      	mov	r1, r8
 8002514:	008a      	lsls	r2, r1, #2
 8002516:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800251a:	f7fd fe5d 	bl	80001d8 <__aeabi_uldivmod>
 800251e:	4602      	mov	r2, r0
 8002520:	460b      	mov	r3, r1
 8002522:	4b0d      	ldr	r3, [pc, #52]	@ (8002558 <UART_SetConfig+0x4e4>)
 8002524:	fba3 1302 	umull	r1, r3, r3, r2
 8002528:	095b      	lsrs	r3, r3, #5
 800252a:	2164      	movs	r1, #100	@ 0x64
 800252c:	fb01 f303 	mul.w	r3, r1, r3
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	3332      	adds	r3, #50	@ 0x32
 8002536:	4a08      	ldr	r2, [pc, #32]	@ (8002558 <UART_SetConfig+0x4e4>)
 8002538:	fba2 2303 	umull	r2, r3, r2, r3
 800253c:	095b      	lsrs	r3, r3, #5
 800253e:	f003 020f 	and.w	r2, r3, #15
 8002542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4422      	add	r2, r4
 800254a:	609a      	str	r2, [r3, #8]
}
 800254c:	bf00      	nop
 800254e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002552:	46bd      	mov	sp, r7
 8002554:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002558:	51eb851f 	.word	0x51eb851f

0800255c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800255c:	b084      	sub	sp, #16
 800255e:	b580      	push	{r7, lr}
 8002560:	b084      	sub	sp, #16
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
 8002566:	f107 001c 	add.w	r0, r7, #28
 800256a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800256e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002572:	2b01      	cmp	r3, #1
 8002574:	d123      	bne.n	80025be <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800257a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800258a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800259e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d105      	bne.n	80025b2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 faa0 	bl	8002af8 <USB_CoreReset>
 80025b8:	4603      	mov	r3, r0
 80025ba:	73fb      	strb	r3, [r7, #15]
 80025bc:	e01b      	b.n	80025f6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 fa94 	bl	8002af8 <USB_CoreReset>
 80025d0:	4603      	mov	r3, r0
 80025d2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80025d4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d106      	bne.n	80025ea <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025e0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80025e8:	e005      	b.n	80025f6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80025f6:	7fbb      	ldrb	r3, [r7, #30]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d10b      	bne.n	8002614 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f043 0206 	orr.w	r2, r3, #6
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f043 0220 	orr.w	r2, r3, #32
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8002614:	7bfb      	ldrb	r3, [r7, #15]
}
 8002616:	4618      	mov	r0, r3
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002620:	b004      	add	sp, #16
 8002622:	4770      	bx	lr

08002624 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f023 0201 	bic.w	r2, r3, #1
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b084      	sub	sp, #16
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	460b      	mov	r3, r1
 8002650:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8002662:	78fb      	ldrb	r3, [r7, #3]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d115      	bne.n	8002694 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8002674:	200a      	movs	r0, #10
 8002676:	f7fe fc33 	bl	8000ee0 <HAL_Delay>
      ms += 10U;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	330a      	adds	r3, #10
 800267e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 fa2b 	bl	8002adc <USB_GetMode>
 8002686:	4603      	mov	r3, r0
 8002688:	2b01      	cmp	r3, #1
 800268a:	d01e      	beq.n	80026ca <USB_SetCurrentMode+0x84>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2bc7      	cmp	r3, #199	@ 0xc7
 8002690:	d9f0      	bls.n	8002674 <USB_SetCurrentMode+0x2e>
 8002692:	e01a      	b.n	80026ca <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8002694:	78fb      	ldrb	r3, [r7, #3]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d115      	bne.n	80026c6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80026a6:	200a      	movs	r0, #10
 80026a8:	f7fe fc1a 	bl	8000ee0 <HAL_Delay>
      ms += 10U;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	330a      	adds	r3, #10
 80026b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 fa12 	bl	8002adc <USB_GetMode>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d005      	beq.n	80026ca <USB_SetCurrentMode+0x84>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2bc7      	cmp	r3, #199	@ 0xc7
 80026c2:	d9f0      	bls.n	80026a6 <USB_SetCurrentMode+0x60>
 80026c4:	e001      	b.n	80026ca <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e005      	b.n	80026d6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2bc8      	cmp	r3, #200	@ 0xc8
 80026ce:	d101      	bne.n	80026d4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e000      	b.n	80026d6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
	...

080026e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80026e0:	b084      	sub	sp, #16
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b086      	sub	sp, #24
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
 80026ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80026ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80026f2:	2300      	movs	r3, #0
 80026f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
 80026fe:	e009      	b.n	8002714 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	3340      	adds	r3, #64	@ 0x40
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4413      	add	r3, r2
 800270a:	2200      	movs	r2, #0
 800270c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	3301      	adds	r3, #1
 8002712:	613b      	str	r3, [r7, #16]
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	2b0e      	cmp	r3, #14
 8002718:	d9f2      	bls.n	8002700 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800271a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800271e:	2b00      	cmp	r3, #0
 8002720:	d11c      	bne.n	800275c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800273a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002746:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002752:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	639a      	str	r2, [r3, #56]	@ 0x38
 800275a:	e00b      	b.n	8002774 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002760:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800276c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800277a:	461a      	mov	r2, r3
 800277c:	2300      	movs	r3, #0
 800277e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002780:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8002784:	2b01      	cmp	r3, #1
 8002786:	d10d      	bne.n	80027a4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8002788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800278c:	2b00      	cmp	r3, #0
 800278e:	d104      	bne.n	800279a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8002790:	2100      	movs	r1, #0
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f968 	bl	8002a68 <USB_SetDevSpeed>
 8002798:	e008      	b.n	80027ac <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800279a:	2101      	movs	r1, #1
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f000 f963 	bl	8002a68 <USB_SetDevSpeed>
 80027a2:	e003      	b.n	80027ac <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80027a4:	2103      	movs	r1, #3
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f95e 	bl	8002a68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80027ac:	2110      	movs	r1, #16
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f8fa 	bl	80029a8 <USB_FlushTxFifo>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f924 	bl	8002a0c <USB_FlushRxFifo>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027d4:	461a      	mov	r2, r3
 80027d6:	2300      	movs	r3, #0
 80027d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027e0:	461a      	mov	r2, r3
 80027e2:	2300      	movs	r3, #0
 80027e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027ec:	461a      	mov	r2, r3
 80027ee:	2300      	movs	r3, #0
 80027f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80027f2:	2300      	movs	r3, #0
 80027f4:	613b      	str	r3, [r7, #16]
 80027f6:	e043      	b.n	8002880 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	015a      	lsls	r2, r3, #5
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4413      	add	r3, r2
 8002800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800280a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800280e:	d118      	bne.n	8002842 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10a      	bne.n	800282c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	015a      	lsls	r2, r3, #5
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4413      	add	r3, r2
 800281e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002822:	461a      	mov	r2, r3
 8002824:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002828:	6013      	str	r3, [r2, #0]
 800282a:	e013      	b.n	8002854 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	015a      	lsls	r2, r3, #5
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	4413      	add	r3, r2
 8002834:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002838:	461a      	mov	r2, r3
 800283a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	e008      	b.n	8002854 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	015a      	lsls	r2, r3, #5
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	4413      	add	r3, r2
 800284a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800284e:	461a      	mov	r2, r3
 8002850:	2300      	movs	r3, #0
 8002852:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	015a      	lsls	r2, r3, #5
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4413      	add	r3, r2
 800285c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002860:	461a      	mov	r2, r3
 8002862:	2300      	movs	r3, #0
 8002864:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	015a      	lsls	r2, r3, #5
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	4413      	add	r3, r2
 800286e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002872:	461a      	mov	r2, r3
 8002874:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002878:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	3301      	adds	r3, #1
 800287e:	613b      	str	r3, [r7, #16]
 8002880:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002884:	461a      	mov	r2, r3
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	4293      	cmp	r3, r2
 800288a:	d3b5      	bcc.n	80027f8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800288c:	2300      	movs	r3, #0
 800288e:	613b      	str	r3, [r7, #16]
 8002890:	e043      	b.n	800291a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	015a      	lsls	r2, r3, #5
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	4413      	add	r3, r2
 800289a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80028a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80028a8:	d118      	bne.n	80028dc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10a      	bne.n	80028c6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	015a      	lsls	r2, r3, #5
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4413      	add	r3, r2
 80028b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028bc:	461a      	mov	r2, r3
 80028be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	e013      	b.n	80028ee <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	015a      	lsls	r2, r3, #5
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	4413      	add	r3, r2
 80028ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028d2:	461a      	mov	r2, r3
 80028d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	e008      	b.n	80028ee <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	015a      	lsls	r2, r3, #5
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	4413      	add	r3, r2
 80028e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028e8:	461a      	mov	r2, r3
 80028ea:	2300      	movs	r3, #0
 80028ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	015a      	lsls	r2, r3, #5
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	4413      	add	r3, r2
 80028f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028fa:	461a      	mov	r2, r3
 80028fc:	2300      	movs	r3, #0
 80028fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	015a      	lsls	r2, r3, #5
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	4413      	add	r3, r2
 8002908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800290c:	461a      	mov	r2, r3
 800290e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002912:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	3301      	adds	r3, #1
 8002918:	613b      	str	r3, [r7, #16]
 800291a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800291e:	461a      	mov	r2, r3
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	4293      	cmp	r3, r2
 8002924:	d3b5      	bcc.n	8002892 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002934:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002938:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8002946:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8002948:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800294c:	2b00      	cmp	r3, #0
 800294e:	d105      	bne.n	800295c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	f043 0210 	orr.w	r2, r3, #16
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	699a      	ldr	r2, [r3, #24]
 8002960:	4b10      	ldr	r3, [pc, #64]	@ (80029a4 <USB_DevInit+0x2c4>)
 8002962:	4313      	orrs	r3, r2
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8002968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	f043 0208 	orr.w	r2, r3, #8
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800297c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002980:	2b01      	cmp	r3, #1
 8002982:	d107      	bne.n	8002994 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800298c:	f043 0304 	orr.w	r3, r3, #4
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8002994:	7dfb      	ldrb	r3, [r7, #23]
}
 8002996:	4618      	mov	r0, r3
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80029a0:	b004      	add	sp, #16
 80029a2:	4770      	bx	lr
 80029a4:	803c3800 	.word	0x803c3800

080029a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	3301      	adds	r3, #1
 80029ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80029c2:	d901      	bls.n	80029c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e01b      	b.n	8002a00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	daf2      	bge.n	80029b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	019b      	lsls	r3, r3, #6
 80029d8:	f043 0220 	orr.w	r2, r3, #32
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	3301      	adds	r3, #1
 80029e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80029ec:	d901      	bls.n	80029f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e006      	b.n	8002a00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	f003 0320 	and.w	r3, r3, #32
 80029fa:	2b20      	cmp	r3, #32
 80029fc:	d0f0      	beq.n	80029e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002a24:	d901      	bls.n	8002a2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e018      	b.n	8002a5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	daf2      	bge.n	8002a18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8002a32:	2300      	movs	r3, #0
 8002a34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2210      	movs	r2, #16
 8002a3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002a48:	d901      	bls.n	8002a4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e006      	b.n	8002a5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f003 0310 	and.w	r3, r3, #16
 8002a56:	2b10      	cmp	r3, #16
 8002a58:	d0f0      	beq.n	8002a3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3714      	adds	r7, #20
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	460b      	mov	r3, r1
 8002a72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	78fb      	ldrb	r3, [r7, #3]
 8002a82:	68f9      	ldr	r1, [r7, #12]
 8002a84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b085      	sub	sp, #20
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8002ab4:	f023 0303 	bic.w	r3, r3, #3
 8002ab8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ac8:	f043 0302 	orr.w	r3, r3, #2
 8002acc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	695b      	ldr	r3, [r3, #20]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	3301      	adds	r3, #1
 8002b08:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002b10:	d901      	bls.n	8002b16 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e022      	b.n	8002b5c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	daf2      	bge.n	8002b04 <USB_CoreReset+0xc>

  count = 10U;
 8002b1e:	230a      	movs	r3, #10
 8002b20:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8002b22:	e002      	b.n	8002b2a <USB_CoreReset+0x32>
  {
    count--;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1f9      	bne.n	8002b24 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	f043 0201 	orr.w	r2, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002b48:	d901      	bls.n	8002b4e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e006      	b.n	8002b5c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d0f0      	beq.n	8002b3c <USB_CoreReset+0x44>

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	460a      	mov	r2, r1
 8002b72:	71fb      	strb	r3, [r7, #7]
 8002b74:	4613      	mov	r3, r2
 8002b76:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	460a      	mov	r2, r1
 8002b8e:	71fb      	strb	r3, [r7, #7]
 8002b90:	4613      	mov	r3, r2
 8002b92:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8002b94:	2301      	movs	r3, #1
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	4603      	mov	r3, r0
 8002baa:	6039      	str	r1, [r7, #0]
 8002bac:	71fb      	strb	r3, [r7, #7]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 8002bb2:	bf00      	nop
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr

08002bbe <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 8002bbe:	b480      	push	{r7}
 8002bc0:	b083      	sub	sp, #12
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	603a      	str	r2, [r7, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	4603      	mov	r3, r0
 8002bca:	71fb      	strb	r3, [r7, #7]
 8002bcc:	460b      	mov	r3, r1
 8002bce:	71bb      	strb	r3, [r7, #6]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  hidd_reset(0);
 8002be4:	2000      	movs	r0, #0
 8002be6:	f000 f80b 	bl	8002c00 <hidd_reset>
}
 8002bea:	bf00      	nop
 8002bec:	bd80      	pop	{r7, pc}

08002bee <hidd_deinit>:

bool hidd_deinit(void) {
 8002bee:	b480      	push	{r7}
 8002bf0:	af00      	add	r7, sp, #0
  return true;
 8002bf2:	2301      	movs	r3, #1
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
	...

08002c00 <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 8002c0a:	220c      	movs	r2, #12
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	4803      	ldr	r0, [pc, #12]	@ (8002c1c <hidd_reset+0x1c>)
 8002c10:	f007 fe66 	bl	800a8e0 <memset>
}
 8002c14:	bf00      	nop
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20004570 	.word	0x20004570

08002c20 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b094      	sub	sp, #80	@ 0x50
 8002c24:	af02      	add	r7, sp, #8
 8002c26:	4603      	mov	r3, r0
 8002c28:	6039      	str	r1, [r7, #0]
 8002c2a:	71fb      	strb	r3, [r7, #7]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	795b      	ldrb	r3, [r3, #5]
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d001      	beq.n	8002c3c <hidd_open+0x1c>
 8002c38:	2300      	movs	r3, #0
 8002c3a:	e0d0      	b.n	8002dde <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	791b      	ldrb	r3, [r3, #4]
 8002c40:	461a      	mov	r2, r3
 8002c42:	00d2      	lsls	r2, r2, #3
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 8002c48:	3312      	adds	r3, #18
 8002c4a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 8002c4e:	88ba      	ldrh	r2, [r7, #4]
 8002c50:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d20a      	bcs.n	8002c6e <hidd_open+0x4e>
 8002c58:	4b63      	ldr	r3, [pc, #396]	@ (8002de8 <hidd_open+0x1c8>)
 8002c5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d000      	beq.n	8002c6a <hidd_open+0x4a>
 8002c68:	be00      	bkpt	0x0000
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	e0b7      	b.n	8002dde <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8002c6e:	2300      	movs	r3, #0
 8002c70:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c74:	e011      	b.n	8002c9a <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 8002c76:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	4413      	add	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4a5a      	ldr	r2, [pc, #360]	@ (8002dec <hidd_open+0x1cc>)
 8002c84:	4413      	add	r3, r2
 8002c86:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 8002c88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c8a:	785b      	ldrb	r3, [r3, #1]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d009      	beq.n	8002ca4 <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8002c90:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c94:	3301      	adds	r3, #1
 8002c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c9a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0e9      	beq.n	8002c76 <hidd_open+0x56>
 8002ca2:	e000      	b.n	8002ca6 <hidd_open+0x86>
      break;
 8002ca4:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 8002ca6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00a      	beq.n	8002cc4 <hidd_open+0xa4>
 8002cae:	4b4e      	ldr	r3, [pc, #312]	@ (8002de8 <hidd_open+0x1c8>)
 8002cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d000      	beq.n	8002cc0 <hidd_open+0xa0>
 8002cbe:	be00      	bkpt	0x0000
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	e08c      	b.n	8002dde <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 8002cc4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002cc8:	4613      	mov	r3, r2
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	4413      	add	r3, r2
 8002cce:	011b      	lsls	r3, r3, #4
 8002cd0:	4a47      	ldr	r2, [pc, #284]	@ (8002df0 <hidd_open+0x1d0>)
 8002cd2:	4413      	add	r3, r2
 8002cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cdc:	61fb      	str	r3, [r7, #28]
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8002cec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cf0:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 8002cf8:	2b21      	cmp	r3, #33	@ 0x21
 8002cfa:	d00a      	beq.n	8002d12 <hidd_open+0xf2>
 8002cfc:	4b3a      	ldr	r3, [pc, #232]	@ (8002de8 <hidd_open+0x1c8>)
 8002cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d000      	beq.n	8002d0e <hidd_open+0xee>
 8002d0c:	be00      	bkpt	0x0000
 8002d0e:	2300      	movs	r3, #0
 8002d10:	e065      	b.n	8002dde <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 8002d12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d16:	609a      	str	r2, [r3, #8]
 8002d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d1a:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8002d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	7919      	ldrb	r1, [r3, #4]
 8002d30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d32:	3302      	adds	r3, #2
 8002d34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d36:	3201      	adds	r2, #1
 8002d38:	79f8      	ldrb	r0, [r7, #7]
 8002d3a:	9201      	str	r2, [sp, #4]
 8002d3c:	9300      	str	r3, [sp, #0]
 8002d3e:	2303      	movs	r3, #3
 8002d40:	460a      	mov	r2, r1
 8002d42:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002d44:	f004 f9dc 	bl	8007100 <usbd_open_edpt_pair>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	f083 0301 	eor.w	r3, r3, #1
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00a      	beq.n	8002d6a <hidd_open+0x14a>
 8002d54:	4b24      	ldr	r3, [pc, #144]	@ (8002de8 <hidd_open+0x1c8>)
 8002d56:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d000      	beq.n	8002d66 <hidd_open+0x146>
 8002d64:	be00      	bkpt	0x0000
 8002d66:	2300      	movs	r3, #0
 8002d68:	e039      	b.n	8002dde <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	799b      	ldrb	r3, [r3, #6]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d103      	bne.n	8002d7a <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	79da      	ldrb	r2, [r3, #7]
 8002d76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d78:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 8002d7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	789a      	ldrb	r2, [r3, #2]
 8002d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d86:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 8002d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	3307      	adds	r3, #7
 8002d8e:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	881a      	ldrh	r2, [r3, #0]
 8002d94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d96:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 8002d98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d9a:	789b      	ldrb	r3, [r3, #2]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d01c      	beq.n	8002dda <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 8002da0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002da2:	7899      	ldrb	r1, [r3, #2]
 8002da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002da6:	f103 0220 	add.w	r2, r3, #32
 8002daa:	79f8      	ldrb	r0, [r7, #7]
 8002dac:	2300      	movs	r3, #0
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	2310      	movs	r3, #16
 8002db2:	f004 faa3 	bl	80072fc <usbd_edpt_xfer>
 8002db6:	4603      	mov	r3, r0
 8002db8:	f083 0301 	eor.w	r3, r3, #1
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <hidd_open+0x1ba>
 8002dc2:	4b09      	ldr	r3, [pc, #36]	@ (8002de8 <hidd_open+0x1c8>)
 8002dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d000      	beq.n	8002dd4 <hidd_open+0x1b4>
 8002dd2:	be00      	bkpt	0x0000
 8002dd4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002dd8:	e001      	b.n	8002dde <hidd_open+0x1be>
  }

  return drv_len;
 8002dda:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3748      	adds	r7, #72	@ 0x48
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	e000edf0 	.word	0xe000edf0
 8002dec:	20004570 	.word	0x20004570
 8002df0:	2000457c 	.word	0x2000457c

08002df4 <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b094      	sub	sp, #80	@ 0x50
 8002df8:	af02      	add	r7, sp, #8
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	603a      	str	r2, [r7, #0]
 8002dfe:	71fb      	strb	r3, [r7, #7]
 8002e00:	460b      	mov	r3, r1
 8002e02:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	f003 031f 	and.w	r3, r3, #31
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d001      	beq.n	8002e16 <hidd_control_xfer_cb+0x22>
 8002e12:	2300      	movs	r3, #0
 8002e14:	e1d6      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	889b      	ldrh	r3, [r3, #4]
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8002e20:	2300      	movs	r3, #0
 8002e22:	77bb      	strb	r3, [r7, #30]
 8002e24:	e00f      	b.n	8002e46 <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 8002e26:	7fba      	ldrb	r2, [r7, #30]
 8002e28:	498f      	ldr	r1, [pc, #572]	@ (8003068 <hidd_control_xfer_cb+0x274>)
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	4413      	add	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	440b      	add	r3, r1
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	7ffa      	ldrb	r2, [r7, #31]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d101      	bne.n	8002e40 <hidd_control_xfer_cb+0x4c>
      return i;
 8002e3c:	7fbb      	ldrb	r3, [r7, #30]
 8002e3e:	e006      	b.n	8002e4e <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8002e40:	7fbb      	ldrb	r3, [r7, #30]
 8002e42:	3301      	adds	r3, #1
 8002e44:	77bb      	strb	r3, [r7, #30]
 8002e46:	7fbb      	ldrb	r3, [r7, #30]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0ec      	beq.n	8002e26 <hidd_control_xfer_cb+0x32>
  return 0xFF;
 8002e4c:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 8002e4e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 8002e52:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <hidd_control_xfer_cb+0x6a>
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	e1b2      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 8002e5e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002e62:	4613      	mov	r3, r2
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	4a7f      	ldr	r2, [pc, #508]	@ (8003068 <hidd_control_xfer_cb+0x274>)
 8002e6c:	4413      	add	r3, r2
 8002e6e:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 8002e70:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002e74:	4613      	mov	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	4413      	add	r3, r2
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	4a7b      	ldr	r2, [pc, #492]	@ (800306c <hidd_control_xfer_cb+0x278>)
 8002e7e:	4413      	add	r3, r2
 8002e80:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d145      	bne.n	8002f1c <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 8002e90:	79bb      	ldrb	r3, [r7, #6]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	f040 8195 	bne.w	80031c2 <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	885b      	ldrh	r3, [r3, #2]
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8002ea0:	8bbb      	ldrh	r3, [r7, #28]
 8002ea2:	0a1b      	lsrs	r3, r3, #8
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	785b      	ldrb	r3, [r3, #1]
 8002eb0:	2b06      	cmp	r3, #6
 8002eb2:	d11b      	bne.n	8002eec <hidd_control_xfer_cb+0xf8>
 8002eb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002eb8:	2b21      	cmp	r3, #33	@ 0x21
 8002eba:	d117      	bne.n	8002eec <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 8002ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <hidd_control_xfer_cb+0xd4>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	e17d      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 8002ec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	79f8      	ldrb	r0, [r7, #7]
 8002ed4:	6839      	ldr	r1, [r7, #0]
 8002ed6:	f004 fc8b 	bl	80077f0 <tud_control_xfer>
 8002eda:	4603      	mov	r3, r0
 8002edc:	f083 0301 	eor.w	r3, r3, #1
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 816d 	beq.w	80031c2 <hidd_control_xfer_cb+0x3ce>
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e16b      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	785b      	ldrb	r3, [r3, #1]
 8002ef0:	2b06      	cmp	r3, #6
 8002ef2:	d111      	bne.n	8002f18 <hidd_control_xfer_cb+0x124>
 8002ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ef8:	2b22      	cmp	r3, #34	@ 0x22
 8002efa:	d10d      	bne.n	8002f18 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8002efc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fd ff33 	bl	8000d6c <tud_hid_descriptor_report_cb>
 8002f06:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 8002f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f0a:	889b      	ldrh	r3, [r3, #4]
 8002f0c:	79f8      	ldrb	r0, [r7, #7]
 8002f0e:	6a3a      	ldr	r2, [r7, #32]
 8002f10:	6839      	ldr	r1, [r7, #0]
 8002f12:	f004 fc6d 	bl	80077f0 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8002f16:	e154      	b.n	80031c2 <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 8002f18:	2300      	movs	r3, #0
 8002f1a:	e153      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b20      	cmp	r3, #32
 8002f28:	f040 813e 	bne.w	80031a8 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	785b      	ldrb	r3, [r3, #1]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	2b0a      	cmp	r3, #10
 8002f34:	f200 8136 	bhi.w	80031a4 <hidd_control_xfer_cb+0x3b0>
 8002f38:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <hidd_control_xfer_cb+0x14c>)
 8002f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3e:	bf00      	nop
 8002f40:	08002f6d 	.word	0x08002f6d
 8002f44:	08003143 	.word	0x08003143
 8002f48:	08003159 	.word	0x08003159
 8002f4c:	080031a5 	.word	0x080031a5
 8002f50:	080031a5 	.word	0x080031a5
 8002f54:	080031a5 	.word	0x080031a5
 8002f58:	080031a5 	.word	0x080031a5
 8002f5c:	080031a5 	.word	0x080031a5
 8002f60:	08003043 	.word	0x08003043
 8002f64:	080030fd 	.word	0x080030fd
 8002f68:	0800316f 	.word	0x0800316f
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8002f6c:	79bb      	ldrb	r3, [r7, #6]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	f040 811c 	bne.w	80031ac <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	885b      	ldrh	r3, [r3, #2]
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	82bb      	strh	r3, [r7, #20]
 8002f7c:	8abb      	ldrh	r3, [r7, #20]
 8002f7e:	0a1b      	lsrs	r3, r3, #8
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	885b      	ldrh	r3, [r3, #2]
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8002f90:	8afb      	ldrh	r3, [r7, #22]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 8002f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f9a:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	88db      	ldrh	r3, [r3, #6]
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	837b      	strh	r3, [r7, #26]
 8002fa4:	2310      	movs	r3, #16
 8002fa6:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8002fa8:	8b7a      	ldrh	r2, [r7, #26]
 8002faa:	8b3b      	ldrh	r3, [r7, #24]
 8002fac:	4293      	cmp	r3, r2
 8002fae:	bf28      	it	cs
 8002fb0:	4613      	movcs	r3, r2
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 8002fbe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d013      	beq.n	8002fee <hidd_control_xfer_cb+0x1fa>
 8002fc6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d90f      	bls.n	8002fee <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 8002fce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fd0:	1c5a      	adds	r2, r3, #1
 8002fd2:	647a      	str	r2, [r7, #68]	@ 0x44
 8002fd4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002fd8:	701a      	strb	r2, [r3, #0]
            req_len--;
 8002fda:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 8002fe4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002fe8:	3301      	adds	r3, #1
 8002fea:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 8002fee:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8002ff2:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8002ff6:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8002ffa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003002:	f7fd fa8f 	bl	8000524 <tud_hid_get_report_cb>
 8003006:	4603      	mov	r3, r0
 8003008:	461a      	mov	r2, r3
 800300a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800300e:	4413      	add	r3, r2
 8003010:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 8003014:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10a      	bne.n	8003032 <hidd_control_xfer_cb+0x23e>
 800301c:	4b14      	ldr	r3, [pc, #80]	@ (8003070 <hidd_control_xfer_cb+0x27c>)
 800301e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d000      	beq.n	800302e <hidd_control_xfer_cb+0x23a>
 800302c:	be00      	bkpt	0x0000
 800302e:	2300      	movs	r3, #0
 8003030:	e0c8      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 8003032:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003034:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003038:	79f8      	ldrb	r0, [r7, #7]
 800303a:	6839      	ldr	r1, [r7, #0]
 800303c:	f004 fbd8 	bl	80077f0 <tud_control_xfer>
        }
        break;
 8003040:	e0b4      	b.n	80031ac <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8003042:	79bb      	ldrb	r3, [r7, #6]
 8003044:	2b01      	cmp	r3, #1
 8003046:	d115      	bne.n	8003074 <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	88db      	ldrh	r3, [r3, #6]
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b10      	cmp	r3, #16
 8003050:	d901      	bls.n	8003056 <hidd_control_xfer_cb+0x262>
 8003052:	2300      	movs	r3, #0
 8003054:	e0b6      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 8003056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	88db      	ldrh	r3, [r3, #6]
 800305c:	b29b      	uxth	r3, r3
 800305e:	79f8      	ldrb	r0, [r7, #7]
 8003060:	6839      	ldr	r1, [r7, #0]
 8003062:	f004 fbc5 	bl	80077f0 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 8003066:	e0a3      	b.n	80031b0 <hidd_control_xfer_cb+0x3bc>
 8003068:	20004570 	.word	0x20004570
 800306c:	2000457c 	.word	0x2000457c
 8003070:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 8003074:	79bb      	ldrb	r3, [r7, #6]
 8003076:	2b03      	cmp	r3, #3
 8003078:	f040 809a 	bne.w	80031b0 <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	885b      	ldrh	r3, [r3, #2]
 8003080:	b29b      	uxth	r3, r3
 8003082:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8003084:	89bb      	ldrh	r3, [r7, #12]
 8003086:	0a1b      	lsrs	r3, r3, #8
 8003088:	b29b      	uxth	r3, r3
 800308a:	b2db      	uxtb	r3, r3
 800308c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	885b      	ldrh	r3, [r3, #2]
 8003094:	b29b      	uxth	r3, r3
 8003096:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8003098:	89fb      	ldrh	r3, [r7, #14]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 80030a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	88db      	ldrh	r3, [r3, #6]
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	827b      	strh	r3, [r7, #18]
 80030ac:	2310      	movs	r3, #16
 80030ae:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80030b0:	8a7a      	ldrh	r2, [r7, #18]
 80030b2:	8a3b      	ldrh	r3, [r7, #16]
 80030b4:	4293      	cmp	r3, r2
 80030b6:	bf28      	it	cs
 80030b8:	4613      	movcs	r3, r2
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 80030be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00e      	beq.n	80030e4 <hidd_control_xfer_cb+0x2f0>
 80030c6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d90b      	bls.n	80030e4 <hidd_control_xfer_cb+0x2f0>
 80030cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d105      	bne.n	80030e4 <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 80030d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030da:	3301      	adds	r3, #1
 80030dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 80030de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80030e0:	3b01      	subs	r3, #1
 80030e2:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 80030e4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80030e8:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 80030ec:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 80030f0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f6:	f7fd fa05 	bl	8000504 <tud_hid_set_report_cb>
        break;
 80030fa:	e059      	b.n	80031b0 <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 80030fc:	79bb      	ldrb	r3, [r7, #6]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d158      	bne.n	80031b4 <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	885b      	ldrh	r3, [r3, #2]
 8003106:	b29b      	uxth	r3, r3
 8003108:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800310a:	897b      	ldrh	r3, [r7, #10]
 800310c:	0a1b      	lsrs	r3, r3, #8
 800310e:	b29b      	uxth	r3, r3
 8003110:	b2da      	uxtb	r2, r3
 8003112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003114:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 8003116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003118:	79da      	ldrb	r2, [r3, #7]
 800311a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800311e:	4611      	mov	r1, r2
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff fd2f 	bl	8002b84 <tud_hid_set_idle_cb>
 8003126:	4603      	mov	r3, r0
 8003128:	f083 0301 	eor.w	r3, r3, #1
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <hidd_control_xfer_cb+0x342>
 8003132:	2300      	movs	r3, #0
 8003134:	e046      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	6839      	ldr	r1, [r7, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f004 fad4 	bl	80076e8 <tud_control_status>
        }
        break;
 8003140:	e038      	b.n	80031b4 <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8003142:	79bb      	ldrb	r3, [r7, #6]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d137      	bne.n	80031b8 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 8003148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800314a:	1dda      	adds	r2, r3, #7
 800314c:	79f8      	ldrb	r0, [r7, #7]
 800314e:	2301      	movs	r3, #1
 8003150:	6839      	ldr	r1, [r7, #0]
 8003152:	f004 fb4d 	bl	80077f0 <tud_control_xfer>
        }
        break;
 8003156:	e02f      	b.n	80031b8 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8003158:	79bb      	ldrb	r3, [r7, #6]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d12e      	bne.n	80031bc <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 800315e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003160:	1d9a      	adds	r2, r3, #6
 8003162:	79f8      	ldrb	r0, [r7, #7]
 8003164:	2301      	movs	r3, #1
 8003166:	6839      	ldr	r1, [r7, #0]
 8003168:	f004 fb42 	bl	80077f0 <tud_control_xfer>
        }
        break;
 800316c:	e026      	b.n	80031bc <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800316e:	79bb      	ldrb	r3, [r7, #6]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d105      	bne.n	8003180 <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 8003174:	79fb      	ldrb	r3, [r7, #7]
 8003176:	6839      	ldr	r1, [r7, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f004 fab5 	bl	80076e8 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 800317e:	e01f      	b.n	80031c0 <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 8003180:	79bb      	ldrb	r3, [r7, #6]
 8003182:	2b03      	cmp	r3, #3
 8003184:	d11c      	bne.n	80031c0 <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	885b      	ldrh	r3, [r3, #2]
 800318a:	b29b      	uxth	r3, r3
 800318c:	b2da      	uxtb	r2, r3
 800318e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003190:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 8003192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003194:	799a      	ldrb	r2, [r3, #6]
 8003196:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800319a:	4611      	mov	r1, r2
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff fce3 	bl	8002b68 <tud_hid_set_protocol_cb>
        break;
 80031a2:	e00d      	b.n	80031c0 <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 80031a4:	2300      	movs	r3, #0
 80031a6:	e00d      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 80031a8:	2300      	movs	r3, #0
 80031aa:	e00b      	b.n	80031c4 <hidd_control_xfer_cb+0x3d0>
        break;
 80031ac:	bf00      	nop
 80031ae:	e008      	b.n	80031c2 <hidd_control_xfer_cb+0x3ce>
        break;
 80031b0:	bf00      	nop
 80031b2:	e006      	b.n	80031c2 <hidd_control_xfer_cb+0x3ce>
        break;
 80031b4:	bf00      	nop
 80031b6:	e004      	b.n	80031c2 <hidd_control_xfer_cb+0x3ce>
        break;
 80031b8:	bf00      	nop
 80031ba:	e002      	b.n	80031c2 <hidd_control_xfer_cb+0x3ce>
        break;
 80031bc:	bf00      	nop
 80031be:	e000      	b.n	80031c2 <hidd_control_xfer_cb+0x3ce>
        break;
 80031c0:	bf00      	nop
  }

  return true;
 80031c2:	2301      	movs	r3, #1
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3748      	adds	r7, #72	@ 0x48
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b08a      	sub	sp, #40	@ 0x28
 80031d0:	af02      	add	r7, sp, #8
 80031d2:	603b      	str	r3, [r7, #0]
 80031d4:	4603      	mov	r3, r0
 80031d6:	71fb      	strb	r3, [r7, #7]
 80031d8:	460b      	mov	r3, r1
 80031da:	71bb      	strb	r3, [r7, #6]
 80031dc:	4613      	mov	r3, r2
 80031de:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 80031e0:	2300      	movs	r3, #0
 80031e2:	77fb      	strb	r3, [r7, #31]
 80031e4:	e014      	b.n	8003210 <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 80031e6:	7ffa      	ldrb	r2, [r7, #31]
 80031e8:	4613      	mov	r3, r2
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	4413      	add	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4a3f      	ldr	r2, [pc, #252]	@ (80032f0 <hidd_xfer_cb+0x124>)
 80031f2:	4413      	add	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	789b      	ldrb	r3, [r3, #2]
 80031fa:	79ba      	ldrb	r2, [r7, #6]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d00a      	beq.n	8003216 <hidd_xfer_cb+0x4a>
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	785b      	ldrb	r3, [r3, #1]
 8003204:	79ba      	ldrb	r2, [r7, #6]
 8003206:	429a      	cmp	r2, r3
 8003208:	d005      	beq.n	8003216 <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800320a:	7ffb      	ldrb	r3, [r7, #31]
 800320c:	3301      	adds	r3, #1
 800320e:	77fb      	strb	r3, [r7, #31]
 8003210:	7ffb      	ldrb	r3, [r7, #31]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d0e7      	beq.n	80031e6 <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 8003216:	7ffb      	ldrb	r3, [r7, #31]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00a      	beq.n	8003232 <hidd_xfer_cb+0x66>
 800321c:	4b35      	ldr	r3, [pc, #212]	@ (80032f4 <hidd_xfer_cb+0x128>)
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	2b00      	cmp	r3, #0
 800322a:	d000      	beq.n	800322e <hidd_xfer_cb+0x62>
 800322c:	be00      	bkpt	0x0000
 800322e:	2300      	movs	r3, #0
 8003230:	e059      	b.n	80032e6 <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 8003232:	7ffa      	ldrb	r2, [r7, #31]
 8003234:	4613      	mov	r3, r2
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	4413      	add	r3, r2
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	4a2e      	ldr	r2, [pc, #184]	@ (80032f8 <hidd_xfer_cb+0x12c>)
 800323e:	4413      	add	r3, r2
 8003240:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	785b      	ldrb	r3, [r3, #1]
 8003246:	79ba      	ldrb	r2, [r7, #6]
 8003248:	429a      	cmp	r2, r3
 800324a:	d116      	bne.n	800327a <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 800324c:	797b      	ldrb	r3, [r7, #5]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d109      	bne.n	8003266 <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f103 0110 	add.w	r1, r3, #16
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	b29a      	uxth	r2, r3
 800325c:	7ffb      	ldrb	r3, [r7, #31]
 800325e:	4618      	mov	r0, r3
 8003260:	f7ff fc9f 	bl	8002ba2 <tud_hid_report_complete_cb>
 8003264:	e03e      	b.n	80032e4 <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	f103 0210 	add.w	r2, r3, #16
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	b29b      	uxth	r3, r3
 8003270:	7ff8      	ldrb	r0, [r7, #31]
 8003272:	2101      	movs	r1, #1
 8003274:	f7ff fca3 	bl	8002bbe <tud_hid_report_failed_cb>
 8003278:	e034      	b.n	80032e4 <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 800327a:	797b      	ldrb	r3, [r7, #5]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10c      	bne.n	800329a <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f103 0220 	add.w	r2, r3, #32
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	b29b      	uxth	r3, r3
 800328a:	7ff8      	ldrb	r0, [r7, #31]
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	4613      	mov	r3, r2
 8003290:	2202      	movs	r2, #2
 8003292:	2100      	movs	r1, #0
 8003294:	f7fd f936 	bl	8000504 <tud_hid_set_report_cb>
 8003298:	e008      	b.n	80032ac <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f103 0220 	add.w	r2, r3, #32
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	7ff8      	ldrb	r0, [r7, #31]
 80032a6:	2102      	movs	r1, #2
 80032a8:	f7ff fc89 	bl	8002bbe <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	7899      	ldrb	r1, [r3, #2]
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	f103 0220 	add.w	r2, r3, #32
 80032b6:	79f8      	ldrb	r0, [r7, #7]
 80032b8:	2300      	movs	r3, #0
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	2310      	movs	r3, #16
 80032be:	f004 f81d 	bl	80072fc <usbd_edpt_xfer>
 80032c2:	4603      	mov	r3, r0
 80032c4:	f083 0301 	eor.w	r3, r3, #1
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00a      	beq.n	80032e4 <hidd_xfer_cb+0x118>
 80032ce:	4b09      	ldr	r3, [pc, #36]	@ (80032f4 <hidd_xfer_cb+0x128>)
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d000      	beq.n	80032e0 <hidd_xfer_cb+0x114>
 80032de:	be00      	bkpt	0x0000
 80032e0:	2300      	movs	r3, #0
 80032e2:	e000      	b.n	80032e6 <hidd_xfer_cb+0x11a>
  }

  return true;
 80032e4:	2301      	movs	r3, #1
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3720      	adds	r7, #32
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20004570 	.word	0x20004570
 80032f4:	e000edf0 	.word	0xe000edf0
 80032f8:	2000457c 	.word	0x2000457c

080032fc <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 8003318:	b580      	push	{r7, lr}
 800331a:	b088      	sub	sp, #32
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	460b      	mov	r3, r1
 8003322:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3320      	adds	r3, #32
 800332c:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	7fdb      	ldrb	r3, [r3, #31]
 8003332:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	78fa      	ldrb	r2, [r7, #3]
 8003338:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689a      	ldr	r2, [r3, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003342:	1ad2      	subs	r2, r2, r3
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2202      	movs	r2, #2
 800334c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	7b58      	ldrb	r0, [r3, #13]
 800335e:	2300      	movs	r3, #0
 8003360:	2220      	movs	r2, #32
 8003362:	2105      	movs	r1, #5
 8003364:	f000 f984 	bl	8003670 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d028      	beq.n	80033c2 <fail_scsi_op+0xaa>
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d024      	beq.n	80033c2 <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	7b1b      	ldrb	r3, [r3, #12]
 800337c:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 800337e:	7dbb      	ldrb	r3, [r7, #22]
 8003380:	613b      	str	r3, [r7, #16]
 8003382:	2307      	movs	r3, #7
 8003384:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	fa22 f303 	lsr.w	r3, r2, r3
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	bf14      	ite	ne
 8003396:	2301      	movne	r3, #1
 8003398:	2300      	moveq	r3, #0
 800339a:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 800339c:	2b00      	cmp	r3, #0
 800339e:	d008      	beq.n	80033b2 <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80033a6:	7dfb      	ldrb	r3, [r7, #23]
 80033a8:	4611      	mov	r1, r2
 80033aa:	4618      	mov	r0, r3
 80033ac:	f004 f8c8 	bl	8007540 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 80033b0:	e007      	b.n	80033c2 <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80033b8:	7dfb      	ldrb	r3, [r7, #23]
 80033ba:	4611      	mov	r1, r2
 80033bc:	4618      	mov	r0, r3
 80033be:	f004 f8bf 	bl	8007540 <usbd_edpt_stall>
}
 80033c2:	bf00      	nop
 80033c4:	3720      	adds	r7, #32
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 80033ca:	b480      	push	{r7}
 80033cc:	b08b      	sub	sp, #44	@ 0x2c
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 80033d2:	2300      	movs	r3, #0
 80033d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 80033dc:	6a3b      	ldr	r3, [r7, #32]
 80033de:	330f      	adds	r3, #15
 80033e0:	3307      	adds	r3, #7
 80033e2:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 80033ea:	8b7b      	ldrh	r3, [r7, #26]
 80033ec:	ba5b      	rev16	r3, r3
 80033ee:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 80033f0:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d106      	bne.n	8003408 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 80033fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d04d      	beq.n	800349c <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8003400:	2302      	movs	r3, #2
 8003402:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003406:	e049      	b.n	800349c <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	7bdb      	ldrb	r3, [r3, #15]
 800340c:	2b28      	cmp	r3, #40	@ 0x28
 800340e:	d11a      	bne.n	8003446 <rdwr10_validate_cmd+0x7c>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	7b1b      	ldrb	r3, [r3, #12]
 8003414:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 8003416:	7e7b      	ldrb	r3, [r7, #25]
 8003418:	617b      	str	r3, [r7, #20]
 800341a:	2307      	movs	r3, #7
 800341c:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800341e:	7cfb      	ldrb	r3, [r7, #19]
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	fa22 f303 	lsr.w	r3, r2, r3
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	bf14      	ite	ne
 800342e:	2301      	movne	r3, #1
 8003430:	2300      	moveq	r3, #0
 8003432:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8003434:	f083 0301 	eor.w	r3, r3, #1
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800343e:	2302      	movs	r3, #2
 8003440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003444:	e02a      	b.n	800349c <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	7bdb      	ldrb	r3, [r3, #15]
 800344a:	2b2a      	cmp	r3, #42	@ 0x2a
 800344c:	d117      	bne.n	800347e <rdwr10_validate_cmd+0xb4>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	7b1b      	ldrb	r3, [r3, #12]
 8003452:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 8003454:	7cbb      	ldrb	r3, [r7, #18]
 8003456:	60fb      	str	r3, [r7, #12]
 8003458:	2307      	movs	r3, #7
 800345a:	72fb      	strb	r3, [r7, #11]
 800345c:	7afb      	ldrb	r3, [r7, #11]
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	fa22 f303 	lsr.w	r3, r2, r3
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	2b00      	cmp	r3, #0
 800346a:	bf14      	ite	ne
 800346c:	2301      	movne	r3, #1
 800346e:	2300      	moveq	r3, #0
 8003470:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8003476:	2302      	movs	r3, #2
 8003478:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800347c:	e00e      	b.n	800349c <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 800347e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003480:	2b00      	cmp	r3, #0
 8003482:	d103      	bne.n	800348c <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 8003484:	2301      	movs	r3, #1
 8003486:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800348a:	e007      	b.n	800349c <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003492:	429a      	cmp	r2, r3
 8003494:	d202      	bcs.n	800349c <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8003496:	2302      	movs	r3, #2
 8003498:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 800349c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	372c      	adds	r7, #44	@ 0x2c
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08c      	sub	sp, #48	@ 0x30
 80034b0:	af02      	add	r7, sp, #8
 80034b2:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	7fdb      	ldrb	r3, [r3, #31]
 80034b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80034c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034ca:	4611      	mov	r1, r2
 80034cc:	4618      	mov	r0, r3
 80034ce:	f004 f8b3 	bl	8007638 <usbd_edpt_stalled>
 80034d2:	4603      	mov	r3, r0
 80034d4:	f083 0301 	eor.w	r3, r3, #1
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d055      	beq.n	800358a <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	689a      	ldr	r2, [r3, #8]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d91d      	bls.n	8003526 <proc_stage_status+0x7a>
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	7b1b      	ldrb	r3, [r3, #12]
 80034ee:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 80034f0:	7efb      	ldrb	r3, [r7, #27]
 80034f2:	617b      	str	r3, [r7, #20]
 80034f4:	2307      	movs	r3, #7
 80034f6:	74fb      	strb	r3, [r7, #19]
 80034f8:	7cfb      	ldrb	r3, [r7, #19]
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	bf14      	ite	ne
 8003508:	2301      	movne	r3, #1
 800350a:	2300      	moveq	r3, #0
 800350c:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800350e:	2b00      	cmp	r3, #0
 8003510:	d009      	beq.n	8003526 <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8003518:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800351c:	4611      	mov	r1, r2
 800351e:	4618      	mov	r0, r3
 8003520:	f004 f80e 	bl	8007540 <usbd_edpt_stall>
 8003524:	e031      	b.n	800358a <proc_stage_status+0xde>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	7fdb      	ldrb	r3, [r3, #31]
 800352e:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003538:	1ad2      	subs	r2, r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2203      	movs	r2, #3
 8003542:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	3320      	adds	r3, #32
 800354a:	220d      	movs	r2, #13
 800354c:	4619      	mov	r1, r3
 800354e:	4811      	ldr	r0, [pc, #68]	@ (8003594 <proc_stage_status+0xe8>)
 8003550:	f007 fa08 	bl	800a964 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800355a:	7af8      	ldrb	r0, [r7, #11]
 800355c:	2300      	movs	r3, #0
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	230d      	movs	r3, #13
 8003562:	4a0c      	ldr	r2, [pc, #48]	@ (8003594 <proc_stage_status+0xe8>)
 8003564:	f003 feca 	bl	80072fc <usbd_edpt_xfer>
 8003568:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 800356a:	f083 0301 	eor.w	r3, r3, #1
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00a      	beq.n	800358a <proc_stage_status+0xde>
 8003574:	4b08      	ldr	r3, [pc, #32]	@ (8003598 <proc_stage_status+0xec>)
 8003576:	61fb      	str	r3, [r7, #28]
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d000      	beq.n	8003586 <proc_stage_status+0xda>
 8003584:	be00      	bkpt	0x0000
 8003586:	2300      	movs	r3, #0
 8003588:	e000      	b.n	800358c <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 800358a:	2301      	movs	r3, #1
}
 800358c:	4618      	mov	r0, r3
 800358e:	3728      	adds	r7, #40	@ 0x28
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	200045ec 	.word	0x200045ec
 8003598:	e000edf0 	.word	0xe000edf0

0800359c <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 80035b2:	b480      	push	{r7}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	4603      	mov	r3, r0
 80035ba:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	6039      	str	r1, [r7, #0]
 80035d2:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  return 1;
 80035e4:	2301      	movs	r3, #1
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 80035f0:	b490      	push	{r4, r7}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4604      	mov	r4, r0
 80035f8:	4608      	mov	r0, r1
 80035fa:	4611      	mov	r1, r2
 80035fc:	461a      	mov	r2, r3
 80035fe:	4623      	mov	r3, r4
 8003600:	71fb      	strb	r3, [r7, #7]
 8003602:	4603      	mov	r3, r0
 8003604:	71bb      	strb	r3, [r7, #6]
 8003606:	460b      	mov	r3, r1
 8003608:	717b      	strb	r3, [r7, #5]
 800360a:	4613      	mov	r3, r2
 800360c:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 800360e:	2301      	movs	r3, #1
}
 8003610:	4618      	mov	r0, r3
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bc90      	pop	{r4, r7}
 8003618:	4770      	bx	lr

0800361a <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	4603      	mov	r3, r0
 8003622:	71fb      	strb	r3, [r7, #7]
 8003624:	460b      	mov	r3, r1
 8003626:	71bb      	strb	r3, [r7, #6]
 8003628:	4613      	mov	r3, r2
 800362a:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 800362c:	2301      	movs	r3, #1
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr

0800363a <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 800363a:	b480      	push	{r7}
 800363c:	b083      	sub	sp, #12
 800363e:	af00      	add	r7, sp, #0
 8003640:	4603      	mov	r3, r0
 8003642:	6039      	str	r1, [r7, #0]
 8003644:	71fb      	strb	r3, [r7, #7]
 8003646:	4613      	mov	r3, r2
 8003648:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 800364a:	2312      	movs	r3, #18
}
 800364c:	4618      	mov	r0, r3
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 8003662:	2301      	movs	r3, #1
}
 8003664:	4618      	mov	r0, r3
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8003670:	b490      	push	{r4, r7}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	4604      	mov	r4, r0
 8003678:	4608      	mov	r0, r1
 800367a:	4611      	mov	r1, r2
 800367c:	461a      	mov	r2, r3
 800367e:	4623      	mov	r3, r4
 8003680:	71fb      	strb	r3, [r7, #7]
 8003682:	4603      	mov	r3, r0
 8003684:	71bb      	strb	r3, [r7, #6]
 8003686:	460b      	mov	r3, r1
 8003688:	717b      	strb	r3, [r7, #5]
 800368a:	4613      	mov	r3, r2
 800368c:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 800368e:	4a09      	ldr	r2, [pc, #36]	@ (80036b4 <tud_msc_set_sense+0x44>)
 8003690:	79bb      	ldrb	r3, [r7, #6]
 8003692:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 8003696:	4a07      	ldr	r2, [pc, #28]	@ (80036b4 <tud_msc_set_sense+0x44>)
 8003698:	797b      	ldrb	r3, [r7, #5]
 800369a:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 800369e:	4a05      	ldr	r2, [pc, #20]	@ (80036b4 <tud_msc_set_sense+0x44>)
 80036a0:	793b      	ldrb	r3, [r7, #4]
 80036a2:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 80036a6:	2301      	movs	r3, #1
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc90      	pop	{r4, r7}
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	200045ac 	.word	0x200045ac

080036b8 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 80036b8:	b580      	push	{r7, lr}
 80036ba:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 80036bc:	2240      	movs	r2, #64	@ 0x40
 80036be:	2100      	movs	r1, #0
 80036c0:	4802      	ldr	r0, [pc, #8]	@ (80036cc <mscd_init+0x14>)
 80036c2:	f007 f90d 	bl	800a8e0 <memset>
}
 80036c6:	bf00      	nop
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	200045ac 	.word	0x200045ac

080036d0 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	4603      	mov	r3, r0
 80036d8:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 80036da:	2240      	movs	r2, #64	@ 0x40
 80036dc:	2100      	movs	r1, #0
 80036de:	4803      	ldr	r0, [pc, #12]	@ (80036ec <mscd_reset+0x1c>)
 80036e0:	f007 f8fe 	bl	800a8e0 <memset>
}
 80036e4:	bf00      	nop
 80036e6:	3708      	adds	r7, #8
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	200045ac 	.word	0x200045ac

080036f0 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08e      	sub	sp, #56	@ 0x38
 80036f4:	af02      	add	r7, sp, #8
 80036f6:	4603      	mov	r3, r0
 80036f8:	6039      	str	r1, [r7, #0]
 80036fa:	71fb      	strb	r3, [r7, #7]
 80036fc:	4613      	mov	r3, r2
 80036fe:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	795b      	ldrb	r3, [r3, #5]
 8003704:	2b08      	cmp	r3, #8
 8003706:	d107      	bne.n	8003718 <mscd_open+0x28>
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	799b      	ldrb	r3, [r3, #6]
 800370c:	2b06      	cmp	r3, #6
 800370e:	d103      	bne.n	8003718 <mscd_open+0x28>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	79db      	ldrb	r3, [r3, #7]
 8003714:	2b50      	cmp	r3, #80	@ 0x50
 8003716:	d001      	beq.n	800371c <mscd_open+0x2c>
 8003718:	2300      	movs	r3, #0
 800371a:	e064      	b.n	80037e6 <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 800371c:	2317      	movs	r3, #23
 800371e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 8003720:	88ba      	ldrh	r2, [r7, #4]
 8003722:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003724:	429a      	cmp	r2, r3
 8003726:	d20a      	bcs.n	800373e <mscd_open+0x4e>
 8003728:	4b31      	ldr	r3, [pc, #196]	@ (80037f0 <mscd_open+0x100>)
 800372a:	61fb      	str	r3, [r7, #28]
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0301 	and.w	r3, r3, #1
 8003734:	2b00      	cmp	r3, #0
 8003736:	d000      	beq.n	800373a <mscd_open+0x4a>
 8003738:	be00      	bkpt	0x0000
 800373a:	2300      	movs	r3, #0
 800373c:	e053      	b.n	80037e6 <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 800373e:	4b2d      	ldr	r3, [pc, #180]	@ (80037f4 <mscd_open+0x104>)
 8003740:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	789a      	ldrb	r2, [r3, #2]
 8003746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003748:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 800374c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800374e:	79fa      	ldrb	r2, [r7, #7]
 8003750:	77da      	strb	r2, [r3, #31]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	461a      	mov	r2, r3
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8003764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003766:	332f      	adds	r3, #47	@ 0x2f
 8003768:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800376a:	322e      	adds	r2, #46	@ 0x2e
 800376c:	79f8      	ldrb	r0, [r7, #7]
 800376e:	9201      	str	r2, [sp, #4]
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	2302      	movs	r3, #2
 8003774:	2202      	movs	r2, #2
 8003776:	f003 fcc3 	bl	8007100 <usbd_open_edpt_pair>
 800377a:	4603      	mov	r3, r0
 800377c:	f083 0301 	eor.w	r3, r3, #1
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <mscd_open+0xac>
 8003786:	4b1a      	ldr	r3, [pc, #104]	@ (80037f0 <mscd_open+0x100>)
 8003788:	623b      	str	r3, [r7, #32]
 800378a:	6a3b      	ldr	r3, [r7, #32]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d000      	beq.n	8003798 <mscd_open+0xa8>
 8003796:	be00      	bkpt	0x0000
 8003798:	2300      	movs	r3, #0
 800379a:	e024      	b.n	80037e6 <mscd_open+0xf6>
 800379c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379e:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	7fdb      	ldrb	r3, [r3, #31]
 80037a4:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80037b4:	7bf8      	ldrb	r0, [r7, #15]
 80037b6:	2300      	movs	r3, #0
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	231f      	movs	r3, #31
 80037bc:	4a0e      	ldr	r2, [pc, #56]	@ (80037f8 <mscd_open+0x108>)
 80037be:	f003 fd9d 	bl	80072fc <usbd_edpt_xfer>
 80037c2:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 80037c4:	f083 0301 	eor.w	r3, r3, #1
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00a      	beq.n	80037e4 <mscd_open+0xf4>
 80037ce:	4b08      	ldr	r3, [pc, #32]	@ (80037f0 <mscd_open+0x100>)
 80037d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80037d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d000      	beq.n	80037e0 <mscd_open+0xf0>
 80037de:	be00      	bkpt	0x0000
 80037e0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80037e2:	e000      	b.n	80037e6 <mscd_open+0xf6>

  return drv_len;
 80037e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3730      	adds	r7, #48	@ 0x30
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	e000edf0 	.word	0xe000edf0
 80037f4:	200045ac 	.word	0x200045ac
 80037f8:	200045ec 	.word	0x200045ec

080037fc <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 800383c:	b580      	push	{r7, lr}
 800383e:	b08e      	sub	sp, #56	@ 0x38
 8003840:	af02      	add	r7, sp, #8
 8003842:	4603      	mov	r3, r0
 8003844:	603a      	str	r2, [r7, #0]
 8003846:	71fb      	strb	r3, [r7, #7]
 8003848:	460b      	mov	r3, r1
 800384a:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 800384c:	79bb      	ldrb	r3, [r7, #6]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d001      	beq.n	8003856 <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 8003852:	2301      	movs	r3, #1
 8003854:	e115      	b.n	8003a82 <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 8003856:	4b8d      	ldr	r3, [pc, #564]	@ (8003a8c <mscd_control_xfer_cb+0x250>)
 8003858:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b00      	cmp	r3, #0
 8003866:	f040 80c4 	bne.w	80039f2 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	f003 031f 	and.w	r3, r3, #31
 8003872:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8003874:	2b02      	cmp	r3, #2
 8003876:	f040 80bc 	bne.w	80039f2 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800387e:	2b01      	cmp	r3, #1
 8003880:	f040 80b7 	bne.w	80039f2 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	885b      	ldrh	r3, [r3, #2]
 8003888:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800388a:	2b00      	cmp	r3, #0
 800388c:	f040 80b1 	bne.w	80039f2 <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	889b      	ldrh	r3, [r3, #4]
 8003894:	b29b      	uxth	r3, r3
 8003896:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8003898:	8bfb      	ldrh	r3, [r7, #30]
 800389a:	b2db      	uxtb	r3, r3
 800389c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 80038a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d107      	bne.n	80038ba <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 80038aa:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f003 fe44 	bl	8007540 <usbd_edpt_stall>
 80038b8:	e099      	b.n	80039ee <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 80038ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038bc:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80038c0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d137      	bne.n	8003938 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 80038c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	f040 808d 	bne.w	80039ee <mscd_control_xfer_cb+0x1b2>
 80038d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d6:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	7fdb      	ldrb	r3, [r3, #31]
 80038dc:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	689a      	ldr	r2, [r3, #8]
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038e6:	1ad2      	subs	r2, r2, r3
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	2203      	movs	r2, #3
 80038f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	3320      	adds	r3, #32
 80038f8:	220d      	movs	r2, #13
 80038fa:	4619      	mov	r1, r3
 80038fc:	4864      	ldr	r0, [pc, #400]	@ (8003a90 <mscd_control_xfer_cb+0x254>)
 80038fe:	f007 f831 	bl	800a964 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8003908:	7df8      	ldrb	r0, [r7, #23]
 800390a:	2300      	movs	r3, #0
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	230d      	movs	r3, #13
 8003910:	4a5f      	ldr	r2, [pc, #380]	@ (8003a90 <mscd_control_xfer_cb+0x254>)
 8003912:	f003 fcf3 	bl	80072fc <usbd_edpt_xfer>
 8003916:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 8003918:	f083 0301 	eor.w	r3, r3, #1
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d065      	beq.n	80039ee <mscd_control_xfer_cb+0x1b2>
 8003922:	4b5c      	ldr	r3, [pc, #368]	@ (8003a94 <mscd_control_xfer_cb+0x258>)
 8003924:	623b      	str	r3, [r7, #32]
 8003926:	6a3b      	ldr	r3, [r7, #32]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d000      	beq.n	8003934 <mscd_control_xfer_cb+0xf8>
 8003932:	be00      	bkpt	0x0000
 8003934:	2300      	movs	r3, #0
 8003936:	e0a4      	b.n	8003a82 <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 8003938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800393a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800393e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003942:	429a      	cmp	r2, r3
 8003944:	d153      	bne.n	80039ee <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 8003946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003948:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800394c:	2b00      	cmp	r3, #0
 800394e:	d14e      	bne.n	80039ee <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 8003950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003952:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	75bb      	strb	r3, [r7, #22]
 800395a:	4613      	mov	r3, r2
 800395c:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 800395e:	7d7a      	ldrb	r2, [r7, #21]
 8003960:	7dbb      	ldrb	r3, [r7, #22]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f003 fdbd 	bl	80074e4 <usbd_edpt_busy>
 800396a:	4603      	mov	r3, r0
 800396c:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 800396e:	7d7a      	ldrb	r2, [r7, #21]
 8003970:	7dbb      	ldrb	r3, [r7, #22]
 8003972:	4611      	mov	r1, r2
 8003974:	4618      	mov	r0, r3
 8003976:	f003 fe5f 	bl	8007638 <usbd_edpt_stalled>
 800397a:	4603      	mov	r3, r0
 800397c:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 800397e:	7d3b      	ldrb	r3, [r7, #20]
 8003980:	f083 0301 	eor.w	r3, r3, #1
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d007      	beq.n	800399a <mscd_control_xfer_cb+0x15e>
 800398a:	7cfb      	ldrb	r3, [r7, #19]
 800398c:	f083 0301 	eor.w	r3, r3, #1
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <mscd_control_xfer_cb+0x15e>
 8003996:	2301      	movs	r3, #1
 8003998:	e000      	b.n	800399c <mscd_control_xfer_cb+0x160>
 800399a:	2300      	movs	r3, #0
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d023      	beq.n	80039ee <mscd_control_xfer_cb+0x1b2>
 80039a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a8:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	7fdb      	ldrb	r3, [r3, #31]
 80039ae:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80039be:	7af8      	ldrb	r0, [r7, #11]
 80039c0:	2300      	movs	r3, #0
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	231f      	movs	r3, #31
 80039c6:	4a32      	ldr	r2, [pc, #200]	@ (8003a90 <mscd_control_xfer_cb+0x254>)
 80039c8:	f003 fc98 	bl	80072fc <usbd_edpt_xfer>
 80039cc:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 80039ce:	f083 0301 	eor.w	r3, r3, #1
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00a      	beq.n	80039ee <mscd_control_xfer_cb+0x1b2>
 80039d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003a94 <mscd_control_xfer_cb+0x258>)
 80039da:	627b      	str	r3, [r7, #36]	@ 0x24
 80039dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d000      	beq.n	80039ea <mscd_control_xfer_cb+0x1ae>
 80039e8:	be00      	bkpt	0x0000
 80039ea:	2300      	movs	r3, #0
 80039ec:	e049      	b.n	8003a82 <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e047      	b.n	8003a82 <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b20      	cmp	r3, #32
 80039fe:	d001      	beq.n	8003a04 <mscd_control_xfer_cb+0x1c8>
 8003a00:	2300      	movs	r3, #0
 8003a02:	e03e      	b.n	8003a82 <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	785b      	ldrb	r3, [r3, #1]
 8003a08:	2bfe      	cmp	r3, #254	@ 0xfe
 8003a0a:	d016      	beq.n	8003a3a <mscd_control_xfer_cb+0x1fe>
 8003a0c:	2bff      	cmp	r3, #255	@ 0xff
 8003a0e:	d135      	bne.n	8003a7c <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	885b      	ldrh	r3, [r3, #2]
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d104      	bne.n	8003a24 <mscd_control_xfer_cb+0x1e8>
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	88db      	ldrh	r3, [r3, #6]
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <mscd_control_xfer_cb+0x1ec>
 8003a24:	2300      	movs	r3, #0
 8003a26:	e02c      	b.n	8003a82 <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 8003a28:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003a2a:	f7ff fee7 	bl	80037fc <proc_bot_reset>
      tud_control_status(rhport, request);
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	6839      	ldr	r1, [r7, #0]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f003 fe58 	bl	80076e8 <tud_control_status>
    break;
 8003a38:	e022      	b.n	8003a80 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	885b      	ldrh	r3, [r3, #2]
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d104      	bne.n	8003a4e <mscd_control_xfer_cb+0x212>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	88db      	ldrh	r3, [r3, #6]
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d001      	beq.n	8003a52 <mscd_control_xfer_cb+0x216>
 8003a4e:	2300      	movs	r3, #0
 8003a50:	e017      	b.n	8003a82 <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 8003a52:	f7ff fdc5 	bl	80035e0 <tud_msc_get_maxlun_cb>
 8003a56:	4603      	mov	r3, r0
 8003a58:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 8003a5a:	7abb      	ldrb	r3, [r7, #10]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d101      	bne.n	8003a64 <mscd_control_xfer_cb+0x228>
 8003a60:	2300      	movs	r3, #0
 8003a62:	e00e      	b.n	8003a82 <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 8003a64:	7abb      	ldrb	r3, [r7, #10]
 8003a66:	3b01      	subs	r3, #1
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 8003a6c:	f107 020a 	add.w	r2, r7, #10
 8003a70:	79f8      	ldrb	r0, [r7, #7]
 8003a72:	2301      	movs	r3, #1
 8003a74:	6839      	ldr	r1, [r7, #0]
 8003a76:	f003 febb 	bl	80077f0 <tud_control_xfer>
 8003a7a:	e001      	b.n	8003a80 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	e000      	b.n	8003a82 <mscd_control_xfer_cb+0x246>
  }

  return true;
 8003a80:	2301      	movs	r3, #1
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3730      	adds	r7, #48	@ 0x30
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	200045ac 	.word	0x200045ac
 8003a90:	200045ec 	.word	0x200045ec
 8003a94:	e000edf0 	.word	0xe000edf0

08003a98 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b09c      	sub	sp, #112	@ 0x70
 8003a9c:	af02      	add	r7, sp, #8
 8003a9e:	603b      	str	r3, [r7, #0]
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	71fb      	strb	r3, [r7, #7]
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	71bb      	strb	r3, [r7, #6]
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 8003aac:	4b93      	ldr	r3, [pc, #588]	@ (8003cfc <mscd_xfer_cb+0x264>)
 8003aae:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 8003ab0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ab2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 8003ab4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ab6:	3320      	adds	r3, #32
 8003ab8:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 8003aba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003abc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003ac0:	2b03      	cmp	r3, #3
 8003ac2:	f200 820e 	bhi.w	8003ee2 <mscd_xfer_cb+0x44a>
 8003ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8003acc <mscd_xfer_cb+0x34>)
 8003ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003acc:	08003add 	.word	0x08003add
 8003ad0:	08003d65 	.word	0x08003d65
 8003ad4:	08003ee3 	.word	0x08003ee3
 8003ad8:	08003e51 	.word	0x08003e51
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 8003adc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ade:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003ae2:	79ba      	ldrb	r2, [r7, #6]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d001      	beq.n	8003aec <mscd_xfer_cb+0x54>
        return true;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e21b      	b.n	8003f24 <mscd_xfer_cb+0x48c>
 8003aec:	4b84      	ldr	r3, [pc, #528]	@ (8003d00 <mscd_xfer_cb+0x268>)
 8003aee:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 8003af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af2:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 8003af4:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	2b1f      	cmp	r3, #31
 8003afa:	d103      	bne.n	8003b04 <mscd_xfer_cb+0x6c>
 8003afc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003afe:	4a81      	ldr	r2, [pc, #516]	@ (8003d04 <mscd_xfer_cb+0x26c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d015      	beq.n	8003b30 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 8003b04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b06:	2204      	movs	r2, #4
 8003b08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 8003b0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b0e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8003b12:	79fb      	ldrb	r3, [r7, #7]
 8003b14:	4611      	mov	r1, r2
 8003b16:	4618      	mov	r0, r3
 8003b18:	f003 fd12 	bl	8007540 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 8003b1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b1e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8003b22:	79fb      	ldrb	r3, [r7, #7]
 8003b24:	4611      	mov	r1, r2
 8003b26:	4618      	mov	r0, r3
 8003b28:	f003 fd0a 	bl	8007540 <usbd_edpt_stall>
        return false;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e1f9      	b.n	8003f24 <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 8003b30:	221f      	movs	r2, #31
 8003b32:	4973      	ldr	r1, [pc, #460]	@ (8003d00 <mscd_xfer_cb+0x268>)
 8003b34:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003b36:	f006 ff15 	bl	800a964 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 8003b3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 8003b42:	701a      	strb	r2, [r3, #0]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8003b4a:	705a      	strb	r2, [r3, #1]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 8003b52:	709a      	strb	r2, [r3, #2]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8003b5a:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 8003b5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b62:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 8003b64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b66:	2200      	movs	r2, #0
 8003b68:	721a      	strb	r2, [r3, #8]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	725a      	strb	r2, [r3, #9]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	729a      	strb	r2, [r3, #10]
 8003b72:	2200      	movs	r2, #0
 8003b74:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 8003b76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b78:	2200      	movs	r2, #0
 8003b7a:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 8003b7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 8003b84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b8a:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 8003b8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b8e:	2200      	movs	r2, #0
 8003b90:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003b92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b94:	7bdb      	ldrb	r3, [r3, #15]
 8003b96:	2b28      	cmp	r3, #40	@ 0x28
 8003b98:	d003      	beq.n	8003ba2 <mscd_xfer_cb+0x10a>
 8003b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b9c:	7bdb      	ldrb	r3, [r3, #15]
 8003b9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ba0:	d125      	bne.n	8003bee <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 8003ba2:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003ba4:	f7ff fc11 	bl	80033ca <rdwr10_validate_cmd>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 8003bae:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d006      	beq.n	8003bc4 <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 8003bb6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003bba:	4619      	mov	r1, r3
 8003bbc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003bbe:	f7ff fbab 	bl	8003318 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003bc2:	e0ce      	b.n	8003d62 <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 8003bc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00b      	beq.n	8003be4 <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8003bcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bce:	7bdb      	ldrb	r3, [r3, #15]
 8003bd0:	2b28      	cmp	r3, #40	@ 0x28
 8003bd2:	d103      	bne.n	8003bdc <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 8003bd4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003bd6:	f000 fc99 	bl	800450c <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003bda:	e0c2      	b.n	8003d62 <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 8003bdc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003bde:	f000 fd6b 	bl	80046b8 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003be2:	e0be      	b.n	8003d62 <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 8003be4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003bec:	e0b9      	b.n	8003d62 <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8003bee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d041      	beq.n	8003c7a <mscd_xfer_cb+0x1e2>
 8003bf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bf8:	7b1b      	ldrb	r3, [r3, #12]
 8003bfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 8003bfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003c02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c04:	2307      	movs	r3, #7
 8003c06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8003c0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c10:	fa22 f303 	lsr.w	r3, r2, r3
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bf14      	ite	ne
 8003c1c:	2301      	movne	r3, #1
 8003c1e:	2300      	moveq	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8003c22:	f083 0301 	eor.w	r3, r3, #1
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d026      	beq.n	8003c7a <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8003c2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c34:	d904      	bls.n	8003c40 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003c36:	2101      	movs	r1, #1
 8003c38:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003c3a:	f7ff fb6d 	bl	8003318 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8003c3e:	e08f      	b.n	8003d60 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8003c40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c42:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8003c46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	79f8      	ldrb	r0, [r7, #7]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	9200      	str	r2, [sp, #0]
 8003c52:	4a2b      	ldr	r2, [pc, #172]	@ (8003d00 <mscd_xfer_cb+0x268>)
 8003c54:	f003 fb52 	bl	80072fc <usbd_edpt_xfer>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	f083 0301 	eor.w	r3, r3, #1
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d07d      	beq.n	8003d60 <mscd_xfer_cb+0x2c8>
 8003c64:	4b28      	ldr	r3, [pc, #160]	@ (8003d08 <mscd_xfer_cb+0x270>)
 8003c66:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d000      	beq.n	8003c76 <mscd_xfer_cb+0x1de>
 8003c74:	be00      	bkpt	0x0000
 8003c76:	2300      	movs	r3, #0
 8003c78:	e154      	b.n	8003f24 <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 8003c7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c7c:	7b58      	ldrb	r0, [r3, #13]
 8003c7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c80:	f103 010f 	add.w	r1, r3, #15
 8003c84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c88:	4a1d      	ldr	r2, [pc, #116]	@ (8003d00 <mscd_xfer_cb+0x268>)
 8003c8a:	f000 f953 	bl	8003f34 <proc_builtin_scsi>
 8003c8e:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 8003c90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	da10      	bge.n	8003cb8 <mscd_xfer_cb+0x220>
 8003c96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c98:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10b      	bne.n	8003cb8 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 8003ca0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ca2:	7b58      	ldrb	r0, [r3, #13]
 8003ca4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ca6:	f103 010f 	add.w	r1, r3, #15
 8003caa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	4a13      	ldr	r2, [pc, #76]	@ (8003d00 <mscd_xfer_cb+0x268>)
 8003cb2:	f7fc ff25 	bl	8000b00 <tud_msc_scsi_cb>
 8003cb6:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 8003cb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	da04      	bge.n	8003cc8 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003cc2:	f7ff fb29 	bl	8003318 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 8003cc6:	e10e      	b.n	8003ee6 <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 8003cc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d10d      	bne.n	8003cea <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 8003cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d004      	beq.n	8003ce0 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003cd6:	2101      	movs	r1, #1
 8003cd8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003cda:	f7ff fb1d 	bl	8003318 <fail_scsi_op>
      break;
 8003cde:	e102      	b.n	8003ee6 <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 8003ce0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ce2:	2202      	movs	r2, #2
 8003ce4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 8003ce8:	e0fd      	b.n	8003ee6 <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 8003cea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10c      	bne.n	8003d0c <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003cf2:	2101      	movs	r1, #1
 8003cf4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003cf6:	f7ff fb0f 	bl	8003318 <fail_scsi_op>
      break;
 8003cfa:	e0f4      	b.n	8003ee6 <mscd_xfer_cb+0x44e>
 8003cfc:	200045ac 	.word	0x200045ac
 8003d00:	200045ec 	.word	0x200045ec
 8003d04:	43425355 	.word	0x43425355
 8003d08:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 8003d0c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003d0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	623a      	str	r2, [r7, #32]
 8003d14:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8003d16:	6a3a      	ldr	r2, [r7, #32]
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	bf28      	it	cs
 8003d1e:	461a      	movcs	r2, r3
 8003d20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d22:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8003d24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d26:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8003d2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	79f8      	ldrb	r0, [r7, #7]
 8003d32:	2200      	movs	r2, #0
 8003d34:	9200      	str	r2, [sp, #0]
 8003d36:	4a7d      	ldr	r2, [pc, #500]	@ (8003f2c <mscd_xfer_cb+0x494>)
 8003d38:	f003 fae0 	bl	80072fc <usbd_edpt_xfer>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f083 0301 	eor.w	r3, r3, #1
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f000 80ce 	beq.w	8003ee6 <mscd_xfer_cb+0x44e>
 8003d4a:	4b79      	ldr	r3, [pc, #484]	@ (8003f30 <mscd_xfer_cb+0x498>)
 8003d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d000      	beq.n	8003d5c <mscd_xfer_cb+0x2c4>
 8003d5a:	be00      	bkpt	0x0000
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	e0e1      	b.n	8003f24 <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8003d60:	bf00      	nop
      break;
 8003d62:	e0c0      	b.n	8003ee6 <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d6a:	d90a      	bls.n	8003d82 <mscd_xfer_cb+0x2ea>
 8003d6c:	4b70      	ldr	r3, [pc, #448]	@ (8003f30 <mscd_xfer_cb+0x498>)
 8003d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d000      	beq.n	8003d7e <mscd_xfer_cb+0x2e6>
 8003d7c:	be00      	bkpt	0x0000
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e0d0      	b.n	8003f24 <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8003d82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d84:	7bdb      	ldrb	r3, [r3, #15]
 8003d86:	2b28      	cmp	r3, #40	@ 0x28
 8003d88:	d114      	bne.n	8003db4 <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 8003d8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	441a      	add	r2, r3
 8003d92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d94:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8003d96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d304      	bcc.n	8003dac <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 8003da2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003da4:	2202      	movs	r2, #2
 8003da6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 8003daa:	e09e      	b.n	8003eea <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 8003dac:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003dae:	f000 fbad 	bl	800450c <proc_read10_cmd>
    break;
 8003db2:	e09a      	b.n	8003eea <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 8003db4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003db6:	7bdb      	ldrb	r3, [r3, #15]
 8003db8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dba:	d104      	bne.n	8003dc6 <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 8003dbc:	6839      	ldr	r1, [r7, #0]
 8003dbe:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003dc0:	f000 fcca 	bl	8004758 <proc_write10_host_data>
    break;
 8003dc4:	e091      	b.n	8003eea <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 8003dc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	441a      	add	r2, r3
 8003dce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dd0:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 8003dd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dd4:	7b1b      	ldrb	r3, [r3, #12]
 8003dd6:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8003dd8:	7efb      	ldrb	r3, [r7, #27]
 8003dda:	617b      	str	r3, [r7, #20]
 8003ddc:	2307      	movs	r3, #7
 8003dde:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8003de0:	7cfb      	ldrb	r3, [r7, #19]
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	fa22 f303 	lsr.w	r3, r2, r3
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	bf14      	ite	ne
 8003df0:	2301      	movne	r3, #1
 8003df2:	2300      	moveq	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 8003df6:	f083 0301 	eor.w	r3, r3, #1
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d012      	beq.n	8003e26 <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 8003e00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e02:	7b58      	ldrb	r0, [r3, #13]
 8003e04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e06:	f103 010f 	add.w	r1, r3, #15
 8003e0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	4a46      	ldr	r2, [pc, #280]	@ (8003f2c <mscd_xfer_cb+0x494>)
 8003e12:	f7fc fe75 	bl	8000b00 <tud_msc_scsi_cb>
 8003e16:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 8003e18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	da03      	bge.n	8003e26 <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003e1e:	2101      	movs	r1, #1
 8003e20:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003e22:	f7ff fa79 	bl	8003318 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8003e26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d304      	bcc.n	8003e3c <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 8003e32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e34:	2202      	movs	r2, #2
 8003e36:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 8003e3a:	e056      	b.n	8003eea <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 8003e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8003f30 <mscd_xfer_cb+0x498>)
 8003e3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d04e      	beq.n	8003eea <mscd_xfer_cb+0x452>
 8003e4c:	be00      	bkpt	0x0000
    break;
 8003e4e:	e04c      	b.n	8003eea <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 8003e50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e52:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003e56:	79ba      	ldrb	r2, [r7, #6]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d148      	bne.n	8003eee <mscd_xfer_cb+0x456>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b0d      	cmp	r3, #13
 8003e60:	d145      	bne.n	8003eee <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 8003e62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e64:	7bdb      	ldrb	r3, [r3, #15]
 8003e66:	2b28      	cmp	r3, #40	@ 0x28
 8003e68:	d002      	beq.n	8003e70 <mscd_xfer_cb+0x3d8>
 8003e6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e6c:	d006      	beq.n	8003e7c <mscd_xfer_cb+0x3e4>
 8003e6e:	e00b      	b.n	8003e88 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 8003e70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e72:	7b5b      	ldrb	r3, [r3, #13]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff fb91 	bl	800359c <tud_msc_read10_complete_cb>
            break;
 8003e7a:	e00e      	b.n	8003e9a <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 8003e7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e7e:	7b5b      	ldrb	r3, [r3, #13]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f7ff fb96 	bl	80035b2 <tud_msc_write10_complete_cb>
            break;
 8003e86:	e008      	b.n	8003e9a <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 8003e88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e8a:	7b5a      	ldrb	r2, [r3, #13]
 8003e8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e8e:	330f      	adds	r3, #15
 8003e90:	4619      	mov	r1, r3
 8003e92:	4610      	mov	r0, r2
 8003e94:	f7ff fb98 	bl	80035c8 <tud_msc_scsi_complete_cb>
            break;
 8003e98:	bf00      	nop
 8003e9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e9c:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	7fdb      	ldrb	r3, [r3, #31]
 8003ea2:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8003eb2:	7af8      	ldrb	r0, [r7, #11]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	231f      	movs	r3, #31
 8003eba:	4a1c      	ldr	r2, [pc, #112]	@ (8003f2c <mscd_xfer_cb+0x494>)
 8003ebc:	f003 fa1e 	bl	80072fc <usbd_edpt_xfer>
 8003ec0:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 8003ec2:	f083 0301 	eor.w	r3, r3, #1
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d010      	beq.n	8003eee <mscd_xfer_cb+0x456>
 8003ecc:	4b18      	ldr	r3, [pc, #96]	@ (8003f30 <mscd_xfer_cb+0x498>)
 8003ece:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ed0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d000      	beq.n	8003ede <mscd_xfer_cb+0x446>
 8003edc:	be00      	bkpt	0x0000
 8003ede:	2300      	movs	r3, #0
 8003ee0:	e020      	b.n	8003f24 <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 8003ee2:	bf00      	nop
 8003ee4:	e004      	b.n	8003ef0 <mscd_xfer_cb+0x458>
      break;
 8003ee6:	bf00      	nop
 8003ee8:	e002      	b.n	8003ef0 <mscd_xfer_cb+0x458>
    break;
 8003eea:	bf00      	nop
 8003eec:	e000      	b.n	8003ef0 <mscd_xfer_cb+0x458>
      break;
 8003eee:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 8003ef0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ef2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d113      	bne.n	8003f22 <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 8003efa:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003efc:	f7ff fad6 	bl	80034ac <proc_stage_status>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f083 0301 	eor.w	r3, r3, #1
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <mscd_xfer_cb+0x48a>
 8003f0c:	4b08      	ldr	r3, [pc, #32]	@ (8003f30 <mscd_xfer_cb+0x498>)
 8003f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d000      	beq.n	8003f1e <mscd_xfer_cb+0x486>
 8003f1c:	be00      	bkpt	0x0000
 8003f1e:	2300      	movs	r3, #0
 8003f20:	e000      	b.n	8003f24 <mscd_xfer_cb+0x48c>
  }

  return true;
 8003f22:	2301      	movs	r3, #1
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3768      	adds	r7, #104	@ 0x68
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	200045ec 	.word	0x200045ec
 8003f30:	e000edf0 	.word	0xe000edf0

08003f34 <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b0ac      	sub	sp, #176	@ 0xb0
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	603b      	str	r3, [r7, #0]
 8003f40:	4603      	mov	r3, r0
 8003f42:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 8003f44:	4bc6      	ldr	r3, [pc, #792]	@ (8004260 <proc_builtin_scsi+0x32c>)
 8003f46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2b25      	cmp	r3, #37	@ 0x25
 8003f50:	f200 82c3 	bhi.w	80044da <proc_builtin_scsi+0x5a6>
 8003f54:	a201      	add	r2, pc, #4	@ (adr r2, 8003f5c <proc_builtin_scsi+0x28>)
 8003f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f5a:	bf00      	nop
 8003f5c:	08003ff5 	.word	0x08003ff5
 8003f60:	080044db 	.word	0x080044db
 8003f64:	080044db 	.word	0x080044db
 8003f68:	0800440d 	.word	0x0800440d
 8003f6c:	080044db 	.word	0x080044db
 8003f70:	080044db 	.word	0x080044db
 8003f74:	080044db 	.word	0x080044db
 8003f78:	080044db 	.word	0x080044db
 8003f7c:	080044db 	.word	0x080044db
 8003f80:	080044db 	.word	0x080044db
 8003f84:	080044db 	.word	0x080044db
 8003f88:	080044db 	.word	0x080044db
 8003f8c:	080044db 	.word	0x080044db
 8003f90:	080044db 	.word	0x080044db
 8003f94:	080044db 	.word	0x080044db
 8003f98:	080044db 	.word	0x080044db
 8003f9c:	080044db 	.word	0x080044db
 8003fa0:	080044db 	.word	0x080044db
 8003fa4:	080042d3 	.word	0x080042d3
 8003fa8:	080044db 	.word	0x080044db
 8003fac:	080044db 	.word	0x080044db
 8003fb0:	080044db 	.word	0x080044db
 8003fb4:	080044db 	.word	0x080044db
 8003fb8:	080044db 	.word	0x080044db
 8003fbc:	080044db 	.word	0x080044db
 8003fc0:	080044db 	.word	0x080044db
 8003fc4:	08004351 	.word	0x08004351
 8003fc8:	0800403f 	.word	0x0800403f
 8003fcc:	080044db 	.word	0x080044db
 8003fd0:	080044db 	.word	0x080044db
 8003fd4:	080040c7 	.word	0x080040c7
 8003fd8:	080044db 	.word	0x080044db
 8003fdc:	080044db 	.word	0x080044db
 8003fe0:	080044db 	.word	0x080044db
 8003fe4:	080044db 	.word	0x080044db
 8003fe8:	080041ff 	.word	0x080041ff
 8003fec:	080044db 	.word	0x080044db
 8003ff0:	08004123 	.word	0x08004123
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7fc fcf1 	bl	80009e4 <tud_msc_test_unit_ready_cb>
 8004002:	4603      	mov	r3, r0
 8004004:	f083 0301 	eor.w	r3, r3, #1
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 826a 	beq.w	80044e4 <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 8004010:	f04f 33ff 	mov.w	r3, #4294967295
 8004014:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8004018:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800401c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004020:	2b00      	cmp	r3, #0
 8004022:	f040 825f 	bne.w	80044e4 <proc_builtin_scsi+0x5b0>
 8004026:	7bfb      	ldrb	r3, [r7, #15]
 8004028:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800402c:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 8004030:	2300      	movs	r3, #0
 8004032:	223a      	movs	r2, #58	@ 0x3a
 8004034:	2102      	movs	r1, #2
 8004036:	f7ff fb1b 	bl	8003670 <tud_msc_set_sense>
}
 800403a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800403c:	e252      	b.n	80044e4 <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 800403e:	2300      	movs	r3, #0
 8004040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 800404a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800404e:	791b      	ldrb	r3, [r3, #4]
 8004050:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004054:	b2db      	uxtb	r3, r3
 8004056:	4619      	mov	r1, r3
 8004058:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800405c:	791b      	ldrb	r3, [r3, #4]
 800405e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	bf14      	ite	ne
 8004068:	2301      	movne	r3, #1
 800406a:	2300      	moveq	r3, #0
 800406c:	b2da      	uxtb	r2, r3
 800406e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004072:	791b      	ldrb	r3, [r3, #4]
 8004074:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	bf14      	ite	ne
 800407e:	2301      	movne	r3, #1
 8004080:	2300      	moveq	r3, #0
 8004082:	b2db      	uxtb	r3, r3
 8004084:	7bf8      	ldrb	r0, [r7, #15]
 8004086:	f7ff fab3 	bl	80035f0 <tud_msc_start_stop_cb>
 800408a:	4603      	mov	r3, r0
 800408c:	f083 0301 	eor.w	r3, r3, #1
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 8228 	beq.w	80044e8 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 8004098:	f04f 33ff 	mov.w	r3, #4294967295
 800409c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80040a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040a4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f040 821d 	bne.w	80044e8 <proc_builtin_scsi+0x5b4>
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80040b4:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 80040b8:	2300      	movs	r3, #0
 80040ba:	223a      	movs	r2, #58	@ 0x3a
 80040bc:	2102      	movs	r1, #2
 80040be:	f7ff fad7 	bl	8003670 <tud_msc_set_sense>
}
 80040c2:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80040c4:	e210      	b.n	80044e8 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 80040c6:	2300      	movs	r3, #0
 80040c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 80040d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80040d6:	7919      	ldrb	r1, [r3, #4]
 80040d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80040dc:	795a      	ldrb	r2, [r3, #5]
 80040de:	7bfb      	ldrb	r3, [r7, #15]
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7ff fa9a 	bl	800361a <tud_msc_prevent_allow_medium_removal_cb>
 80040e6:	4603      	mov	r3, r0
 80040e8:	f083 0301 	eor.w	r3, r3, #1
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 81fc 	beq.w	80044ec <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 80040f4:	f04f 33ff 	mov.w	r3, #4294967295
 80040f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80040fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004100:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004104:	2b00      	cmp	r3, #0
 8004106:	f040 81f1 	bne.w	80044ec <proc_builtin_scsi+0x5b8>
 800410a:	7bfb      	ldrb	r3, [r7, #15]
 800410c:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8004110:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 8004114:	2300      	movs	r3, #0
 8004116:	223a      	movs	r2, #58	@ 0x3a
 8004118:	2102      	movs	r1, #2
 800411a:	f7ff faa9 	bl	8003670 <tud_msc_set_sense>
}
 800411e:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8004120:	e1e4      	b.n	80044ec <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 8004122:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 8004126:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800412a:	7bfb      	ldrb	r3, [r7, #15]
 800412c:	4618      	mov	r0, r3
 800412e:	f7fc fc65 	bl	80009fc <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 8004132:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004136:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800413a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800413c:	2b00      	cmp	r3, #0
 800413e:	d003      	beq.n	8004148 <proc_builtin_scsi+0x214>
 8004140:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004144:	2b00      	cmp	r3, #0
 8004146:	d116      	bne.n	8004176 <proc_builtin_scsi+0x242>
        resplen = -1;
 8004148:	f04f 33ff 	mov.w	r3, #4294967295
 800414c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8004150:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004154:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004158:	2b00      	cmp	r3, #0
 800415a:	f040 81d0 	bne.w	80044fe <proc_builtin_scsi+0x5ca>
 800415e:	7bfb      	ldrb	r3, [r7, #15]
 8004160:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8004164:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 8004168:	2300      	movs	r3, #0
 800416a:	223a      	movs	r2, #58	@ 0x3a
 800416c:	2102      	movs	r1, #2
 800416e:	f7ff fa7f 	bl	8003670 <tud_msc_set_sense>
}
 8004172:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8004174:	e1c3      	b.n	80044fe <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 8004176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004178:	3b01      	subs	r3, #1
 800417a:	ba1b      	rev	r3, r3
 800417c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 800417e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004182:	ba1b      	rev	r3, r3
 8004184:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 8004186:	2308      	movs	r3, #8
 8004188:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 800418c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800419c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80041a0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80041a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 80041a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d102      	bne.n	80041b6 <proc_builtin_scsi+0x282>
    return -1;
 80041b0:	f04f 33ff 	mov.w	r3, #4294967295
 80041b4:	e01e      	b.n	80041f4 <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 80041b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <proc_builtin_scsi+0x28e>
    return 0;
 80041be:	2300      	movs	r3, #0
 80041c0:	e018      	b.n	80041f4 <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 80041c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d102      	bne.n	80041d0 <proc_builtin_scsi+0x29c>
    return -1;
 80041ca:	f04f 33ff 	mov.w	r3, #4294967295
 80041ce:	e011      	b.n	80041f4 <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 80041d0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80041d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041d8:	429a      	cmp	r2, r3
 80041da:	d202      	bcs.n	80041e2 <proc_builtin_scsi+0x2ae>
    return -1;
 80041dc:	f04f 33ff 	mov.w	r3, #4294967295
 80041e0:	e008      	b.n	80041f4 <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 80041e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041e6:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80041ea:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80041ee:	f006 fbb9 	bl	800a964 <memcpy>
  return 0;
 80041f2:	2300      	movs	r3, #0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 817b 	beq.w	80044f0 <proc_builtin_scsi+0x5bc>
 80041fa:	2300      	movs	r3, #0
 80041fc:	e181      	b.n	8004502 <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 80041fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004202:	2200      	movs	r2, #0
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	605a      	str	r2, [r3, #4]
 8004208:	609a      	str	r2, [r3, #8]
 800420a:	2308      	movs	r3, #8
 800420c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8004210:	2302      	movs	r3, #2
 8004212:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 8004216:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 800421a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800421e:	7bfb      	ldrb	r3, [r7, #15]
 8004220:	4618      	mov	r0, r3
 8004222:	f7fc fbeb 	bl	80009fc <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 8004226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004228:	2b00      	cmp	r3, #0
 800422a:	d002      	beq.n	8004232 <proc_builtin_scsi+0x2fe>
 800422c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800422e:	2b00      	cmp	r3, #0
 8004230:	d118      	bne.n	8004264 <proc_builtin_scsi+0x330>
        resplen = -1;
 8004232:	f04f 33ff 	mov.w	r3, #4294967295
 8004236:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800423a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800423e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004242:	2b00      	cmp	r3, #0
 8004244:	f040 815b 	bne.w	80044fe <proc_builtin_scsi+0x5ca>
 8004248:	7bfb      	ldrb	r3, [r7, #15]
 800424a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800424e:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 8004252:	2300      	movs	r3, #0
 8004254:	223a      	movs	r2, #58	@ 0x3a
 8004256:	2102      	movs	r1, #2
 8004258:	f7ff fa0a 	bl	8003670 <tud_msc_set_sense>
}
 800425c:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800425e:	e14e      	b.n	80044fe <proc_builtin_scsi+0x5ca>
 8004260:	200045ac 	.word	0x200045ac
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 8004264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004266:	ba1b      	rev	r3, r3
 8004268:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 800426a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800426c:	ba5b      	rev16	r3, r3
 800426e:	b29b      	uxth	r3, r3
 8004270:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 8004272:	230c      	movs	r3, #12
 8004274:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 8004278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	677a      	str	r2, [r7, #116]	@ 0x74
 8004284:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8004288:	673a      	str	r2, [r7, #112]	@ 0x70
 800428a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 800428c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800428e:	2b00      	cmp	r3, #0
 8004290:	d102      	bne.n	8004298 <proc_builtin_scsi+0x364>
    return -1;
 8004292:	f04f 33ff 	mov.w	r3, #4294967295
 8004296:	e017      	b.n	80042c8 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 8004298:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <proc_builtin_scsi+0x36e>
    return 0;
 800429e:	2300      	movs	r3, #0
 80042a0:	e012      	b.n	80042c8 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 80042a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d102      	bne.n	80042ae <proc_builtin_scsi+0x37a>
    return -1;
 80042a8:	f04f 33ff 	mov.w	r3, #4294967295
 80042ac:	e00c      	b.n	80042c8 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 80042ae:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80042b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d202      	bcs.n	80042bc <proc_builtin_scsi+0x388>
    return -1;
 80042b6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ba:	e005      	b.n	80042c8 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 80042bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80042be:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80042c0:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80042c2:	f006 fb4f 	bl	800a964 <memcpy>
  return 0;
 80042c6:	2300      	movs	r3, #0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 8113 	beq.w	80044f4 <proc_builtin_scsi+0x5c0>
 80042ce:	2300      	movs	r3, #0
 80042d0:	e117      	b.n	8004502 <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 80042d8:	2224      	movs	r2, #36	@ 0x24
 80042da:	2100      	movs	r1, #0
 80042dc:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80042e0:	f006 fafe 	bl	800a8e0 <memset>
      inquiry_rsp->is_removable = 1;
 80042e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80042e8:	7853      	ldrb	r3, [r2, #1]
 80042ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ee:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 80042f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042f4:	2202      	movs	r2, #2
 80042f6:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 80042f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80042fc:	78d3      	ldrb	r3, [r2, #3]
 80042fe:	2102      	movs	r1, #2
 8004300:	f361 0303 	bfi	r3, r1, #0, #4
 8004304:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 8004306:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800430a:	221f      	movs	r2, #31
 800430c:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 800430e:	7bfb      	ldrb	r3, [r7, #15]
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8004316:	4618      	mov	r0, r3
 8004318:	f7fe fff0 	bl	80032fc <tud_msc_inquiry2_cb>
 800431c:	4603      	mov	r3, r0
 800431e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 8004322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004326:	2b00      	cmp	r3, #0
 8004328:	f040 80e6 	bne.w	80044f8 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 800432c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004330:	f103 0108 	add.w	r1, r3, #8
 8004334:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004338:	f103 0210 	add.w	r2, r3, #16
 800433c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004340:	3320      	adds	r3, #32
 8004342:	7bf8      	ldrb	r0, [r7, #15]
 8004344:	f7fc fb2c 	bl	80009a0 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 8004348:	2324      	movs	r3, #36	@ 0x24
 800434a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 800434e:	e0d3      	b.n	80044f8 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 8004350:	2303      	movs	r3, #3
 8004352:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8004356:	2300      	movs	r3, #0
 8004358:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800435c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004360:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004364:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004368:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800436c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004370:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004374:	2300      	movs	r3, #0
 8004376:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 800437a:	7bfb      	ldrb	r3, [r7, #15]
 800437c:	4618      	mov	r0, r3
 800437e:	f7ff f96b 	bl	8003658 <tud_msc_is_writable_cb>
 8004382:	4603      	mov	r3, r0
 8004384:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 8004388:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 800438c:	2b00      	cmp	r3, #0
 800438e:	bf14      	ite	ne
 8004390:	2301      	movne	r3, #1
 8004392:	2300      	moveq	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	f083 0301 	eor.w	r3, r3, #1
 800439a:	b2db      	uxtb	r3, r3
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80043a6:	f362 13c7 	bfi	r3, r2, #7, #1
 80043aa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 80043ae:	2304      	movs	r3, #4
 80043b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 80043b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	66ba      	str	r2, [r7, #104]	@ 0x68
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	667a      	str	r2, [r7, #100]	@ 0x64
 80043c0:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80043c4:	663a      	str	r2, [r7, #96]	@ 0x60
 80043c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 80043c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d102      	bne.n	80043d4 <proc_builtin_scsi+0x4a0>
    return -1;
 80043ce:	f04f 33ff 	mov.w	r3, #4294967295
 80043d2:	e017      	b.n	8004404 <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 80043d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <proc_builtin_scsi+0x4aa>
    return 0;
 80043da:	2300      	movs	r3, #0
 80043dc:	e012      	b.n	8004404 <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 80043de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d102      	bne.n	80043ea <proc_builtin_scsi+0x4b6>
    return -1;
 80043e4:	f04f 33ff 	mov.w	r3, #4294967295
 80043e8:	e00c      	b.n	8004404 <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 80043ea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80043ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d202      	bcs.n	80043f8 <proc_builtin_scsi+0x4c4>
    return -1;
 80043f2:	f04f 33ff 	mov.w	r3, #4294967295
 80043f6:	e005      	b.n	8004404 <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 80043f8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80043fa:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80043fc:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80043fe:	f006 fab1 	bl	800a964 <memcpy>
  return 0;
 8004402:	2300      	movs	r3, #0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d079      	beq.n	80044fc <proc_builtin_scsi+0x5c8>
 8004408:	2300      	movs	r3, #0
 800440a:	e07a      	b.n	8004502 <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 800440c:	f107 0310 	add.w	r3, r7, #16
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]
 8004414:	605a      	str	r2, [r3, #4]
 8004416:	609a      	str	r2, [r3, #8]
 8004418:	60da      	str	r2, [r3, #12]
 800441a:	821a      	strh	r2, [r3, #16]
 800441c:	7c3b      	ldrb	r3, [r7, #16]
 800441e:	2270      	movs	r2, #112	@ 0x70
 8004420:	f362 0306 	bfi	r3, r2, #0, #7
 8004424:	743b      	strb	r3, [r7, #16]
 8004426:	7c3b      	ldrb	r3, [r7, #16]
 8004428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800442c:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 800442e:	230a      	movs	r3, #10
 8004430:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 8004432:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004436:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800443a:	f003 030f 	and.w	r3, r3, #15
 800443e:	b2da      	uxtb	r2, r3
 8004440:	7cbb      	ldrb	r3, [r7, #18]
 8004442:	f362 0303 	bfi	r3, r2, #0, #4
 8004446:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 8004448:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800444c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004450:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 8004452:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004456:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800445a:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 800445c:	2312      	movs	r3, #18
 800445e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 8004462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	65ba      	str	r2, [r7, #88]	@ 0x58
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	657a      	str	r2, [r7, #84]	@ 0x54
 800446e:	f107 0210 	add.w	r2, r7, #16
 8004472:	653a      	str	r2, [r7, #80]	@ 0x50
 8004474:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 8004476:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004478:	2b00      	cmp	r3, #0
 800447a:	d102      	bne.n	8004482 <proc_builtin_scsi+0x54e>
    return -1;
 800447c:	f04f 33ff 	mov.w	r3, #4294967295
 8004480:	e017      	b.n	80044b2 <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 8004482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <proc_builtin_scsi+0x558>
    return 0;
 8004488:	2300      	movs	r3, #0
 800448a:	e012      	b.n	80044b2 <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 800448c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800448e:	2b00      	cmp	r3, #0
 8004490:	d102      	bne.n	8004498 <proc_builtin_scsi+0x564>
    return -1;
 8004492:	f04f 33ff 	mov.w	r3, #4294967295
 8004496:	e00c      	b.n	80044b2 <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 8004498:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800449a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800449c:	429a      	cmp	r2, r3
 800449e:	d202      	bcs.n	80044a6 <proc_builtin_scsi+0x572>
    return -1;
 80044a0:	f04f 33ff 	mov.w	r3, #4294967295
 80044a4:	e005      	b.n	80044b2 <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 80044a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044a8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80044aa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80044ac:	f006 fa5a 	bl	800a964 <memcpy>
  return 0;
 80044b0:	2300      	movs	r3, #0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <proc_builtin_scsi+0x586>
 80044b6:	2300      	movs	r3, #0
 80044b8:	e023      	b.n	8004502 <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	b29a      	uxth	r2, r3
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7ff f8b9 	bl	800363a <tud_msc_request_sense_cb>
 80044c8:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 80044cc:	7bf8      	ldrb	r0, [r7, #15]
 80044ce:	2300      	movs	r3, #0
 80044d0:	2200      	movs	r2, #0
 80044d2:	2100      	movs	r1, #0
 80044d4:	f7ff f8cc 	bl	8003670 <tud_msc_set_sense>
 80044d8:	e011      	b.n	80044fe <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 80044da:	f04f 33ff 	mov.w	r3, #4294967295
 80044de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 80044e2:	e00c      	b.n	80044fe <proc_builtin_scsi+0x5ca>
      break;
 80044e4:	bf00      	nop
 80044e6:	e00a      	b.n	80044fe <proc_builtin_scsi+0x5ca>
      break;
 80044e8:	bf00      	nop
 80044ea:	e008      	b.n	80044fe <proc_builtin_scsi+0x5ca>
      break;
 80044ec:	bf00      	nop
 80044ee:	e006      	b.n	80044fe <proc_builtin_scsi+0x5ca>
      break;
 80044f0:	bf00      	nop
 80044f2:	e004      	b.n	80044fe <proc_builtin_scsi+0x5ca>
      break;
 80044f4:	bf00      	nop
 80044f6:	e002      	b.n	80044fe <proc_builtin_scsi+0x5ca>
      break;
 80044f8:	bf00      	nop
 80044fa:	e000      	b.n	80044fe <proc_builtin_scsi+0x5ca>
      break;
 80044fc:	bf00      	nop
  }

  return resplen;
 80044fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 8004502:	4618      	mov	r0, r3
 8004504:	37b0      	adds	r7, #176	@ 0xb0
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop

0800450c <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 800450c:	b580      	push	{r7, lr}
 800450e:	b092      	sub	sp, #72	@ 0x48
 8004510:	af02      	add	r7, sp, #8
 8004512:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800451a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800451c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8004520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004522:	330f      	adds	r3, #15
 8004524:	3307      	adds	r3, #7
 8004526:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	881b      	ldrh	r3, [r3, #0]
 800452c:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 800452e:	8bfb      	ldrh	r3, [r7, #30]
 8004530:	ba5b      	rev16	r3, r3
 8004532:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8004534:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 8004536:	8bbb      	ldrh	r3, [r7, #28]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d101      	bne.n	8004540 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 800453c:	2300      	movs	r3, #0
 800453e:	e005      	b.n	800454c <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 8004540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004542:	689a      	ldr	r2, [r3, #8]
 8004544:	8bbb      	ldrh	r3, [r7, #28]
 8004546:	fbb2 f3f3 	udiv	r3, r2, r3
 800454a:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800454c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 800454e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004550:	2b00      	cmp	r3, #0
 8004552:	d043      	beq.n	80045dc <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8004554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004556:	330f      	adds	r3, #15
 8004558:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	3302      	adds	r3, #2
 800455e:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800456e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004570:	fbb1 f3f3 	udiv	r3, r1, r3
 8004574:	4413      	add	r3, r2
 8004576:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800457c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800457e:	fbb3 f1f2 	udiv	r1, r3, r2
 8004582:	fb01 f202 	mul.w	r2, r1, r2
 8004586:	1a9b      	subs	r3, r3, r2
 8004588:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800458a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004598:	61ba      	str	r2, [r7, #24]
 800459a:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	4293      	cmp	r3, r2
 80045a2:	bf28      	it	cs
 80045a4:	4613      	movcs	r3, r2
 80045a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 80045b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045b2:	7b58      	ldrb	r0, [r3, #13]
 80045b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	4b0a      	ldr	r3, [pc, #40]	@ (80045e4 <proc_read10_cmd+0xd8>)
 80045ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045bc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80045be:	f7fc fa31 	bl	8000a24 <tud_msc_read10_cb>
 80045c2:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 80045c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c6:	f113 0f02 	cmn.w	r3, #2
 80045ca:	d007      	beq.n	80045dc <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 80045d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f806 	bl	80045e8 <proc_read_io_data>
  }
}
 80045dc:	3740      	adds	r7, #64	@ 0x40
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	200045ec 	.word	0x200045ec

080045e8 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08c      	sub	sp, #48	@ 0x30
 80045ec:	af02      	add	r7, sp, #8
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	7fdb      	ldrb	r3, [r3, #31]
 80045f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	dd1b      	ble.n	8004638 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	b29b      	uxth	r3, r3
 800460a:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800460e:	2200      	movs	r2, #0
 8004610:	9200      	str	r2, [sp, #0]
 8004612:	4a27      	ldr	r2, [pc, #156]	@ (80046b0 <proc_read_io_data+0xc8>)
 8004614:	f002 fe72 	bl	80072fc <usbd_edpt_xfer>
 8004618:	4603      	mov	r3, r0
 800461a:	f083 0301 	eor.w	r3, r3, #1
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b00      	cmp	r3, #0
 8004622:	d042      	beq.n	80046aa <proc_read_io_data+0xc2>
 8004624:	4b23      	ldr	r3, [pc, #140]	@ (80046b4 <proc_read_io_data+0xcc>)
 8004626:	623b      	str	r3, [r7, #32]
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d039      	beq.n	80046a8 <proc_read_io_data+0xc0>
 8004634:	be00      	bkpt	0x0000
 8004636:	e037      	b.n	80046a8 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800463e:	d003      	beq.n	8004648 <proc_read_io_data+0x60>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00f      	beq.n	8004666 <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 8004646:	e030      	b.n	80046aa <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	7b5b      	ldrb	r3, [r3, #13]
 800464c:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800464e:	7ff8      	ldrb	r0, [r7, #31]
 8004650:	2300      	movs	r3, #0
 8004652:	223a      	movs	r2, #58	@ 0x3a
 8004654:	2102      	movs	r1, #2
 8004656:	f7ff f80b 	bl	8003670 <tud_msc_set_sense>
}
 800465a:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800465c:	2101      	movs	r1, #1
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7fe fe5a 	bl	8003318 <fail_scsi_op>
        break;
 8004664:	e021      	b.n	80046aa <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800466c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004670:	77bb      	strb	r3, [r7, #30]
 8004672:	4613      	mov	r3, r2
 8004674:	777b      	strb	r3, [r7, #29]
 8004676:	2300      	movs	r3, #0
 8004678:	61bb      	str	r3, [r7, #24]
 800467a:	2300      	movs	r3, #0
 800467c:	75fb      	strb	r3, [r7, #23]
 800467e:	2300      	movs	r3, #0
 8004680:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8004682:	7fbb      	ldrb	r3, [r7, #30]
 8004684:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8004686:	2307      	movs	r3, #7
 8004688:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800468a:	7f7b      	ldrb	r3, [r7, #29]
 800468c:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8004692:	7dfb      	ldrb	r3, [r7, #23]
 8004694:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8004696:	7dba      	ldrb	r2, [r7, #22]
 8004698:	f107 0308 	add.w	r3, r7, #8
 800469c:	4611      	mov	r1, r2
 800469e:	4618      	mov	r0, r3
 80046a0:	f002 fa12 	bl	8006ac8 <dcd_event_handler>
}
 80046a4:	bf00      	nop
        break;
 80046a6:	e000      	b.n	80046aa <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 80046a8:	bf00      	nop
    }
  }
}
 80046aa:	3728      	adds	r7, #40	@ 0x28
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	200045ec 	.word	0x200045ec
 80046b4:	e000edf0 	.word	0xe000edf0

080046b8 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b08a      	sub	sp, #40	@ 0x28
 80046bc:	af02      	add	r7, sp, #8
 80046be:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	7b5b      	ldrb	r3, [r3, #13]
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7fe ffc5 	bl	8003658 <tud_msc_is_writable_cb>
 80046ce:	4603      	mov	r3, r0
 80046d0:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 80046d2:	7efb      	ldrb	r3, [r7, #27]
 80046d4:	f083 0301 	eor.w	r3, r3, #1
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00b      	beq.n	80046f6 <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	7b58      	ldrb	r0, [r3, #13]
 80046e2:	2300      	movs	r3, #0
 80046e4:	2227      	movs	r2, #39	@ 0x27
 80046e6:	2107      	movs	r1, #7
 80046e8:	f7fe ffc2 	bl	8003670 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80046ec:	2101      	movs	r1, #1
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f7fe fe12 	bl	8003318 <fail_scsi_op>
    return;
 80046f4:	e029      	b.n	800474a <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	689a      	ldr	r2, [r3, #8]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004704:	613a      	str	r2, [r7, #16]
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	4293      	cmp	r3, r2
 800470e:	bf28      	it	cs
 8004710:	4613      	movcs	r3, r2
 8004712:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	7fd8      	ldrb	r0, [r3, #31]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800471e:	8b3b      	ldrh	r3, [r7, #24]
 8004720:	2200      	movs	r2, #0
 8004722:	9200      	str	r2, [sp, #0]
 8004724:	4a0a      	ldr	r2, [pc, #40]	@ (8004750 <proc_write10_cmd+0x98>)
 8004726:	f002 fde9 	bl	80072fc <usbd_edpt_xfer>
 800472a:	4603      	mov	r3, r0
 800472c:	f083 0301 	eor.w	r3, r3, #1
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d009      	beq.n	800474a <proc_write10_cmd+0x92>
 8004736:	4b07      	ldr	r3, [pc, #28]	@ (8004754 <proc_write10_cmd+0x9c>)
 8004738:	617b      	str	r3, [r7, #20]
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d000      	beq.n	8004748 <proc_write10_cmd+0x90>
 8004746:	be00      	bkpt	0x0000
 8004748:	bf00      	nop
}
 800474a:	3720      	adds	r7, #32
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	200045ec 	.word	0x200045ec
 8004754:	e000edf0 	.word	0xe000edf0

08004758 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 8004758:	b580      	push	{r7, lr}
 800475a:	b090      	sub	sp, #64	@ 0x40
 800475c:	af02      	add	r7, sp, #8
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	637b      	str	r3, [r7, #52]	@ 0x34
 8004766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004768:	623b      	str	r3, [r7, #32]
 800476a:	6a3b      	ldr	r3, [r7, #32]
 800476c:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	330f      	adds	r3, #15
 8004772:	3307      	adds	r3, #7
 8004774:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	881b      	ldrh	r3, [r3, #0]
 800477a:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 800477c:	8afb      	ldrh	r3, [r7, #22]
 800477e:	ba5b      	rev16	r3, r3
 8004780:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8004782:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 8004784:	8abb      	ldrh	r3, [r7, #20]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <proc_write10_host_data+0x36>
    return 0; // invalid block count
 800478a:	2300      	movs	r3, #0
 800478c:	e005      	b.n	800479a <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	689a      	ldr	r2, [r3, #8]
 8004792:	8abb      	ldrh	r3, [r7, #20]
 8004794:	fbb2 f3f3 	udiv	r3, r2, r3
 8004798:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800479a:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 800479c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d035      	beq.n	800480e <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 80047a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a4:	330f      	adds	r3, #15
 80047a6:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	3302      	adds	r3, #2
 80047ac:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80047bc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80047be:	fbb1 f3f3 	udiv	r3, r1, r3
 80047c2:	4413      	add	r3, r2
 80047c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ca:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80047cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80047d0:	fb01 f202 	mul.w	r2, r1, r2
 80047d4:	1a9b      	subs	r3, r3, r2
 80047d6:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 80047e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e2:	7b58      	ldrb	r0, [r3, #13]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004814 <proc_write10_host_data+0xbc>)
 80047ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047ee:	f7fc f953 	bl	8000a98 <tud_msc_write10_cb>
 80047f2:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 80047f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f6:	f113 0f02 	cmn.w	r3, #2
 80047fa:	d008      	beq.n	800480e <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 8004804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004806:	6839      	ldr	r1, [r7, #0]
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 f805 	bl	8004818 <proc_write_io_data>
  }
}
 800480e:	3738      	adds	r7, #56	@ 0x38
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	200045ec 	.word	0x200045ec

08004818 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 8004818:	b580      	push	{r7, lr}
 800481a:	b08c      	sub	sp, #48	@ 0x30
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	da14      	bge.n	8004854 <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004830:	d15f      	bne.n	80048f2 <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	7b5b      	ldrb	r3, [r3, #13]
 8004836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800483a:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 800483e:	2300      	movs	r3, #0
 8004840:	223a      	movs	r2, #58	@ 0x3a
 8004842:	2102      	movs	r1, #2
 8004844:	f7fe ff14 	bl	8003670 <tud_msc_set_sense>
}
 8004848:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800484a:	2101      	movs	r1, #1
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	f7fe fd63 	bl	8003318 <fail_scsi_op>
        break;
 8004852:	e04f      	b.n	80048f4 <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	429a      	cmp	r2, r3
 800485a:	d935      	bls.n	80048c8 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	dd07      	ble.n	800487a <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a23      	ldr	r2, [pc, #140]	@ (80048fc <proc_write_io_data+0xe4>)
 800486e:	4413      	add	r3, r2
 8004870:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004872:	4619      	mov	r1, r3
 8004874:	4821      	ldr	r0, [pc, #132]	@ (80048fc <proc_write_io_data+0xe4>)
 8004876:	f006 f819 	bl	800a8ac <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	7fda      	ldrb	r2, [r3, #31]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004884:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8004888:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800488c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004890:	2300      	movs	r3, #0
 8004892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004896:	2300      	movs	r3, #0
 8004898:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800489c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80048a0:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 80048a2:	2307      	movs	r3, #7
 80048a4:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 80048a6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80048aa:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 80048ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ae:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 80048b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80048b4:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 80048b6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80048ba:	f107 0314 	add.w	r3, r7, #20
 80048be:	4611      	mov	r1, r2
 80048c0:	4618      	mov	r0, r3
 80048c2:	f002 f901 	bl	8006ac8 <dcd_event_handler>
}
 80048c6:	e015      	b.n	80048f4 <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	441a      	add	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048dc:	429a      	cmp	r2, r3
 80048de:	d304      	bcc.n	80048ea <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 80048e8:	e004      	b.n	80048f4 <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 80048ea:	68f8      	ldr	r0, [r7, #12]
 80048ec:	f7ff fee4 	bl	80046b8 <proc_write10_cmd>
}
 80048f0:	e000      	b.n	80048f4 <proc_write_io_data+0xdc>
      default: break; // nothing to do
 80048f2:	bf00      	nop
}
 80048f4:	bf00      	nop
 80048f6:	3730      	adds	r7, #48	@ 0x30
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	200045ec 	.word	0x200045ec

08004900 <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	4603      	mov	r3, r0
 8004908:	6039      	str	r1, [r7, #0]
 800490a:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 8004918:	b580      	push	{r7, lr}
 800491a:	b086      	sub	sp, #24
 800491c:	af00      	add	r7, sp, #0
 800491e:	4603      	mov	r3, r0
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8004926:	7bfb      	ldrb	r3, [r7, #15]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <tud_vendor_n_write+0x18>
 800492c:	2300      	movs	r3, #0
 800492e:	e010      	b.n	8004952 <tud_vendor_n_write+0x3a>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8004930:	7bfb      	ldrb	r3, [r7, #15]
 8004932:	22ac      	movs	r2, #172	@ 0xac
 8004934:	fb02 f303 	mul.w	r3, r2, r3
 8004938:	4a08      	ldr	r2, [pc, #32]	@ (800495c <tud_vendor_n_write+0x44>)
 800493a:	4413      	add	r3, r2
 800493c:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	7818      	ldrb	r0, [r3, #0]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	1d19      	adds	r1, r3, #4
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	b29b      	uxth	r3, r3
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	f005 fd1a 	bl	800a384 <tu_edpt_stream_write>
 8004950:	4603      	mov	r3, r0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3718      	adds	r7, #24
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	200047ec 	.word	0x200047ec

08004960 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 8004960:	b580      	push	{r7, lr}
 8004962:	b08a      	sub	sp, #40	@ 0x28
 8004964:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 8004966:	22ac      	movs	r2, #172	@ 0xac
 8004968:	2100      	movs	r1, #0
 800496a:	4820      	ldr	r0, [pc, #128]	@ (80049ec <vendord_init+0x8c>)
 800496c:	f005 ffb8 	bl	800a8e0 <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004970:	2300      	movs	r3, #0
 8004972:	75fb      	strb	r3, [r7, #23]
 8004974:	e032      	b.n	80049dc <vendord_init+0x7c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8004976:	7dfb      	ldrb	r3, [r7, #23]
 8004978:	22ac      	movs	r2, #172	@ 0xac
 800497a:	fb02 f303 	mul.w	r3, r2, r3
 800497e:	4a1b      	ldr	r2, [pc, #108]	@ (80049ec <vendord_init+0x8c>)
 8004980:	4413      	add	r3, r2
 8004982:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 8004984:	2300      	movs	r3, #0
 8004986:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 8004988:	2300      	movs	r3, #0
 800498a:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	336c      	adds	r3, #108	@ 0x6c
 8004990:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	f103 0018 	add.w	r0, r3, #24
 8004998:	2340      	movs	r3, #64	@ 0x40
 800499a:	9303      	str	r3, [sp, #12]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	9302      	str	r3, [sp, #8]
 80049a0:	2340      	movs	r3, #64	@ 0x40
 80049a2:	9301      	str	r3, [sp, #4]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	2300      	movs	r3, #0
 80049aa:	2200      	movs	r2, #0
 80049ac:	2100      	movs	r1, #0
 80049ae:	f005 fb4c 	bl	800a04a <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	332c      	adds	r3, #44	@ 0x2c
 80049b6:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1d18      	adds	r0, r3, #4
 80049bc:	2340      	movs	r3, #64	@ 0x40
 80049be:	9303      	str	r3, [sp, #12]
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	9302      	str	r3, [sp, #8]
 80049c4:	2340      	movs	r3, #64	@ 0x40
 80049c6:	9301      	str	r3, [sp, #4]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	9300      	str	r3, [sp, #0]
 80049cc:	2300      	movs	r3, #0
 80049ce:	2201      	movs	r2, #1
 80049d0:	2100      	movs	r1, #0
 80049d2:	f005 fb3a 	bl	800a04a <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80049d6:	7dfb      	ldrb	r3, [r7, #23]
 80049d8:	3301      	adds	r3, #1
 80049da:	75fb      	strb	r3, [r7, #23]
 80049dc:	7dfb      	ldrb	r3, [r7, #23]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d0c9      	beq.n	8004976 <vendord_init+0x16>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 80049e2:	bf00      	nop
 80049e4:	bf00      	nop
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	200047ec 	.word	0x200047ec

080049f0 <vendord_deinit>:

bool vendord_deinit(void) {
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80049f6:	2300      	movs	r3, #0
 80049f8:	71fb      	strb	r3, [r7, #7]
 80049fa:	e013      	b.n	8004a24 <vendord_deinit+0x34>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 80049fc:	79fb      	ldrb	r3, [r7, #7]
 80049fe:	22ac      	movs	r2, #172	@ 0xac
 8004a00:	fb02 f303 	mul.w	r3, r2, r3
 8004a04:	4a0b      	ldr	r2, [pc, #44]	@ (8004a34 <vendord_deinit+0x44>)
 8004a06:	4413      	add	r3, r2
 8004a08:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	3318      	adds	r3, #24
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f005 fb43 	bl	800a09a <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	3304      	adds	r3, #4
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f005 fb3e 	bl	800a09a <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004a1e:	79fb      	ldrb	r3, [r7, #7]
 8004a20:	3301      	adds	r3, #1
 8004a22:	71fb      	strb	r3, [r7, #7]
 8004a24:	79fb      	ldrb	r3, [r7, #7]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0e8      	beq.n	80049fc <vendord_deinit+0xc>
  }
  return true;
 8004a2a:	2301      	movs	r3, #1
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3708      	adds	r7, #8
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	200047ec 	.word	0x200047ec

08004a38 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b088      	sub	sp, #32
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	4603      	mov	r3, r0
 8004a40:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004a42:	2300      	movs	r3, #0
 8004a44:	77fb      	strb	r3, [r7, #31]
 8004a46:	e02c      	b.n	8004aa2 <vendord_reset+0x6a>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8004a48:	7ffb      	ldrb	r3, [r7, #31]
 8004a4a:	22ac      	movs	r2, #172	@ 0xac
 8004a4c:	fb02 f303 	mul.w	r3, r2, r3
 8004a50:	4a18      	ldr	r2, [pc, #96]	@ (8004ab4 <vendord_reset+0x7c>)
 8004a52:	4413      	add	r3, r2
 8004a54:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 8004a56:	2202      	movs	r2, #2
 8004a58:	2100      	movs	r1, #0
 8004a5a:	69b8      	ldr	r0, [r7, #24]
 8004a5c:	f005 ff40 	bl	800a8e0 <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	3318      	adds	r3, #24
 8004a64:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_close(tu_edpt_stream_t* s) {
  s->ep_addr = 0;
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_edpt_stream_clear(tu_edpt_stream_t* s) {
  return tu_fifo_clear(&s->ff);
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	3308      	adds	r3, #8
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 fa15 	bl	8004e9a <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	3318      	adds	r3, #24
 8004a74:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	705a      	strb	r2, [r3, #1]
}
 8004a7c:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	3304      	adds	r3, #4
 8004a82:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	3308      	adds	r3, #8
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f000 fa06 	bl	8004e9a <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	3304      	adds	r3, #4
 8004a92:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	2200      	movs	r2, #0
 8004a98:	705a      	strb	r2, [r3, #1]
}
 8004a9a:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8004a9c:	7ffb      	ldrb	r3, [r7, #31]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	77fb      	strb	r3, [r7, #31]
 8004aa2:	7ffb      	ldrb	r3, [r7, #31]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d0cf      	beq.n	8004a48 <vendord_reset+0x10>
  }
}
 8004aa8:	bf00      	nop
 8004aaa:	bf00      	nop
 8004aac:	3720      	adds	r7, #32
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	200047ec 	.word	0x200047ec

08004ab8 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	4603      	mov	r3, r0
 8004ac0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	73fb      	strb	r3, [r7, #15]
 8004ac6:	e022      	b.n	8004b0e <find_vendor_itf+0x56>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
 8004aca:	22ac      	movs	r2, #172	@ 0xac
 8004acc:	fb02 f303 	mul.w	r3, r2, r3
 8004ad0:	4a14      	ldr	r2, [pc, #80]	@ (8004b24 <find_vendor_itf+0x6c>)
 8004ad2:	4413      	add	r3, r2
 8004ad4:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 8004ad6:	79fb      	ldrb	r3, [r7, #7]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d109      	bne.n	8004af0 <find_vendor_itf+0x38>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	7e5b      	ldrb	r3, [r3, #25]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d111      	bne.n	8004b08 <find_vendor_itf+0x50>
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	795b      	ldrb	r3, [r3, #5]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10d      	bne.n	8004b08 <find_vendor_itf+0x50>
        return idx;
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
 8004aee:	e012      	b.n	8004b16 <find_vendor_itf+0x5e>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	7e5b      	ldrb	r3, [r3, #25]
 8004af4:	79fa      	ldrb	r2, [r7, #7]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d004      	beq.n	8004b04 <find_vendor_itf+0x4c>
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	795b      	ldrb	r3, [r3, #5]
 8004afe:	79fa      	ldrb	r2, [r7, #7]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d101      	bne.n	8004b08 <find_vendor_itf+0x50>
      return idx;
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	e006      	b.n	8004b16 <find_vendor_itf+0x5e>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	73fb      	strb	r3, [r7, #15]
 8004b0e:	7bfb      	ldrb	r3, [r7, #15]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d0d9      	beq.n	8004ac8 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 8004b14:	23ff      	movs	r3, #255	@ 0xff
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3714      	adds	r7, #20
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	200047ec 	.word	0x200047ec

08004b28 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b09e      	sub	sp, #120	@ 0x78
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	4603      	mov	r3, r0
 8004b30:	6039      	str	r1, [r7, #0]
 8004b32:	71fb      	strb	r3, [r7, #7]
 8004b34:	4613      	mov	r3, r2
 8004b36:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	795b      	ldrb	r3, [r3, #5]
 8004b3c:	2bff      	cmp	r3, #255	@ 0xff
 8004b3e:	d001      	beq.n	8004b44 <vendord_open+0x1c>
 8004b40:	2300      	movs	r3, #0
 8004b42:	e0f3      	b.n	8004d2c <vendord_open+0x204>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 8004b44:	88bb      	ldrh	r3, [r7, #4]
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	4413      	add	r3, r2
 8004b4a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004b50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b52:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004b54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	461a      	mov	r2, r3
 8004b5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b5c:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 8004b5e:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 8004b60:	2000      	movs	r0, #0
 8004b62:	f7ff ffa9 	bl	8004ab8 <find_vendor_itf>
 8004b66:	4603      	mov	r3, r0
 8004b68:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 8004b6c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00a      	beq.n	8004b8a <vendord_open+0x62>
 8004b74:	4b6f      	ldr	r3, [pc, #444]	@ (8004d34 <vendord_open+0x20c>)
 8004b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d000      	beq.n	8004b86 <vendord_open+0x5e>
 8004b84:	be00      	bkpt	0x0000
 8004b86:	2300      	movs	r3, #0
 8004b88:	e0d0      	b.n	8004d2c <vendord_open+0x204>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8004b8a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004b8e:	22ac      	movs	r2, #172	@ 0xac
 8004b90:	fb02 f303 	mul.w	r3, r2, r3
 8004b94:	4a68      	ldr	r2, [pc, #416]	@ (8004d38 <vendord_open+0x210>)
 8004b96:	4413      	add	r3, r2
 8004b98:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 8004b9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b9c:	79fa      	ldrb	r2, [r7, #7]
 8004b9e:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	789a      	ldrb	r2, [r3, #2]
 8004ba4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ba6:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8004ba8:	e0a0      	b.n	8004cec <vendord_open+0x1c4>
 8004baa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bac:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8004bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 8004bb4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 8004bb8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	f000 80b1 	beq.w	8004d24 <vendord_open+0x1fc>
 8004bc2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004bc6:	2b0b      	cmp	r3, #11
 8004bc8:	f000 80ac 	beq.w	8004d24 <vendord_open+0x1fc>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 8004bcc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004bd0:	2b05      	cmp	r3, #5
 8004bd2:	f040 8081 	bne.w	8004cd8 <vendord_open+0x1b0>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8004bd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bd8:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004bde:	4618      	mov	r0, r3
 8004be0:	f002 faf6 	bl	80071d0 <usbd_edpt_open>
 8004be4:	4603      	mov	r3, r0
 8004be6:	f083 0301 	eor.w	r3, r3, #1
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00a      	beq.n	8004c06 <vendord_open+0xde>
 8004bf0:	4b50      	ldr	r3, [pc, #320]	@ (8004d34 <vendord_open+0x20c>)
 8004bf2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0301 	and.w	r3, r3, #1
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d000      	beq.n	8004c02 <vendord_open+0xda>
 8004c00:	be00      	bkpt	0x0000
 8004c02:	2300      	movs	r3, #0
 8004c04:	e092      	b.n	8004d2c <vendord_open+0x204>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8004c06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c08:	789b      	ldrb	r3, [r3, #2]
 8004c0a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8004c0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004c12:	09db      	lsrs	r3, r3, #7
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d128      	bne.n	8004c6c <vendord_open+0x144>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 8004c1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c1c:	3304      	adds	r3, #4
 8004c1e:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 8004c20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c22:	785b      	ldrb	r3, [r3, #1]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d157      	bne.n	8004cd8 <vendord_open+0x1b0>
 8004c28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 8004c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c32:	789a      	ldrb	r2, [r3, #2]
 8004c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c36:	705a      	strb	r2, [r3, #1]
 8004c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c3a:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8004c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c3e:	889b      	ldrh	r3, [r3, #4]
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c46:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8004c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c4c:	bf0c      	ite	eq
 8004c4e:	2301      	moveq	r3, #1
 8004c50:	2300      	movne	r3, #0
 8004c52:	b2d9      	uxtb	r1, r3
 8004c54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004c56:	7813      	ldrb	r3, [r2, #0]
 8004c58:	f361 0341 	bfi	r3, r1, #1, #1
 8004c5c:	7013      	strb	r3, [r2, #0]
}
 8004c5e:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8004c60:	79fb      	ldrb	r3, [r7, #7]
 8004c62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c64:	4618      	mov	r0, r3
 8004c66:	f005 fabd 	bl	800a1e4 <tu_edpt_stream_write_xfer>
 8004c6a:	e035      	b.n	8004cd8 <vendord_open+0x1b0>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 8004c6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c6e:	3318      	adds	r3, #24
 8004c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 8004c72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c74:	785b      	ldrb	r3, [r3, #1]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d12e      	bne.n	8004cd8 <vendord_open+0x1b0>
 8004c7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8004c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c84:	789a      	ldrb	r2, [r3, #2]
 8004c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c88:	705a      	strb	r2, [r3, #1]
 8004c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c90:	889b      	ldrh	r3, [r3, #4]
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c98:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8004c9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c9e:	bf0c      	ite	eq
 8004ca0:	2301      	moveq	r3, #1
 8004ca2:	2300      	movne	r3, #0
 8004ca4:	b2d9      	uxtb	r1, r3
 8004ca6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ca8:	7813      	ldrb	r3, [r2, #0]
 8004caa:	f361 0341 	bfi	r3, r1, #1, #1
 8004cae:	7013      	strb	r3, [r2, #0]
}
 8004cb0:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8004cb2:	79fb      	ldrb	r3, [r7, #7]
 8004cb4:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f005 fc5c 	bl	800a574 <tu_edpt_stream_read_xfer>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10a      	bne.n	8004cd8 <vendord_open+0x1b0>
 8004cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8004d34 <vendord_open+0x20c>)
 8004cc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d000      	beq.n	8004cd4 <vendord_open+0x1ac>
 8004cd2:	be00      	bkpt	0x0000
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	e029      	b.n	8004d2c <vendord_open+0x204>
 8004cd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cda:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004cdc:	6a3b      	ldr	r3, [r7, #32]
 8004cde:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 8004cea:	677b      	str	r3, [r7, #116]	@ 0x74
 8004cec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cee:	61bb      	str	r3, [r7, #24]
 8004cf0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004cf2:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d301      	bcc.n	8004d00 <vendord_open+0x1d8>
    return false;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	e00e      	b.n	8004d1e <vendord_open+0x1f6>
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	bf2c      	ite	cs
 8004d18:	2301      	movcs	r3, #1
 8004d1a:	2300      	movcc	r3, #0
 8004d1c:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f47f af43 	bne.w	8004baa <vendord_open+0x82>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 8004d24:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	b29b      	uxth	r3, r3
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3778      	adds	r7, #120	@ 0x78
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	e000edf0 	.word	0xe000edf0
 8004d38:	200047ec 	.word	0x200047ec

08004d3c <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b08a      	sub	sp, #40	@ 0x28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	603b      	str	r3, [r7, #0]
 8004d44:	4603      	mov	r3, r0
 8004d46:	71fb      	strb	r3, [r7, #7]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	71bb      	strb	r3, [r7, #6]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 8004d50:	79bb      	ldrb	r3, [r7, #6]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7ff feb0 	bl	8004ab8 <find_vendor_itf>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 8004d5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <vendord_xfer_cb+0x2e>
 8004d66:	2300      	movs	r3, #0
 8004d68:	e05e      	b.n	8004e28 <vendord_xfer_cb+0xec>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8004d6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d6e:	22ac      	movs	r2, #172	@ 0xac
 8004d70:	fb02 f303 	mul.w	r3, r2, r3
 8004d74:	4a2e      	ldr	r2, [pc, #184]	@ (8004e30 <vendord_xfer_cb+0xf4>)
 8004d76:	4413      	add	r3, r2
 8004d78:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 8004d7a:	6a3b      	ldr	r3, [r7, #32]
 8004d7c:	7e5b      	ldrb	r3, [r3, #25]
 8004d7e:	79ba      	ldrb	r2, [r7, #6]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d131      	bne.n	8004de8 <vendord_xfer_cb+0xac>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	3318      	adds	r3, #24
 8004d88:	61fb      	str	r3, [r7, #28]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	61bb      	str	r3, [r7, #24]
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s);

// Complete read transfer by writing EP -> FIFO. Must be called in the transfer complete callback
TU_ATTR_ALWAYS_INLINE static inline
void tu_edpt_stream_read_xfer_complete(tu_edpt_stream_t* s, uint32_t xferred_bytes) {
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	3308      	adds	r3, #8
 8004d92:	617b      	str	r3, [r7, #20]
// State API
// Following functions are reentrant since they only access read/write indices once, therefore can be used in thread and
// ISRs context without the need of mutexes
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_depth(const tu_fifo_t *f) {
  return f->depth;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	889b      	ldrh	r3, [r3, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d014      	beq.n	8004dc6 <vendord_xfer_cb+0x8a>
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d010      	beq.n	8004dc6 <vendord_xfer_cb+0x8a>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	f103 0208 	add.w	r2, r3, #8
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	69b9      	ldr	r1, [r7, #24]
 8004db0:	b289      	uxth	r1, r1
 8004db2:	613a      	str	r2, [r7, #16]
 8004db4:	60fb      	str	r3, [r7, #12]
 8004db6:	460b      	mov	r3, r1
 8004db8:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8004dba:	897a      	ldrh	r2, [r7, #10]
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	68f9      	ldr	r1, [r7, #12]
 8004dc0:	6938      	ldr	r0, [r7, #16]
 8004dc2:	f000 fb9a 	bl	80054fa <tu_fifo_write_n_access_mode>
  }
}
 8004dc6:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 8004dc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004dcc:	2200      	movs	r2, #0
 8004dce:	2100      	movs	r1, #0
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7fb fbb8 	bl	8000546 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	f103 0218 	add.w	r2, r3, #24
 8004ddc:	79fb      	ldrb	r3, [r7, #7]
 8004dde:	4611      	mov	r1, r2
 8004de0:	4618      	mov	r0, r3
 8004de2:	f005 fbc7 	bl	800a574 <tu_edpt_stream_read_xfer>
 8004de6:	e01e      	b.n	8004e26 <vendord_xfer_cb+0xea>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 8004de8:	6a3b      	ldr	r3, [r7, #32]
 8004dea:	795b      	ldrb	r3, [r3, #5]
 8004dec:	79ba      	ldrb	r2, [r7, #6]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d119      	bne.n	8004e26 <vendord_xfer_cb+0xea>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	461a      	mov	r2, r3
 8004df8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004dfc:	4611      	mov	r1, r2
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7ff fd7e 	bl	8004900 <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 8004e04:	6a3b      	ldr	r3, [r7, #32]
 8004e06:	1d1a      	adds	r2, r3, #4
 8004e08:	79fb      	ldrb	r3, [r7, #7]
 8004e0a:	4611      	mov	r1, r2
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f005 f9e9 	bl	800a1e4 <tu_edpt_stream_write_xfer>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d106      	bne.n	8004e26 <vendord_xfer_cb+0xea>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 8004e18:	6a3b      	ldr	r3, [r7, #32]
 8004e1a:	1d19      	adds	r1, r3, #4
 8004e1c:	79fb      	ldrb	r3, [r7, #7]
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f005 f945 	bl	800a0b0 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 8004e26:	2301      	movs	r3, #1
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3728      	adds	r7, #40	@ 0x28
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	200047ec 	.word	0x200047ec

08004e34 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 8004e34:	b480      	push	{r7}
 8004e36:	b085      	sub	sp, #20
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	4611      	mov	r1, r2
 8004e40:	461a      	mov	r2, r3
 8004e42:	460b      	mov	r3, r1
 8004e44:	80fb      	strh	r3, [r7, #6]
 8004e46:	4613      	mov	r3, r2
 8004e48:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 8004e4a:	88fb      	ldrh	r3, [r7, #6]
 8004e4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e50:	d901      	bls.n	8004e56 <tu_fifo_config+0x22>
    return false;
 8004e52:	2300      	movs	r3, #0
 8004e54:	e01b      	b.n	8004e8e <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	68ba      	ldr	r2, [r7, #8]
 8004e5a:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	88fa      	ldrh	r2, [r7, #6]
 8004e60:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 8004e62:	88bb      	ldrh	r3, [r7, #4]
 8004e64:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004e68:	b299      	uxth	r1, r3
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	88d3      	ldrh	r3, [r2, #6]
 8004e6e:	f361 030e 	bfi	r3, r1, #0, #15
 8004e72:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	79d3      	ldrb	r3, [r2, #7]
 8004e78:	7e39      	ldrb	r1, [r7, #24]
 8004e7a:	f361 13c7 	bfi	r3, r1, #7, #1
 8004e7e:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8004e8c:	2301      	movs	r3, #1
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 8004e9a:	b480      	push	{r7}
 8004e9c:	b083      	sub	sp, #12
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 8004eae:	2301      	movs	r3, #1
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b08a      	sub	sp, #40	@ 0x28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 8004eca:	88fb      	ldrh	r3, [r7, #6]
 8004ecc:	089b      	lsrs	r3, r3, #2
 8004ece:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 8004ed0:	e00d      	b.n	8004eee <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	623b      	str	r3, [r7, #32]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	61fb      	str	r3, [r7, #28]
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	601a      	str	r2, [r3, #0]
}
 8004ee6:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	3304      	adds	r3, #4
 8004eec:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 8004eee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004ef0:	1e5a      	subs	r2, r3, #1
 8004ef2:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1ec      	bne.n	8004ed2 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 8004ef8:	88fb      	ldrh	r3, [r7, #6]
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	f003 0303 	and.w	r3, r3, #3
 8004f00:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 8004f04:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d00a      	beq.n	8004f22 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 8004f12:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8004f16:	f107 0314 	add.w	r3, r7, #20
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f005 fd21 	bl	800a964 <memcpy>
  }
}
 8004f22:	bf00      	nop
 8004f24:	3728      	adds	r7, #40	@ 0x28
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b088      	sub	sp, #32
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	60f8      	str	r0, [r7, #12]
 8004f32:	60b9      	str	r1, [r7, #8]
 8004f34:	4613      	mov	r3, r2
 8004f36:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 8004f38:	88fb      	ldrh	r3, [r7, #6]
 8004f3a:	089b      	lsrs	r3, r3, #2
 8004f3c:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 8004f3e:	e008      	b.n	8004f52 <ff_pull_fixed_addr_rw32+0x28>
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	3304      	adds	r3, #4
 8004f50:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 8004f52:	8bfb      	ldrh	r3, [r7, #30]
 8004f54:	1e5a      	subs	r2, r3, #1
 8004f56:	83fa      	strh	r2, [r7, #30]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1f1      	bne.n	8004f40 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 8004f5c:	88fb      	ldrh	r3, [r7, #6]
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	f003 0303 	and.w	r3, r3, #3
 8004f64:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8004f66:	7f7b      	ldrb	r3, [r7, #29]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00b      	beq.n	8004f84 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 8004f70:	7f7a      	ldrb	r2, [r7, #29]
 8004f72:	f107 0314 	add.w	r3, r7, #20
 8004f76:	68b9      	ldr	r1, [r7, #8]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f005 fcf3 	bl	800a964 <memcpy>
    *reg_tx = tmp32;
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	601a      	str	r2, [r3, #0]
  }
}
 8004f84:	bf00      	nop
 8004f86:	3720      	adds	r7, #32
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b092      	sub	sp, #72	@ 0x48
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	4611      	mov	r1, r2
 8004f98:	461a      	mov	r2, r3
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	80fb      	strh	r3, [r7, #6]
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	889a      	ldrh	r2, [r3, #4]
 8004fa6:	88bb      	ldrh	r3, [r7, #4]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 8004fac:	88fa      	ldrh	r2, [r7, #6]
 8004fae:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	88db      	ldrh	r3, [r3, #6]
 8004fb8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004fc2:	fb13 f302 	smulbb	r3, r3, r2
 8004fc6:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	88db      	ldrh	r3, [r3, #6]
 8004fcc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004fd6:	fb13 f302 	smulbb	r3, r3, r2
 8004fda:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	88ba      	ldrh	r2, [r7, #4]
 8004fe4:	68f9      	ldr	r1, [r7, #12]
 8004fe6:	88c9      	ldrh	r1, [r1, #6]
 8004fe8:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8004fec:	b289      	uxth	r1, r1
 8004fee:	fb01 f202 	mul.w	r2, r1, r2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8004ff6:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d002      	beq.n	8005004 <ff_push_n+0x78>
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d023      	beq.n	800504a <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 8005002:	e0ba      	b.n	800517a <ff_push_n+0x1ee>
      if (n <= lin_count) {
 8005004:	88fa      	ldrh	r2, [r7, #6]
 8005006:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005008:	429a      	cmp	r2, r3
 800500a:	d80d      	bhi.n	8005028 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800500c:	88fb      	ldrh	r3, [r7, #6]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	88d2      	ldrh	r2, [r2, #6]
 8005012:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8005016:	b292      	uxth	r2, r2
 8005018:	fb02 f303 	mul.w	r3, r2, r3
 800501c:	461a      	mov	r2, r3
 800501e:	68b9      	ldr	r1, [r7, #8]
 8005020:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005022:	f005 fc9f 	bl	800a964 <memcpy>
      break;
 8005026:	e0a8      	b.n	800517a <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 8005028:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800502a:	461a      	mov	r2, r3
 800502c:	68b9      	ldr	r1, [r7, #8]
 800502e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005030:	f005 fc98 	bl	800a964 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6818      	ldr	r0, [r3, #0]
 8005038:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	4413      	add	r3, r2
 800503e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005042:	4619      	mov	r1, r3
 8005044:	f005 fc8e 	bl	800a964 <memcpy>
      break;
 8005048:	e097      	b.n	800517a <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800504e:	88fa      	ldrh	r2, [r7, #6]
 8005050:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005052:	429a      	cmp	r2, r3
 8005054:	d80f      	bhi.n	8005076 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	88db      	ldrh	r3, [r3, #6]
 800505a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800505e:	b29b      	uxth	r3, r3
 8005060:	461a      	mov	r2, r3
 8005062:	88fb      	ldrh	r3, [r7, #6]
 8005064:	fb13 f302 	smulbb	r3, r3, r2
 8005068:	b29b      	uxth	r3, r3
 800506a:	461a      	mov	r2, r3
 800506c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800506e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005070:	f7ff ff24 	bl	8004ebc <ff_push_fixed_addr_rw32>
      break;
 8005074:	e080      	b.n	8005178 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8005076:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005078:	f023 0303 	bic.w	r3, r3, #3
 800507c:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800507e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005080:	461a      	mov	r2, r3
 8005082:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005084:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005086:	f7ff ff19 	bl	8004ebc <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800508a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800508c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800508e:	4413      	add	r3, r2
 8005090:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8005092:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005094:	b2db      	uxtb	r3, r3
 8005096:	f003 0303 	and.w	r3, r3, #3
 800509a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800509e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d05a      	beq.n	800515c <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 80050a6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	f1c3 0304 	rsb	r3, r3, #4
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80050b6:	82fb      	strh	r3, [r7, #22]
 80050b8:	4613      	mov	r3, r2
 80050ba:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80050bc:	8afa      	ldrh	r2, [r7, #22]
 80050be:	8abb      	ldrh	r3, [r7, #20]
 80050c0:	4293      	cmp	r3, r2
 80050c2:	bf28      	it	cs
 80050c4:	4613      	movcs	r3, r2
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 80050cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050d8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80050da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80050de:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80050e2:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 80050e6:	61fb      	str	r3, [r7, #28]
 80050e8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80050ec:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 80050ee:	2300      	movs	r3, #0
 80050f0:	76bb      	strb	r3, [r7, #26]
 80050f2:	e00b      	b.n	800510c <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 80050f4:	7ebb      	ldrb	r3, [r7, #26]
 80050f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f8:	4413      	add	r3, r2
 80050fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8005100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005102:	0a1b      	lsrs	r3, r3, #8
 8005104:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 8005106:	7ebb      	ldrb	r3, [r7, #26]
 8005108:	3301      	adds	r3, #1
 800510a:	76bb      	strb	r3, [r7, #26]
 800510c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8005110:	7ebb      	ldrb	r3, [r7, #26]
 8005112:	429a      	cmp	r2, r3
 8005114:	d8ee      	bhi.n	80050f4 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 8005116:	2300      	movs	r3, #0
 8005118:	767b      	strb	r3, [r7, #25]
 800511a:	e00b      	b.n	8005134 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 800511c:	7e7b      	ldrb	r3, [r7, #25]
 800511e:	69fa      	ldr	r2, [r7, #28]
 8005120:	4413      	add	r3, r2
 8005122:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005124:	b2d2      	uxtb	r2, r2
 8005126:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8005128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512a:	0a1b      	lsrs	r3, r3, #8
 800512c:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800512e:	7e7b      	ldrb	r3, [r7, #25]
 8005130:	3301      	adds	r3, #1
 8005132:	767b      	strb	r3, [r7, #25]
 8005134:	7efa      	ldrb	r2, [r7, #27]
 8005136:	7e7b      	ldrb	r3, [r7, #25]
 8005138:	429a      	cmp	r2, r3
 800513a:	d8ef      	bhi.n	800511c <ff_push_n+0x190>
}
 800513c:	bf00      	nop
          wrap_bytes -= remrem;
 800513e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005142:	b29b      	uxth	r3, r3
 8005144:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005156:	4413      	add	r3, r2
 8005158:	643b      	str	r3, [r7, #64]	@ 0x40
 800515a:	e002      	b.n	8005162 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8005162:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005166:	2b00      	cmp	r3, #0
 8005168:	d006      	beq.n	8005178 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800516a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800516e:	461a      	mov	r2, r3
 8005170:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005172:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005174:	f7ff fea2 	bl	8004ebc <ff_push_fixed_addr_rw32>
      break;
 8005178:	bf00      	nop
  }
}
 800517a:	bf00      	nop
 800517c:	3748      	adds	r7, #72	@ 0x48
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 8005182:	b580      	push	{r7, lr}
 8005184:	b092      	sub	sp, #72	@ 0x48
 8005186:	af00      	add	r7, sp, #0
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	4611      	mov	r1, r2
 800518e:	461a      	mov	r2, r3
 8005190:	460b      	mov	r3, r1
 8005192:	80fb      	strh	r3, [r7, #6]
 8005194:	4613      	mov	r3, r2
 8005196:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	889a      	ldrh	r2, [r3, #4]
 800519c:	88bb      	ldrh	r3, [r7, #4]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 80051a2:	88fa      	ldrh	r2, [r7, #6]
 80051a4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	88db      	ldrh	r3, [r3, #6]
 80051ae:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	461a      	mov	r2, r3
 80051b6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80051b8:	fb13 f302 	smulbb	r3, r3, r2
 80051bc:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	88db      	ldrh	r3, [r3, #6]
 80051c2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	461a      	mov	r2, r3
 80051ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80051cc:	fb13 f302 	smulbb	r3, r3, r2
 80051d0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	88ba      	ldrh	r2, [r7, #4]
 80051da:	68f9      	ldr	r1, [r7, #12]
 80051dc:	88c9      	ldrh	r1, [r1, #6]
 80051de:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80051e2:	b289      	uxth	r1, r1
 80051e4:	fb01 f202 	mul.w	r2, r1, r2
 80051e8:	4413      	add	r3, r2
 80051ea:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 80051ec:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d002      	beq.n	80051fa <ff_pull_n+0x78>
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d023      	beq.n	8005240 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 80051f8:	e0c7      	b.n	800538a <ff_pull_n+0x208>
      if (n <= lin_count) {
 80051fa:	88fa      	ldrh	r2, [r7, #6]
 80051fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80051fe:	429a      	cmp	r2, r3
 8005200:	d80d      	bhi.n	800521e <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 8005202:	88fb      	ldrh	r3, [r7, #6]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	88d2      	ldrh	r2, [r2, #6]
 8005208:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800520c:	b292      	uxth	r2, r2
 800520e:	fb02 f303 	mul.w	r3, r2, r3
 8005212:	461a      	mov	r2, r3
 8005214:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005216:	68b8      	ldr	r0, [r7, #8]
 8005218:	f005 fba4 	bl	800a964 <memcpy>
      break;
 800521c:	e0b5      	b.n	800538a <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 800521e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005220:	461a      	mov	r2, r3
 8005222:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005224:	68b8      	ldr	r0, [r7, #8]
 8005226:	f005 fb9d 	bl	800a964 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800522a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800522c:	68ba      	ldr	r2, [r7, #8]
 800522e:	18d0      	adds	r0, r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005238:	4619      	mov	r1, r3
 800523a:	f005 fb93 	bl	800a964 <memcpy>
      break;
 800523e:	e0a4      	b.n	800538a <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8005244:	88fa      	ldrh	r2, [r7, #6]
 8005246:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005248:	429a      	cmp	r2, r3
 800524a:	d80f      	bhi.n	800526c <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	88db      	ldrh	r3, [r3, #6]
 8005250:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005254:	b29b      	uxth	r3, r3
 8005256:	461a      	mov	r2, r3
 8005258:	88fb      	ldrh	r3, [r7, #6]
 800525a:	fb13 f302 	smulbb	r3, r3, r2
 800525e:	b29b      	uxth	r3, r3
 8005260:	461a      	mov	r2, r3
 8005262:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005264:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005266:	f7ff fe60 	bl	8004f2a <ff_pull_fixed_addr_rw32>
      break;
 800526a:	e08d      	b.n	8005388 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800526c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800526e:	f023 0303 	bic.w	r3, r3, #3
 8005272:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 8005274:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005276:	461a      	mov	r2, r3
 8005278:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800527a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800527c:	f7ff fe55 	bl	8004f2a <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8005280:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005282:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005284:	4413      	add	r3, r2
 8005286:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8005288:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800528a:	b2db      	uxtb	r3, r3
 800528c:	f003 0303 	and.w	r3, r3, #3
 8005290:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8005294:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8005298:	2b00      	cmp	r3, #0
 800529a:	d067      	beq.n	800536c <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800529c:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	f1c3 0304 	rsb	r3, r3, #4
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80052ac:	827b      	strh	r3, [r7, #18]
 80052ae:	4613      	mov	r3, r2
 80052b0:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80052b2:	8a7a      	ldrh	r2, [r7, #18]
 80052b4:	8a3b      	ldrh	r3, [r7, #16]
 80052b6:	4293      	cmp	r3, r2
 80052b8:	bf28      	it	cs
 80052ba:	4613      	movcs	r3, r2
 80052bc:	b29b      	uxth	r3, r3
 80052be:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052c8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80052ca:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80052ce:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80052d2:	623b      	str	r3, [r7, #32]
 80052d4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80052d8:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 80052da:	2300      	movs	r3, #0
 80052dc:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 80052de:	2300      	movs	r3, #0
 80052e0:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 80052e2:	2300      	movs	r3, #0
 80052e4:	75bb      	strb	r3, [r7, #22]
 80052e6:	e010      	b.n	800530a <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 80052e8:	7dbb      	ldrb	r3, [r7, #22]
 80052ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052ec:	4413      	add	r3, r2
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	461a      	mov	r2, r3
 80052f2:	7dfb      	ldrb	r3, [r7, #23]
 80052f4:	fa02 f303 	lsl.w	r3, r2, r3
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	61bb      	str	r3, [r7, #24]
    shift += 8;
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
 8005300:	3308      	adds	r3, #8
 8005302:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8005304:	7dbb      	ldrb	r3, [r7, #22]
 8005306:	3301      	adds	r3, #1
 8005308:	75bb      	strb	r3, [r7, #22]
 800530a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800530e:	7dbb      	ldrb	r3, [r7, #22]
 8005310:	429a      	cmp	r2, r3
 8005312:	d8e9      	bhi.n	80052e8 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 8005314:	2300      	movs	r3, #0
 8005316:	757b      	strb	r3, [r7, #21]
 8005318:	e010      	b.n	800533c <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800531a:	7d7b      	ldrb	r3, [r7, #21]
 800531c:	6a3a      	ldr	r2, [r7, #32]
 800531e:	4413      	add	r3, r2
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	461a      	mov	r2, r3
 8005324:	7dfb      	ldrb	r3, [r7, #23]
 8005326:	fa02 f303 	lsl.w	r3, r2, r3
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	4313      	orrs	r3, r2
 800532e:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8005330:	7dfb      	ldrb	r3, [r7, #23]
 8005332:	3308      	adds	r3, #8
 8005334:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 8005336:	7d7b      	ldrb	r3, [r7, #21]
 8005338:	3301      	adds	r3, #1
 800533a:	757b      	strb	r3, [r7, #21]
 800533c:	7ffa      	ldrb	r2, [r7, #31]
 800533e:	7d7b      	ldrb	r3, [r7, #21]
 8005340:	429a      	cmp	r2, r3
 8005342:	d8ea      	bhi.n	800531a <ff_pull_n+0x198>
  return result;
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 8005348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800534a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800534c:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800534e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005352:	b29b      	uxth	r3, r3
 8005354:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005366:	4413      	add	r3, r2
 8005368:	643b      	str	r3, [r7, #64]	@ 0x40
 800536a:	e002      	b.n	8005372 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8005372:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005376:	2b00      	cmp	r3, #0
 8005378:	d006      	beq.n	8005388 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800537a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800537e:	461a      	mov	r2, r3
 8005380:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005382:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005384:	f7ff fdd1 	bl	8004f2a <ff_pull_fixed_addr_rw32>
      break;
 8005388:	bf00      	nop
  }
}
 800538a:	bf00      	nop
 800538c:	3748      	adds	r7, #72	@ 0x48
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 8005392:	b580      	push	{r7, lr}
 8005394:	b08c      	sub	sp, #48	@ 0x30
 8005396:	af02      	add	r7, sp, #8
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	4611      	mov	r1, r2
 800539e:	461a      	mov	r2, r3
 80053a0:	460b      	mov	r3, r1
 80053a2:	80fb      	strh	r3, [r7, #6]
 80053a4:	4613      	mov	r3, r2
 80053a6:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	889b      	ldrh	r3, [r3, #4]
 80053ac:	847b      	strh	r3, [r7, #34]	@ 0x22
 80053ae:	88bb      	ldrh	r3, [r7, #4]
 80053b0:	843b      	strh	r3, [r7, #32]
 80053b2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80053b4:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 80053b6:	8c3a      	ldrh	r2, [r7, #32]
 80053b8:	8bfb      	ldrh	r3, [r7, #30]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d304      	bcc.n	80053c8 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 80053be:	8c3a      	ldrh	r2, [r7, #32]
 80053c0:	8bfb      	ldrh	r3, [r7, #30]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	e008      	b.n	80053da <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80053c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80053ca:	005b      	lsls	r3, r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	8c39      	ldrh	r1, [r7, #32]
 80053d0:	8bfb      	ldrh	r3, [r7, #30]
 80053d2:	1acb      	subs	r3, r1, r3
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	4413      	add	r3, r2
 80053d8:	b29b      	uxth	r3, r3
 80053da:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 80053dc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 80053e2:	2300      	movs	r3, #0
 80053e4:	e041      	b.n	800546a <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	889b      	ldrh	r3, [r3, #4]
 80053ea:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d91b      	bls.n	8005428 <tu_fifo_peek_n_access_mode+0x96>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	61bb      	str	r3, [r7, #24]
 80053f4:	88bb      	ldrh	r3, [r7, #4]
 80053f6:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	889b      	ldrh	r3, [r3, #4]
 80053fc:	8afa      	ldrh	r2, [r7, #22]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d305      	bcc.n	800540e <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	889b      	ldrh	r3, [r3, #4]
 8005406:	8afa      	ldrh	r2, [r7, #22]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	82bb      	strh	r3, [r7, #20]
 800540c:	e004      	b.n	8005418 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	889a      	ldrh	r2, [r3, #4]
 8005412:	8afb      	ldrh	r3, [r7, #22]
 8005414:	4413      	add	r3, r2
 8005416:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	8aba      	ldrh	r2, [r7, #20]
 800541c:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800541e:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 8005420:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	889b      	ldrh	r3, [r3, #4]
 8005426:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 8005428:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800542a:	88fb      	ldrh	r3, [r7, #6]
 800542c:	429a      	cmp	r2, r3
 800542e:	d201      	bcs.n	8005434 <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 8005430:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005432:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	889b      	ldrh	r3, [r3, #4]
 8005438:	827b      	strh	r3, [r7, #18]
 800543a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800543c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800543e:	e003      	b.n	8005448 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 8005440:	8a3a      	ldrh	r2, [r7, #16]
 8005442:	8a7b      	ldrh	r3, [r7, #18]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8005448:	8a7a      	ldrh	r2, [r7, #18]
 800544a:	8a3b      	ldrh	r3, [r7, #16]
 800544c:	429a      	cmp	r2, r3
 800544e:	d9f7      	bls.n	8005440 <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 8005450:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005452:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 8005454:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005456:	88fa      	ldrh	r2, [r7, #6]
 8005458:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	460b      	mov	r3, r1
 8005460:	68b9      	ldr	r1, [r7, #8]
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f7ff fe8d 	bl	8005182 <ff_pull_n>

  return n;
 8005468:	88fb      	ldrh	r3, [r7, #6]
}
 800546a:	4618      	mov	r0, r3
 800546c:	3728      	adds	r7, #40	@ 0x28
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8005472:	b580      	push	{r7, lr}
 8005474:	b08a      	sub	sp, #40	@ 0x28
 8005476:	af02      	add	r7, sp, #8
 8005478:	60f8      	str	r0, [r7, #12]
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	4611      	mov	r1, r2
 800547e:	461a      	mov	r2, r3
 8005480:	460b      	mov	r3, r1
 8005482:	80fb      	strh	r3, [r7, #6]
 8005484:	4613      	mov	r3, r2
 8005486:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	891b      	ldrh	r3, [r3, #8]
 800548c:	b298      	uxth	r0, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	895b      	ldrh	r3, [r3, #10]
 8005492:	b29b      	uxth	r3, r3
 8005494:	88f9      	ldrh	r1, [r7, #6]
 8005496:	797a      	ldrb	r2, [r7, #5]
 8005498:	9201      	str	r2, [sp, #4]
 800549a:	9300      	str	r3, [sp, #0]
 800549c:	4603      	mov	r3, r0
 800549e:	460a      	mov	r2, r1
 80054a0:	68b9      	ldr	r1, [r7, #8]
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f7ff ff75 	bl	8005392 <tu_fifo_peek_n_access_mode>
 80054a8:	4603      	mov	r3, r0
 80054aa:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	889a      	ldrh	r2, [r3, #4]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	895b      	ldrh	r3, [r3, #10]
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	83fa      	strh	r2, [r7, #30]
 80054b8:	83bb      	strh	r3, [r7, #28]
 80054ba:	88fb      	ldrh	r3, [r7, #6]
 80054bc:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 80054be:	8bba      	ldrh	r2, [r7, #28]
 80054c0:	8b7b      	ldrh	r3, [r7, #26]
 80054c2:	4413      	add	r3, r2
 80054c4:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80054c6:	8bba      	ldrh	r2, [r7, #28]
 80054c8:	8b3b      	ldrh	r3, [r7, #24]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d804      	bhi.n	80054d8 <tu_fifo_read_n_access_mode+0x66>
 80054ce:	8b3a      	ldrh	r2, [r7, #24]
 80054d0:	8bfb      	ldrh	r3, [r7, #30]
 80054d2:	005b      	lsls	r3, r3, #1
 80054d4:	429a      	cmp	r2, r3
 80054d6:	db08      	blt.n	80054ea <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 80054d8:	8bfb      	ldrh	r3, [r7, #30]
 80054da:	005b      	lsls	r3, r3, #1
 80054dc:	b29b      	uxth	r3, r3
 80054de:	425b      	negs	r3, r3
 80054e0:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 80054e2:	8b3a      	ldrh	r2, [r7, #24]
 80054e4:	8afb      	ldrh	r3, [r7, #22]
 80054e6:	4413      	add	r3, r2
 80054e8:	833b      	strh	r3, [r7, #24]
  return new_idx;
 80054ea:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 80054f0:	88fb      	ldrh	r3, [r7, #6]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3720      	adds	r7, #32
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b096      	sub	sp, #88	@ 0x58
 80054fe:	af02      	add	r7, sp, #8
 8005500:	60f8      	str	r0, [r7, #12]
 8005502:	60b9      	str	r1, [r7, #8]
 8005504:	4611      	mov	r1, r2
 8005506:	461a      	mov	r2, r3
 8005508:	460b      	mov	r3, r1
 800550a:	80fb      	strh	r3, [r7, #6]
 800550c:	4613      	mov	r3, r2
 800550e:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 8005510:	88fb      	ldrh	r3, [r7, #6]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d101      	bne.n	800551a <tu_fifo_write_n_access_mode+0x20>
    return 0;
 8005516:	2300      	movs	r3, #0
 8005518:	e0fb      	b.n	8005712 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	891b      	ldrh	r3, [r3, #8]
 800551e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	895b      	ldrh	r3, [r3, #10]
 8005526:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	79db      	ldrb	r3, [r3, #7]
 8005532:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005536:	b2db      	uxtb	r3, r3
 8005538:	f083 0301 	eor.w	r3, r3, #1
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d03a      	beq.n	80055b8 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	889b      	ldrh	r3, [r3, #4]
 8005546:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8005548:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800554c:	873b      	strh	r3, [r7, #56]	@ 0x38
 800554e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005552:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005554:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005556:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005558:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800555a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800555c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800555e:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 8005560:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8005562:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005564:	429a      	cmp	r2, r3
 8005566:	d304      	bcc.n	8005572 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 8005568:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800556a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	b29b      	uxth	r3, r3
 8005570:	e008      	b.n	8005584 <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8005572:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005574:	005b      	lsls	r3, r3, #1
 8005576:	b29a      	uxth	r2, r3
 8005578:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800557a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800557c:	1acb      	subs	r3, r1, r3
 800557e:	b29b      	uxth	r3, r3
 8005580:	4413      	add	r3, r2
 8005582:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8005584:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8005586:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005588:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800558a:	429a      	cmp	r2, r3
 800558c:	d904      	bls.n	8005598 <tu_fifo_write_n_access_mode+0x9e>
 800558e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005590:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	b29b      	uxth	r3, r3
 8005596:	e000      	b.n	800559a <tu_fifo_write_n_access_mode+0xa0>
 8005598:	2300      	movs	r3, #0
 800559a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800559e:	88fb      	ldrh	r3, [r7, #6]
 80055a0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80055a2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80055a6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80055a8:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80055aa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80055ac:	4293      	cmp	r3, r2
 80055ae:	bf28      	it	cs
 80055b0:	4613      	movcs	r3, r2
 80055b2:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 80055b4:	80fb      	strh	r3, [r7, #6]
 80055b6:	e06b      	b.n	8005690 <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	889b      	ldrh	r3, [r3, #4]
 80055bc:	88fa      	ldrh	r2, [r7, #6]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d319      	bcc.n	80055f6 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 80055c2:	797b      	ldrb	r3, [r7, #5]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10e      	bne.n	80055e6 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 80055c8:	88fb      	ldrh	r3, [r7, #6]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	8892      	ldrh	r2, [r2, #4]
 80055ce:	1a9b      	subs	r3, r3, r2
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	88d2      	ldrh	r2, [r2, #6]
 80055d4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80055d8:	b292      	uxth	r2, r2
 80055da:	fb02 f303 	mul.w	r3, r2, r3
 80055de:	461a      	mov	r2, r3
 80055e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055e2:	4413      	add	r3, r2
 80055e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	889b      	ldrh	r3, [r3, #4]
 80055ea:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 80055ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80055f0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80055f4:	e04c      	b.n	8005690 <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	889b      	ldrh	r3, [r3, #4]
 80055fa:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80055fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005600:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005602:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005606:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 8005608:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800560a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800560c:	429a      	cmp	r2, r3
 800560e:	d304      	bcc.n	800561a <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 8005610:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005612:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	b29b      	uxth	r3, r3
 8005618:	e008      	b.n	800562c <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800561a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800561c:	005b      	lsls	r3, r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005622:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005624:	1acb      	subs	r3, r1, r3
 8005626:	b29b      	uxth	r3, r3
 8005628:	4413      	add	r3, r2
 800562a:	b29b      	uxth	r3, r3
 800562c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 8005630:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8005634:	88fb      	ldrh	r3, [r7, #6]
 8005636:	441a      	add	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	889b      	ldrh	r3, [r3, #4]
 800563c:	005b      	lsls	r3, r3, #1
 800563e:	429a      	cmp	r2, r3
 8005640:	db26      	blt.n	8005690 <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8899      	ldrh	r1, [r3, #4]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	889a      	ldrh	r2, [r3, #4]
 800564a:	88fb      	ldrh	r3, [r7, #6]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	b29a      	uxth	r2, r3
 8005650:	460b      	mov	r3, r1
 8005652:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005654:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005658:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800565a:	4613      	mov	r3, r2
 800565c:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800565e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005660:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005662:	4413      	add	r3, r2
 8005664:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8005666:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005668:	8c3b      	ldrh	r3, [r7, #32]
 800566a:	429a      	cmp	r2, r3
 800566c:	d804      	bhi.n	8005678 <tu_fifo_write_n_access_mode+0x17e>
 800566e:	8c3a      	ldrh	r2, [r7, #32]
 8005670:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005672:	005b      	lsls	r3, r3, #1
 8005674:	429a      	cmp	r2, r3
 8005676:	db08      	blt.n	800568a <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8005678:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800567a:	005b      	lsls	r3, r3, #1
 800567c:	b29b      	uxth	r3, r3
 800567e:	425b      	negs	r3, r3
 8005680:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8005682:	8c3a      	ldrh	r2, [r7, #32]
 8005684:	8bfb      	ldrh	r3, [r7, #30]
 8005686:	4413      	add	r3, r2
 8005688:	843b      	strh	r3, [r7, #32]
  return new_idx;
 800568a:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800568c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 8005690:	88fb      	ldrh	r3, [r7, #6]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d03c      	beq.n	8005710 <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	889b      	ldrh	r3, [r3, #4]
 800569a:	827b      	strh	r3, [r7, #18]
 800569c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80056a0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80056a2:	e003      	b.n	80056ac <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 80056a4:	8a3a      	ldrh	r2, [r7, #16]
 80056a6:	8a7b      	ldrh	r3, [r7, #18]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80056ac:	8a7a      	ldrh	r2, [r7, #18]
 80056ae:	8a3b      	ldrh	r3, [r7, #16]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d9f7      	bls.n	80056a4 <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 80056b4:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80056b6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 80056ba:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 80056be:	88fa      	ldrh	r2, [r7, #6]
 80056c0:	797b      	ldrb	r3, [r7, #5]
 80056c2:	9300      	str	r3, [sp, #0]
 80056c4:	460b      	mov	r3, r1
 80056c6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f7ff fc5f 	bl	8004f8c <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	889b      	ldrh	r3, [r3, #4]
 80056d2:	83bb      	strh	r3, [r7, #28]
 80056d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80056d8:	837b      	strh	r3, [r7, #26]
 80056da:	88fb      	ldrh	r3, [r7, #6]
 80056dc:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 80056de:	8b7a      	ldrh	r2, [r7, #26]
 80056e0:	8b3b      	ldrh	r3, [r7, #24]
 80056e2:	4413      	add	r3, r2
 80056e4:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80056e6:	8b7a      	ldrh	r2, [r7, #26]
 80056e8:	8afb      	ldrh	r3, [r7, #22]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d804      	bhi.n	80056f8 <tu_fifo_write_n_access_mode+0x1fe>
 80056ee:	8afa      	ldrh	r2, [r7, #22]
 80056f0:	8bbb      	ldrh	r3, [r7, #28]
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	429a      	cmp	r2, r3
 80056f6:	db08      	blt.n	800570a <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 80056f8:	8bbb      	ldrh	r3, [r7, #28]
 80056fa:	005b      	lsls	r3, r3, #1
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	425b      	negs	r3, r3
 8005700:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8005702:	8afa      	ldrh	r2, [r7, #22]
 8005704:	8abb      	ldrh	r3, [r7, #20]
 8005706:	4413      	add	r3, r2
 8005708:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 800570a:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 8005710:	88fb      	ldrh	r3, [r7, #6]
}
 8005712:	4618      	mov	r0, r3
 8005714:	3750      	adds	r7, #80	@ 0x50
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800571a:	b580      	push	{r7, lr}
 800571c:	b08a      	sub	sp, #40	@ 0x28
 800571e:	af00      	add	r7, sp, #0
 8005720:	60f8      	str	r0, [r7, #12]
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	4611      	mov	r1, r2
 8005726:	461a      	mov	r2, r3
 8005728:	460b      	mov	r3, r1
 800572a:	80fb      	strh	r3, [r7, #6]
 800572c:	4613      	mov	r3, r2
 800572e:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	889b      	ldrh	r3, [r3, #4]
 8005734:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005736:	88fb      	ldrh	r3, [r7, #6]
 8005738:	843b      	strh	r3, [r7, #32]
 800573a:	88bb      	ldrh	r3, [r7, #4]
 800573c:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800573e:	8c3a      	ldrh	r2, [r7, #32]
 8005740:	8bfb      	ldrh	r3, [r7, #30]
 8005742:	429a      	cmp	r2, r3
 8005744:	d304      	bcc.n	8005750 <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8005746:	8c3a      	ldrh	r2, [r7, #32]
 8005748:	8bfb      	ldrh	r3, [r7, #30]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	b29b      	uxth	r3, r3
 800574e:	e008      	b.n	8005762 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8005750:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005752:	005b      	lsls	r3, r3, #1
 8005754:	b29a      	uxth	r2, r3
 8005756:	8c39      	ldrh	r1, [r7, #32]
 8005758:	8bfb      	ldrh	r3, [r7, #30]
 800575a:	1acb      	subs	r3, r1, r3
 800575c:	b29b      	uxth	r3, r3
 800575e:	4413      	add	r3, r2
 8005760:	b29b      	uxth	r3, r3
 8005762:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 8005764:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005766:	2b00      	cmp	r3, #0
 8005768:	d101      	bne.n	800576e <ff_peek_local+0x54>
    return false; // nothing to peek
 800576a:	2300      	movs	r3, #0
 800576c:	e042      	b.n	80057f4 <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	889b      	ldrh	r3, [r3, #4]
 8005772:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005774:	429a      	cmp	r2, r3
 8005776:	d918      	bls.n	80057aa <ff_peek_local+0x90>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	61bb      	str	r3, [r7, #24]
 800577c:	88fb      	ldrh	r3, [r7, #6]
 800577e:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	889b      	ldrh	r3, [r3, #4]
 8005784:	8afa      	ldrh	r2, [r7, #22]
 8005786:	429a      	cmp	r2, r3
 8005788:	d305      	bcc.n	8005796 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	889b      	ldrh	r3, [r3, #4]
 800578e:	8afa      	ldrh	r2, [r7, #22]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	82bb      	strh	r3, [r7, #20]
 8005794:	e004      	b.n	80057a0 <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	889a      	ldrh	r2, [r3, #4]
 800579a:	8afb      	ldrh	r3, [r7, #22]
 800579c:	4413      	add	r3, r2
 800579e:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	8aba      	ldrh	r2, [r7, #20]
 80057a4:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80057a6:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 80057a8:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	889b      	ldrh	r3, [r3, #4]
 80057ae:	827b      	strh	r3, [r7, #18]
 80057b0:	88bb      	ldrh	r3, [r7, #4]
 80057b2:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80057b4:	e003      	b.n	80057be <ff_peek_local+0xa4>
    idx -= depth;
 80057b6:	8a3a      	ldrh	r2, [r7, #16]
 80057b8:	8a7b      	ldrh	r3, [r7, #18]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80057be:	8a7a      	ldrh	r2, [r7, #18]
 80057c0:	8a3b      	ldrh	r3, [r7, #16]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d9f7      	bls.n	80057b6 <ff_peek_local+0x9c>
  return idx;
 80057c6:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80057c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80057d0:	68f9      	ldr	r1, [r7, #12]
 80057d2:	88c9      	ldrh	r1, [r1, #6]
 80057d4:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80057d8:	b289      	uxth	r1, r1
 80057da:	fb01 f202 	mul.w	r2, r1, r2
 80057de:	1899      	adds	r1, r3, r2
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	88db      	ldrh	r3, [r3, #6]
 80057e4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	461a      	mov	r2, r3
 80057ec:	68b8      	ldr	r0, [r7, #8]
 80057ee:	f005 f8b9 	bl	800a964 <memcpy>

  return true;
 80057f2:	2301      	movs	r3, #1
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3728      	adds	r7, #40	@ 0x28
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	891b      	ldrh	r3, [r3, #8]
 800580a:	b29a      	uxth	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	895b      	ldrh	r3, [r3, #10]
 8005810:	b29b      	uxth	r3, r3
 8005812:	6839      	ldr	r1, [r7, #0]
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f7ff ff80 	bl	800571a <ff_peek_local>
 800581a:	4603      	mov	r3, r0
 800581c:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 800581e:	7dfb      	ldrb	r3, [r7, #23]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d021      	beq.n	8005868 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	889a      	ldrh	r2, [r3, #4]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	895b      	ldrh	r3, [r3, #10]
 800582c:	b29b      	uxth	r3, r3
 800582e:	82ba      	strh	r2, [r7, #20]
 8005830:	827b      	strh	r3, [r7, #18]
 8005832:	2301      	movs	r3, #1
 8005834:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8005836:	8a7a      	ldrh	r2, [r7, #18]
 8005838:	8a3b      	ldrh	r3, [r7, #16]
 800583a:	4413      	add	r3, r2
 800583c:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800583e:	8a7a      	ldrh	r2, [r7, #18]
 8005840:	89fb      	ldrh	r3, [r7, #14]
 8005842:	429a      	cmp	r2, r3
 8005844:	d804      	bhi.n	8005850 <tu_fifo_read+0x54>
 8005846:	89fa      	ldrh	r2, [r7, #14]
 8005848:	8abb      	ldrh	r3, [r7, #20]
 800584a:	005b      	lsls	r3, r3, #1
 800584c:	429a      	cmp	r2, r3
 800584e:	db08      	blt.n	8005862 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8005850:	8abb      	ldrh	r3, [r7, #20]
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	b29b      	uxth	r3, r3
 8005856:	425b      	negs	r3, r3
 8005858:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800585a:	89fa      	ldrh	r2, [r7, #14]
 800585c:	89bb      	ldrh	r3, [r7, #12]
 800585e:	4413      	add	r3, r2
 8005860:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8005862:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 8005868:	7dfb      	ldrb	r3, [r7, #23]
}
 800586a:	4618      	mov	r0, r3
 800586c:	3718      	adds	r7, #24
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8005872:	b580      	push	{r7, lr}
 8005874:	b08a      	sub	sp, #40	@ 0x28
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
 800587a:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	891b      	ldrh	r3, [r3, #8]
 8005880:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	61fb      	str	r3, [r7, #28]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	8899      	ldrh	r1, [r3, #4]
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	891b      	ldrh	r3, [r3, #8]
 800588e:	b29a      	uxth	r2, r3
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	895b      	ldrh	r3, [r3, #10]
 8005894:	b29b      	uxth	r3, r3
 8005896:	8379      	strh	r1, [r7, #26]
 8005898:	833a      	strh	r2, [r7, #24]
 800589a:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 800589c:	8b3a      	ldrh	r2, [r7, #24]
 800589e:	8afb      	ldrh	r3, [r7, #22]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d304      	bcc.n	80058ae <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 80058a4:	8b3a      	ldrh	r2, [r7, #24]
 80058a6:	8afb      	ldrh	r3, [r7, #22]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	e008      	b.n	80058c0 <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80058ae:	8b7b      	ldrh	r3, [r7, #26]
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	8b39      	ldrh	r1, [r7, #24]
 80058b6:	8afb      	ldrh	r3, [r7, #22]
 80058b8:	1acb      	subs	r3, r1, r3
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	4413      	add	r3, r2
 80058be:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 80058c0:	69fa      	ldr	r2, [r7, #28]
 80058c2:	8892      	ldrh	r2, [r2, #4]
 80058c4:	4293      	cmp	r3, r2
 80058c6:	bf2c      	ite	cs
 80058c8:	2301      	movcs	r3, #1
 80058ca:	2300      	movcc	r3, #0
 80058cc:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00d      	beq.n	80058ee <tu_fifo_write+0x7c>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	79db      	ldrb	r3, [r3, #7]
 80058d6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	f083 0301 	eor.w	r3, r3, #1
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d003      	beq.n	80058ee <tu_fifo_write+0x7c>
    ret = false;
 80058e6:	2300      	movs	r3, #0
 80058e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80058ec:	e046      	b.n	800597c <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	889b      	ldrh	r3, [r3, #4]
 80058f2:	817b      	strh	r3, [r7, #10]
 80058f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80058f6:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 80058f8:	e003      	b.n	8005902 <tu_fifo_write+0x90>
    idx -= depth;
 80058fa:	893a      	ldrh	r2, [r7, #8]
 80058fc:	897b      	ldrh	r3, [r7, #10]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8005902:	897a      	ldrh	r2, [r7, #10]
 8005904:	893b      	ldrh	r3, [r7, #8]
 8005906:	429a      	cmp	r2, r3
 8005908:	d9f7      	bls.n	80058fa <tu_fifo_write+0x88>
  return idx;
 800590a:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800590c:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005914:	6879      	ldr	r1, [r7, #4]
 8005916:	88c9      	ldrh	r1, [r1, #6]
 8005918:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800591c:	b289      	uxth	r1, r1
 800591e:	fb01 f202 	mul.w	r2, r1, r2
 8005922:	1898      	adds	r0, r3, r2
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	88db      	ldrh	r3, [r3, #6]
 8005928:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800592c:	b29b      	uxth	r3, r3
 800592e:	461a      	mov	r2, r3
 8005930:	6839      	ldr	r1, [r7, #0]
 8005932:	f005 f817 	bl	800a964 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	889b      	ldrh	r3, [r3, #4]
 800593a:	82bb      	strh	r3, [r7, #20]
 800593c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800593e:	827b      	strh	r3, [r7, #18]
 8005940:	2301      	movs	r3, #1
 8005942:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8005944:	8a7a      	ldrh	r2, [r7, #18]
 8005946:	8a3b      	ldrh	r3, [r7, #16]
 8005948:	4413      	add	r3, r2
 800594a:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800594c:	8a7a      	ldrh	r2, [r7, #18]
 800594e:	89fb      	ldrh	r3, [r7, #14]
 8005950:	429a      	cmp	r2, r3
 8005952:	d804      	bhi.n	800595e <tu_fifo_write+0xec>
 8005954:	89fa      	ldrh	r2, [r7, #14]
 8005956:	8abb      	ldrh	r3, [r7, #20]
 8005958:	005b      	lsls	r3, r3, #1
 800595a:	429a      	cmp	r2, r3
 800595c:	db08      	blt.n	8005970 <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800595e:	8abb      	ldrh	r3, [r7, #20]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	b29b      	uxth	r3, r3
 8005964:	425b      	negs	r3, r3
 8005966:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8005968:	89fa      	ldrh	r2, [r7, #14]
 800596a:	89bb      	ldrh	r3, [r7, #12]
 800596c:	4413      	add	r3, r2
 800596e:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8005970:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8005976:	2301      	movs	r3, #1
 8005978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800597c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005980:	4618      	mov	r0, r3
 8005982:	3728      	adds	r7, #40	@ 0x28
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	4603      	mov	r3, r0
 8005990:	6039      	str	r1, [r7, #0]
 8005992:	71fb      	strb	r3, [r7, #7]
 8005994:	4613      	mov	r3, r2
 8005996:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 80059b8:	b480      	push	{r7}
 80059ba:	af00      	add	r7, sp, #0
  return NULL;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 80059c8:	b480      	push	{r7}
 80059ca:	af00      	add	r7, sp, #0
  return NULL;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	4603      	mov	r3, r0
 80059e0:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 80059f0:	b480      	push	{r7}
 80059f2:	af00      	add	r7, sp, #0
}
 80059f4:	bf00      	nop
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 80059fe:	b480      	push	{r7}
 8005a00:	af00      	add	r7, sp, #0
}
 8005a02:	bf00      	nop
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	4603      	mov	r3, r0
 8005a14:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8005a16:	bf00      	nop
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr

08005a22 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8005a22:	b480      	push	{r7}
 8005a24:	af00      	add	r7, sp, #0
}
 8005a26:	bf00      	nop
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	4603      	mov	r3, r0
 8005a38:	603a      	str	r2, [r7, #0]
 8005a3a:	71fb      	strb	r3, [r7, #7]
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	370c      	adds	r7, #12
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr

08005a4e <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 8005a4e:	b480      	push	{r7}
 8005a50:	b083      	sub	sp, #12
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
 8005a56:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 8005a58:	2301      	movs	r3, #1
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8005a66:	b480      	push	{r7}
 8005a68:	b083      	sub	sp, #12
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	701a      	strb	r2, [r3, #0]
  return NULL;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	370c      	adds	r7, #12
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
	...

08005a84 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8005a88:	4b05      	ldr	r3, [pc, #20]	@ (8005aa0 <tud_inited+0x1c>)
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	2bff      	cmp	r3, #255	@ 0xff
 8005a8e:	bf14      	ite	ne
 8005a90:	2301      	movne	r3, #1
 8005a92:	2300      	moveq	r3, #0
 8005a94:	b2db      	uxtb	r3, r3
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr
 8005aa0:	20000009 	.word	0x20000009

08005aa4 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b08e      	sub	sp, #56	@ 0x38
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	4603      	mov	r3, r0
 8005aac:	6039      	str	r1, [r7, #0]
 8005aae:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8005ab0:	f7ff ffe8 	bl	8005a84 <tud_inited>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8005aba:	2301      	movs	r3, #1
 8005abc:	e0b0      	b.n	8005c20 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d10a      	bne.n	8005ada <tud_rhport_init+0x36>
 8005ac4:	4b58      	ldr	r3, [pc, #352]	@ (8005c28 <tud_rhport_init+0x184>)
 8005ac6:	61fb      	str	r3, [r7, #28]
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d000      	beq.n	8005ad6 <tud_rhport_init+0x32>
 8005ad4:	be00      	bkpt	0x0000
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	e0a2      	b.n	8005c20 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 8005ada:	222c      	movs	r2, #44	@ 0x2c
 8005adc:	2100      	movs	r1, #0
 8005ade:	4853      	ldr	r0, [pc, #332]	@ (8005c2c <tud_rhport_init+0x188>)
 8005ae0:	f004 fefe 	bl	800a8e0 <memset>
  _usbd_queued_setup = 0;
 8005ae4:	4b52      	ldr	r3, [pc, #328]	@ (8005c30 <tud_rhport_init+0x18c>)
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	701a      	strb	r2, [r3, #0]
 8005aea:	4b52      	ldr	r3, [pc, #328]	@ (8005c34 <tud_rhport_init+0x190>)
 8005aec:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8005aee:	bf00      	nop
 8005af0:	4b51      	ldr	r3, [pc, #324]	@ (8005c38 <tud_rhport_init+0x194>)
 8005af2:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	3304      	adds	r3, #4
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff f9ce 	bl	8004e9a <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8005afe:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8005b00:	4a4e      	ldr	r2, [pc, #312]	@ (8005c3c <tud_rhport_init+0x198>)
 8005b02:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8005b04:	4b4d      	ldr	r3, [pc, #308]	@ (8005c3c <tud_rhport_init+0x198>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10a      	bne.n	8005b22 <tud_rhport_init+0x7e>
 8005b0c:	4b46      	ldr	r3, [pc, #280]	@ (8005c28 <tud_rhport_init+0x184>)
 8005b0e:	623b      	str	r3, [r7, #32]
 8005b10:	6a3b      	ldr	r3, [r7, #32]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0301 	and.w	r3, r3, #1
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d000      	beq.n	8005b1e <tud_rhport_init+0x7a>
 8005b1c:	be00      	bkpt	0x0000
 8005b1e:	2300      	movs	r3, #0
 8005b20:	e07e      	b.n	8005c20 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8005b22:	4847      	ldr	r0, [pc, #284]	@ (8005c40 <tud_rhport_init+0x19c>)
 8005b24:	f7ff ff9f 	bl	8005a66 <usbd_app_driver_get_cb>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	4a46      	ldr	r2, [pc, #280]	@ (8005c44 <tud_rhport_init+0x1a0>)
 8005b2c:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 8005b2e:	4b44      	ldr	r3, [pc, #272]	@ (8005c40 <tud_rhport_init+0x19c>)
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	2bfc      	cmp	r3, #252	@ 0xfc
 8005b34:	d90a      	bls.n	8005b4c <tud_rhport_init+0xa8>
 8005b36:	4b3c      	ldr	r3, [pc, #240]	@ (8005c28 <tud_rhport_init+0x184>)
 8005b38:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d000      	beq.n	8005b48 <tud_rhport_init+0xa4>
 8005b46:	be00      	bkpt	0x0000
 8005b48:	2300      	movs	r3, #0
 8005b4a:	e069      	b.n	8005c20 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005b52:	e03f      	b.n	8005bd4 <tud_rhport_init+0x130>
 8005b54:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005b58:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8005b5e:	4b38      	ldr	r3, [pc, #224]	@ (8005c40 <tud_rhport_init+0x19c>)
 8005b60:	781b      	ldrb	r3, [r3, #0]
 8005b62:	7cfa      	ldrb	r2, [r7, #19]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d209      	bcs.n	8005b7c <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8005b68:	4b36      	ldr	r3, [pc, #216]	@ (8005c44 <tud_rhport_init+0x1a0>)
 8005b6a:	6819      	ldr	r1, [r3, #0]
 8005b6c:	7cfa      	ldrb	r2, [r7, #19]
 8005b6e:	4613      	mov	r3, r2
 8005b70:	00db      	lsls	r3, r3, #3
 8005b72:	4413      	add	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	440b      	add	r3, r1
 8005b78:	60fb      	str	r3, [r7, #12]
 8005b7a:	e00f      	b.n	8005b9c <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 8005b7c:	4b30      	ldr	r3, [pc, #192]	@ (8005c40 <tud_rhport_init+0x19c>)
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	7cfa      	ldrb	r2, [r7, #19]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005b86:	7cfb      	ldrb	r3, [r7, #19]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d807      	bhi.n	8005b9c <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 8005b8c:	7cfa      	ldrb	r2, [r7, #19]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	00db      	lsls	r3, r3, #3
 8005b92:	4413      	add	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	4a2c      	ldr	r2, [pc, #176]	@ (8005c48 <tud_rhport_init+0x1a4>)
 8005b98:	4413      	add	r3, r2
 8005b9a:	60fb      	str	r3, [r7, #12]
  return driver;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8005b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8005ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <tud_rhport_init+0x10a>
 8005ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d10a      	bne.n	8005bc4 <tud_rhport_init+0x120>
 8005bae:	4b1e      	ldr	r3, [pc, #120]	@ (8005c28 <tud_rhport_init+0x184>)
 8005bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0301 	and.w	r3, r3, #1
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d000      	beq.n	8005bc0 <tud_rhport_init+0x11c>
 8005bbe:	be00      	bkpt	0x0000
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	e02d      	b.n	8005c20 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8005bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005bca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005bce:	3301      	adds	r3, #1
 8005bd0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8005c40 <tud_rhport_init+0x19c>)
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	3303      	adds	r3, #3
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d3b7      	bcc.n	8005b54 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 8005be4:	4a19      	ldr	r2, [pc, #100]	@ (8005c4c <tud_rhport_init+0x1a8>)
 8005be6:	79fb      	ldrb	r3, [r7, #7]
 8005be8:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 8005bea:	79fb      	ldrb	r3, [r7, #7]
 8005bec:	6839      	ldr	r1, [r7, #0]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f002 fc26 	bl	8008440 <dcd_init>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	f083 0301 	eor.w	r3, r3, #1
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00a      	beq.n	8005c16 <tud_rhport_init+0x172>
 8005c00:	4b09      	ldr	r3, [pc, #36]	@ (8005c28 <tud_rhport_init+0x184>)
 8005c02:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0301 	and.w	r3, r3, #1
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d000      	beq.n	8005c12 <tud_rhport_init+0x16e>
 8005c10:	be00      	bkpt	0x0000
 8005c12:	2300      	movs	r3, #0
 8005c14:	e004      	b.n	8005c20 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 8005c16:	79fb      	ldrb	r3, [r7, #7]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f002 fcaf 	bl	800857c <dcd_int_enable>

  return true;
 8005c1e:	2301      	movs	r3, #1
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3738      	adds	r7, #56	@ 0x38
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	e000edf0 	.word	0xe000edf0
 8005c2c:	20004898 	.word	0x20004898
 8005c30:	200048c4 	.word	0x200048c4
 8005c34:	2000000c 	.word	0x2000000c
 8005c38:	20000014 	.word	0x20000014
 8005c3c:	20004990 	.word	0x20004990
 8005c40:	200048cc 	.word	0x200048cc
 8005c44:	200048c8 	.word	0x200048c8
 8005c48:	0800ab30 	.word	0x0800ab30
 8005c4c:	20000009 	.word	0x20000009

08005c50 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b088      	sub	sp, #32
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	4603      	mov	r3, r0
 8005c58:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	77fb      	strb	r3, [r7, #31]
 8005c5e:	e039      	b.n	8005cd4 <configuration_reset+0x84>
 8005c60:	7ffb      	ldrb	r3, [r7, #31]
 8005c62:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8005c64:	2300      	movs	r3, #0
 8005c66:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8005c68:	4b28      	ldr	r3, [pc, #160]	@ (8005d0c <configuration_reset+0xbc>)
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	7cfa      	ldrb	r2, [r7, #19]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d209      	bcs.n	8005c86 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 8005c72:	4b27      	ldr	r3, [pc, #156]	@ (8005d10 <configuration_reset+0xc0>)
 8005c74:	6819      	ldr	r1, [r3, #0]
 8005c76:	7cfa      	ldrb	r2, [r7, #19]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	4413      	add	r3, r2
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	440b      	add	r3, r1
 8005c82:	60fb      	str	r3, [r7, #12]
 8005c84:	e00f      	b.n	8005ca6 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 8005c86:	4b21      	ldr	r3, [pc, #132]	@ (8005d0c <configuration_reset+0xbc>)
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	7cfa      	ldrb	r2, [r7, #19]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005c90:	7cfb      	ldrb	r3, [r7, #19]
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d807      	bhi.n	8005ca6 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 8005c96:	7cfa      	ldrb	r2, [r7, #19]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	00db      	lsls	r3, r3, #3
 8005c9c:	4413      	add	r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	4a1c      	ldr	r2, [pc, #112]	@ (8005d14 <configuration_reset+0xc4>)
 8005ca2:	4413      	add	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]
  return driver;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8005ca8:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d109      	bne.n	8005cc4 <configuration_reset+0x74>
 8005cb0:	4b19      	ldr	r3, [pc, #100]	@ (8005d18 <configuration_reset+0xc8>)
 8005cb2:	617b      	str	r3, [r7, #20]
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d020      	beq.n	8005d02 <configuration_reset+0xb2>
 8005cc0:	be00      	bkpt	0x0000
 8005cc2:	e01e      	b.n	8005d02 <configuration_reset+0xb2>
    driver->reset(rhport);
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	79fa      	ldrb	r2, [r7, #7]
 8005cca:	4610      	mov	r0, r2
 8005ccc:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005cce:	7ffb      	ldrb	r3, [r7, #31]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	77fb      	strb	r3, [r7, #31]
 8005cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8005d0c <configuration_reset+0xbc>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	3303      	adds	r3, #3
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	7ffa      	ldrb	r2, [r7, #31]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d3be      	bcc.n	8005c60 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8005ce2:	222c      	movs	r2, #44	@ 0x2c
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	480d      	ldr	r0, [pc, #52]	@ (8005d1c <configuration_reset+0xcc>)
 8005ce8:	f004 fdfa 	bl	800a8e0 <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8005cec:	2210      	movs	r2, #16
 8005cee:	21ff      	movs	r1, #255	@ 0xff
 8005cf0:	480b      	ldr	r0, [pc, #44]	@ (8005d20 <configuration_reset+0xd0>)
 8005cf2:	f004 fdf5 	bl	800a8e0 <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 8005cf6:	220c      	movs	r2, #12
 8005cf8:	21ff      	movs	r1, #255	@ 0xff
 8005cfa:	480a      	ldr	r0, [pc, #40]	@ (8005d24 <configuration_reset+0xd4>)
 8005cfc:	f004 fdf0 	bl	800a8e0 <memset>
 8005d00:	e000      	b.n	8005d04 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 8005d02:	bf00      	nop
}
 8005d04:	3720      	adds	r7, #32
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	200048cc 	.word	0x200048cc
 8005d10:	200048c8 	.word	0x200048c8
 8005d14:	0800ab30 	.word	0x0800ab30
 8005d18:	e000edf0 	.word	0xe000edf0
 8005d1c:	20004898 	.word	0x20004898
 8005d20:	2000489c 	.word	0x2000489c
 8005d24:	200048ac 	.word	0x200048ac

08005d28 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b082      	sub	sp, #8
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	4603      	mov	r3, r0
 8005d30:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8005d32:	79fb      	ldrb	r3, [r7, #7]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7ff ff8b 	bl	8005c50 <configuration_reset>
  usbd_control_reset();
 8005d3a:	f001 fdc9 	bl	80078d0 <usbd_control_reset>
}
 8005d3e:	bf00      	nop
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
	...

08005d48 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 8005d48:	b590      	push	{r4, r7, lr}
 8005d4a:	b093      	sub	sp, #76	@ 0x4c
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	460b      	mov	r3, r1
 8005d52:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 8005d54:	f7ff fe96 	bl	8005a84 <tud_inited>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	f083 0301 	eor.w	r3, r3, #1
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f040 8191 	bne.w	8006088 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 8005d66:	4bb5      	ldr	r3, [pc, #724]	@ (800603c <tud_task_ext+0x2f4>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d6c:	f107 030c 	add.w	r3, r7, #12
 8005d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 8005d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2000      	movs	r0, #0
 8005d7c:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 8005d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d80:	3304      	adds	r3, #4
 8005d82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d84:	4618      	mov	r0, r3
 8005d86:	f7ff fd39 	bl	80057fc <tu_fifo_read>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 8005d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2001      	movs	r0, #1
 8005d96:	4798      	blx	r3

  return success;
 8005d98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d9c:	f083 0301 	eor.w	r3, r3, #1
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f040 8172 	bne.w	800608c <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8005da8:	7b7b      	ldrb	r3, [r7, #13]
 8005daa:	3b01      	subs	r3, #1
 8005dac:	2b07      	cmp	r3, #7
 8005dae:	f200 8153 	bhi.w	8006058 <tud_task_ext+0x310>
 8005db2:	a201      	add	r2, pc, #4	@ (adr r2, 8005db8 <tud_task_ext+0x70>)
 8005db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db8:	08005dd9 	.word	0x08005dd9
 8005dbc:	08005de9 	.word	0x08005de9
 8005dc0:	0800600b 	.word	0x0800600b
 8005dc4:	08005fbd 	.word	0x08005fbd
 8005dc8:	08005fe7 	.word	0x08005fe7
 8005dcc:	08005df7 	.word	0x08005df7
 8005dd0:	08005ea7 	.word	0x08005ea7
 8005dd4:	08005ffb 	.word	0x08005ffb
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8005dd8:	7b3b      	ldrb	r3, [r7, #12]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff ffa4 	bl	8005d28 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8005de0:	7c3a      	ldrb	r2, [r7, #16]
 8005de2:	4b97      	ldr	r3, [pc, #604]	@ (8006040 <tud_task_ext+0x2f8>)
 8005de4:	709a      	strb	r2, [r3, #2]
        break;
 8005de6:	e14e      	b.n	8006086 <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 8005de8:	7b3b      	ldrb	r3, [r7, #12]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7ff ff9c 	bl	8005d28 <usbd_reset>
        tud_umount_cb();
 8005df0:	f7ff fe05 	bl	80059fe <tud_umount_cb>
        break;
 8005df4:	e147      	b.n	8006086 <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 8005df6:	4b93      	ldr	r3, [pc, #588]	@ (8006044 <tud_task_ext+0x2fc>)
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d10a      	bne.n	8005e16 <tud_task_ext+0xce>
 8005e00:	4b91      	ldr	r3, [pc, #580]	@ (8006048 <tud_task_ext+0x300>)
 8005e02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f000 813f 	beq.w	8006090 <tud_task_ext+0x348>
 8005e12:	be00      	bkpt	0x0000
 8005e14:	e13c      	b.n	8006090 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 8005e16:	4b8b      	ldr	r3, [pc, #556]	@ (8006044 <tud_task_ext+0x2fc>)
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	3b01      	subs	r3, #1
 8005e1e:	b2da      	uxtb	r2, r3
 8005e20:	4b88      	ldr	r3, [pc, #544]	@ (8006044 <tud_task_ext+0x2fc>)
 8005e22:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8005e24:	4b87      	ldr	r3, [pc, #540]	@ (8006044 <tud_task_ext+0x2fc>)
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f040 811e 	bne.w	800606c <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8005e30:	4a83      	ldr	r2, [pc, #524]	@ (8006040 <tud_task_ext+0x2f8>)
 8005e32:	7813      	ldrb	r3, [r2, #0]
 8005e34:	f043 0301 	orr.w	r3, r3, #1
 8005e38:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 8005e3a:	4a81      	ldr	r2, [pc, #516]	@ (8006040 <tud_task_ext+0x2f8>)
 8005e3c:	f892 3020 	ldrb.w	r3, [r2, #32]
 8005e40:	f023 0301 	bic.w	r3, r3, #1
 8005e44:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8005e48:	4a7d      	ldr	r2, [pc, #500]	@ (8006040 <tud_task_ext+0x2f8>)
 8005e4a:	f892 3020 	ldrb.w	r3, [r2, #32]
 8005e4e:	f023 0304 	bic.w	r3, r3, #4
 8005e52:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 8005e56:	4a7a      	ldr	r2, [pc, #488]	@ (8006040 <tud_task_ext+0x2f8>)
 8005e58:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 8005e5c:	f023 0301 	bic.w	r3, r3, #1
 8005e60:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 8005e64:	4a76      	ldr	r2, [pc, #472]	@ (8006040 <tud_task_ext+0x2f8>)
 8005e66:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 8005e6a:	f023 0304 	bic.w	r3, r3, #4
 8005e6e:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 8005e72:	7b3a      	ldrb	r2, [r7, #12]
 8005e74:	f107 030c 	add.w	r3, r7, #12
 8005e78:	3304      	adds	r3, #4
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	4610      	mov	r0, r2
 8005e7e:	f000 f927 	bl	80060d0 <process_control_request>
 8005e82:	4603      	mov	r3, r0
 8005e84:	f083 0301 	eor.w	r3, r3, #1
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 80f0 	beq.w	8006070 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 8005e90:	7b3b      	ldrb	r3, [r7, #12]
 8005e92:	2100      	movs	r1, #0
 8005e94:	4618      	mov	r0, r3
 8005e96:	f002 fdf9 	bl	8008a8c <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 8005e9a:	7b3b      	ldrb	r3, [r7, #12]
 8005e9c:	2180      	movs	r1, #128	@ 0x80
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f002 fdf4 	bl	8008a8c <dcd_edpt_stall>
        }
        break;
 8005ea4:	e0e4      	b.n	8006070 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8005ea6:	7c3b      	ldrb	r3, [r7, #16]
 8005ea8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005eac:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005eb0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8005eb4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005eb8:	f003 030f 	and.w	r3, r3, #15
 8005ebc:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 8005ebe:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8005ec2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005ec6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8005eca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005ece:	09db      	lsrs	r3, r3, #7
 8005ed0:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8005ed2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8005ed6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005eda:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005ede:	4958      	ldr	r1, [pc, #352]	@ (8006040 <tud_task_ext+0x2f8>)
 8005ee0:	0052      	lsls	r2, r2, #1
 8005ee2:	440a      	add	r2, r1
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f103 0220 	add.w	r2, r3, #32
 8005eea:	7813      	ldrb	r3, [r2, #0]
 8005eec:	f023 0301 	bic.w	r3, r3, #1
 8005ef0:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8005ef2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005ef6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005efa:	4951      	ldr	r1, [pc, #324]	@ (8006040 <tud_task_ext+0x2f8>)
 8005efc:	0052      	lsls	r2, r2, #1
 8005efe:	440a      	add	r2, r1
 8005f00:	4413      	add	r3, r2
 8005f02:	f103 0220 	add.w	r2, r3, #32
 8005f06:	7813      	ldrb	r3, [r2, #0]
 8005f08:	f023 0304 	bic.w	r3, r3, #4
 8005f0c:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 8005f0e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d107      	bne.n	8005f26 <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8005f16:	7b38      	ldrb	r0, [r7, #12]
 8005f18:	7c7a      	ldrb	r2, [r7, #17]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8005f20:	f001 fd0c 	bl	800793c <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8005f24:	e0af      	b.n	8006086 <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8005f26:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005f2a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005f2e:	4944      	ldr	r1, [pc, #272]	@ (8006040 <tud_task_ext+0x2f8>)
 8005f30:	0052      	lsls	r2, r2, #1
 8005f32:	440a      	add	r2, r1
 8005f34:	4413      	add	r3, r2
 8005f36:	3314      	adds	r3, #20
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8005f42:	4b42      	ldr	r3, [pc, #264]	@ (800604c <tud_task_ext+0x304>)
 8005f44:	781b      	ldrb	r3, [r3, #0]
 8005f46:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d20a      	bcs.n	8005f64 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 8005f4e:	4b40      	ldr	r3, [pc, #256]	@ (8006050 <tud_task_ext+0x308>)
 8005f50:	6819      	ldr	r1, [r3, #0]
 8005f52:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8005f56:	4613      	mov	r3, r2
 8005f58:	00db      	lsls	r3, r3, #3
 8005f5a:	4413      	add	r3, r2
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	440b      	add	r3, r1
 8005f60:	623b      	str	r3, [r7, #32]
 8005f62:	e013      	b.n	8005f8c <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 8005f64:	4b39      	ldr	r3, [pc, #228]	@ (800604c <tud_task_ext+0x304>)
 8005f66:	781b      	ldrb	r3, [r3, #0]
 8005f68:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005f72:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d808      	bhi.n	8005f8c <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 8005f7a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8005f7e:	4613      	mov	r3, r2
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	4413      	add	r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4a33      	ldr	r2, [pc, #204]	@ (8006054 <tud_task_ext+0x30c>)
 8005f88:	4413      	add	r3, r2
 8005f8a:	623b      	str	r3, [r7, #32]
  return driver;
 8005f8c:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8005f8e:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 8005f90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d109      	bne.n	8005faa <tud_task_ext+0x262>
 8005f96:	4b2c      	ldr	r3, [pc, #176]	@ (8006048 <tud_task_ext+0x300>)
 8005f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d076      	beq.n	8006094 <tud_task_ext+0x34c>
 8005fa6:	be00      	bkpt	0x0000
 8005fa8:	e074      	b.n	8006094 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8005faa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fac:	699c      	ldr	r4, [r3, #24]
 8005fae:	7b38      	ldrb	r0, [r7, #12]
 8005fb0:	7c7a      	ldrb	r2, [r7, #17]
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8005fb8:	47a0      	blx	r4
        break;
 8005fba:	e064      	b.n	8006086 <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 8005fbc:	4b20      	ldr	r3, [pc, #128]	@ (8006040 <tud_task_ext+0x2f8>)
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d054      	beq.n	8006074 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8005fca:	4b1d      	ldr	r3, [pc, #116]	@ (8006040 <tud_task_ext+0x2f8>)
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	bf14      	ite	ne
 8005fd8:	2301      	movne	r3, #1
 8005fda:	2300      	moveq	r3, #0
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7ff fd14 	bl	8005a0c <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8005fe4:	e046      	b.n	8006074 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 8005fe6:	4b16      	ldr	r3, [pc, #88]	@ (8006040 <tud_task_ext+0x2f8>)
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d041      	beq.n	8006078 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 8005ff4:	f7ff fd15 	bl	8005a22 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8005ff8:	e03e      	b.n	8006078 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d03d      	beq.n	800607c <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	4610      	mov	r0, r2
 8006006:	4798      	blx	r3
        }
        break;
 8006008:	e038      	b.n	800607c <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800600a:	4b0d      	ldr	r3, [pc, #52]	@ (8006040 <tud_task_ext+0x2f8>)
 800600c:	78db      	ldrb	r3, [r3, #3]
 800600e:	b2db      	uxtb	r3, r3
 8006010:	61fb      	str	r3, [r7, #28]
 8006012:	2300      	movs	r3, #0
 8006014:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006016:	7efb      	ldrb	r3, [r7, #27]
 8006018:	69fa      	ldr	r2, [r7, #28]
 800601a:	fa22 f303 	lsr.w	r3, r2, r3
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b00      	cmp	r3, #0
 8006024:	bf14      	ite	ne
 8006026:	2301      	movne	r3, #1
 8006028:	2300      	moveq	r3, #0
 800602a:	b2db      	uxtb	r3, r3
 800602c:	2b00      	cmp	r3, #0
 800602e:	d027      	beq.n	8006080 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	4618      	mov	r0, r3
 8006034:	f7ff fcb6 	bl	80059a4 <tud_sof_cb>
        }
      break;
 8006038:	e022      	b.n	8006080 <tud_task_ext+0x338>
 800603a:	bf00      	nop
 800603c:	20004990 	.word	0x20004990
 8006040:	20004898 	.word	0x20004898
 8006044:	200048c4 	.word	0x200048c4
 8006048:	e000edf0 	.word	0xe000edf0
 800604c:	200048cc 	.word	0x200048cc
 8006050:	200048c8 	.word	0x200048c8
 8006054:	0800ab30 	.word	0x0800ab30

      default:
        TU_BREAKPOINT();
 8006058:	4b10      	ldr	r3, [pc, #64]	@ (800609c <tud_task_ext+0x354>)
 800605a:	637b      	str	r3, [r7, #52]	@ 0x34
 800605c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00d      	beq.n	8006084 <tud_task_ext+0x33c>
 8006068:	be00      	bkpt	0x0000
        break;
 800606a:	e00b      	b.n	8006084 <tud_task_ext+0x33c>
          break;
 800606c:	bf00      	nop
 800606e:	e67a      	b.n	8005d66 <tud_task_ext+0x1e>
        break;
 8006070:	bf00      	nop
 8006072:	e678      	b.n	8005d66 <tud_task_ext+0x1e>
        break;
 8006074:	bf00      	nop
 8006076:	e676      	b.n	8005d66 <tud_task_ext+0x1e>
        break;
 8006078:	bf00      	nop
 800607a:	e674      	b.n	8005d66 <tud_task_ext+0x1e>
        break;
 800607c:	bf00      	nop
 800607e:	e672      	b.n	8005d66 <tud_task_ext+0x1e>
      break;
 8006080:	bf00      	nop
 8006082:	e670      	b.n	8005d66 <tud_task_ext+0x1e>
        break;
 8006084:	bf00      	nop
  while (1) {
 8006086:	e66e      	b.n	8005d66 <tud_task_ext+0x1e>
    return;
 8006088:	bf00      	nop
 800608a:	e004      	b.n	8006096 <tud_task_ext+0x34e>
      return;
 800608c:	bf00      	nop
 800608e:	e002      	b.n	8006096 <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 8006090:	bf00      	nop
 8006092:	e000      	b.n	8006096 <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 8006094:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 8006096:	374c      	adds	r7, #76	@ 0x4c
 8006098:	46bd      	mov	sp, r7
 800609a:	bd90      	pop	{r4, r7, pc}
 800609c:	e000edf0 	.word	0xe000edf0

080060a0 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	4603      	mov	r3, r0
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
 80060ac:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	4618      	mov	r0, r3
 80060b4:	f001 fc18 	bl	80078e8 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	7bf8      	ldrb	r0, [r7, #15]
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	2101      	movs	r1, #1
 80060c2:	4798      	blx	r3
 80060c4:	4603      	mov	r3, r0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
	...

080060d0 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b09a      	sub	sp, #104	@ 0x68
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	4603      	mov	r3, r0
 80060d8:	6039      	str	r1, [r7, #0]
 80060da:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 80060dc:	2000      	movs	r0, #0
 80060de:	f001 fc03 	bl	80078e8 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	2b60      	cmp	r3, #96	@ 0x60
 80060ee:	d10a      	bne.n	8006106 <process_control_request+0x36>
 80060f0:	4ba8      	ldr	r3, [pc, #672]	@ (8006394 <process_control_request+0x2c4>)
 80060f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80060f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d000      	beq.n	8006102 <process_control_request+0x32>
 8006100:	be00      	bkpt	0x0000
 8006102:	2300      	movs	r3, #0
 8006104:	e2cf      	b.n	80066a6 <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b40      	cmp	r3, #64	@ 0x40
 8006112:	d10a      	bne.n	800612a <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 8006114:	48a0      	ldr	r0, [pc, #640]	@ (8006398 <process_control_request+0x2c8>)
 8006116:	f001 fbe7 	bl	80078e8 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800611a:	79fb      	ldrb	r3, [r7, #7]
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	2101      	movs	r1, #1
 8006120:	4618      	mov	r0, r3
 8006122:	f7ff fc85 	bl	8005a30 <tud_vendor_control_xfer_cb>
 8006126:	4603      	mov	r3, r0
 8006128:	e2bd      	b.n	80066a6 <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b02      	cmp	r3, #2
 8006136:	f000 81d5 	beq.w	80064e4 <process_control_request+0x414>
 800613a:	2b02      	cmp	r3, #2
 800613c:	f300 82a6 	bgt.w	800668c <process_control_request+0x5bc>
 8006140:	2b00      	cmp	r3, #0
 8006142:	d003      	beq.n	800614c <process_control_request+0x7c>
 8006144:	2b01      	cmp	r3, #1
 8006146:	f000 8157 	beq.w	80063f8 <process_control_request+0x328>
 800614a:	e29f      	b.n	800668c <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b20      	cmp	r3, #32
 8006158:	d14a      	bne.n	80061f0 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	889b      	ldrh	r3, [r3, #4]
 800615e:	b29b      	uxth	r3, r3
 8006160:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006162:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800616a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800616e:	2b0f      	cmp	r3, #15
 8006170:	d901      	bls.n	8006176 <process_control_request+0xa6>
 8006172:	2300      	movs	r3, #0
 8006174:	e297      	b.n	80066a6 <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006176:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800617a:	4a88      	ldr	r2, [pc, #544]	@ (800639c <process_control_request+0x2cc>)
 800617c:	4413      	add	r3, r2
 800617e:	791b      	ldrb	r3, [r3, #4]
 8006180:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 8006184:	2300      	movs	r3, #0
 8006186:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 8006188:	4b85      	ldr	r3, [pc, #532]	@ (80063a0 <process_control_request+0x2d0>)
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006190:	429a      	cmp	r2, r3
 8006192:	d20a      	bcs.n	80061aa <process_control_request+0xda>
    driver = &_app_driver[drvid];
 8006194:	4b83      	ldr	r3, [pc, #524]	@ (80063a4 <process_control_request+0x2d4>)
 8006196:	6819      	ldr	r1, [r3, #0]
 8006198:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800619c:	4613      	mov	r3, r2
 800619e:	00db      	lsls	r3, r3, #3
 80061a0:	4413      	add	r3, r2
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	440b      	add	r3, r1
 80061a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061a8:	e013      	b.n	80061d2 <process_control_request+0x102>
    drvid -= _app_driver_count;
 80061aa:	4b7d      	ldr	r3, [pc, #500]	@ (80063a0 <process_control_request+0x2d0>)
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80061b8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d808      	bhi.n	80061d2 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 80061c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80061c4:	4613      	mov	r3, r2
 80061c6:	00db      	lsls	r3, r3, #3
 80061c8:	4413      	add	r3, r2
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	4a76      	ldr	r2, [pc, #472]	@ (80063a8 <process_control_request+0x2d8>)
 80061ce:	4413      	add	r3, r2
 80061d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 80061d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80061d4:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 80061d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <process_control_request+0x110>
 80061dc:	2300      	movs	r3, #0
 80061de:	e262      	b.n	80066a6 <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 80061e0:	79fb      	ldrb	r3, [r7, #7]
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80061e6:	4618      	mov	r0, r3
 80061e8:	f7ff ff5a 	bl	80060a0 <invoke_class_control>
 80061ec:	4603      	mov	r3, r0
 80061ee:	e25a      	b.n	80066a6 <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00a      	beq.n	8006214 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 80061fe:	4b65      	ldr	r3, [pc, #404]	@ (8006394 <process_control_request+0x2c4>)
 8006200:	643b      	str	r3, [r7, #64]	@ 0x40
 8006202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d000      	beq.n	8006210 <process_control_request+0x140>
 800620e:	be00      	bkpt	0x0000
        return false;
 8006210:	2300      	movs	r3, #0
 8006212:	e248      	b.n	80066a6 <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	785b      	ldrb	r3, [r3, #1]
 8006218:	2b09      	cmp	r3, #9
 800621a:	f200 80e0 	bhi.w	80063de <process_control_request+0x30e>
 800621e:	a201      	add	r2, pc, #4	@ (adr r2, 8006224 <process_control_request+0x154>)
 8006220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006224:	080063ad 	.word	0x080063ad
 8006228:	08006371 	.word	0x08006371
 800622c:	080063df 	.word	0x080063df
 8006230:	0800634b 	.word	0x0800634b
 8006234:	080063df 	.word	0x080063df
 8006238:	0800624d 	.word	0x0800624d
 800623c:	08006331 	.word	0x08006331
 8006240:	080063df 	.word	0x080063df
 8006244:	08006271 	.word	0x08006271
 8006248:	08006289 	.word	0x08006289
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800624c:	6838      	ldr	r0, [r7, #0]
 800624e:	f001 fb5b 	bl	8007908 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	885b      	ldrh	r3, [r3, #2]
 8006256:	b29b      	uxth	r3, r3
 8006258:	b2da      	uxtb	r2, r3
 800625a:	79fb      	ldrb	r3, [r7, #7]
 800625c:	4611      	mov	r1, r2
 800625e:	4618      	mov	r0, r3
 8006260:	f002 f9dc 	bl	800861c <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8006264:	4a4d      	ldr	r2, [pc, #308]	@ (800639c <process_control_request+0x2cc>)
 8006266:	7813      	ldrb	r3, [r2, #0]
 8006268:	f043 0302 	orr.w	r3, r3, #2
 800626c:	7013      	strb	r3, [r2, #0]
        break;
 800626e:	e0c2      	b.n	80063f6 <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8006270:	4b4a      	ldr	r3, [pc, #296]	@ (800639c <process_control_request+0x2cc>)
 8006272:	785b      	ldrb	r3, [r3, #1]
 8006274:	b2db      	uxtb	r3, r3
 8006276:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8006278:	f107 0213 	add.w	r2, r7, #19
 800627c:	79f8      	ldrb	r0, [r7, #7]
 800627e:	2301      	movs	r3, #1
 8006280:	6839      	ldr	r1, [r7, #0]
 8006282:	f001 fab5 	bl	80077f0 <tud_control_xfer>
        }
        break;
 8006286:	e0b6      	b.n	80063f6 <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	885b      	ldrh	r3, [r3, #2]
 800628c:	b29b      	uxth	r3, r3
 800628e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 8006292:	4b42      	ldr	r3, [pc, #264]	@ (800639c <process_control_request+0x2cc>)
 8006294:	785b      	ldrb	r3, [r3, #1]
 8006296:	b2db      	uxtb	r3, r3
 8006298:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800629c:	429a      	cmp	r2, r3
 800629e:	d041      	beq.n	8006324 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 80062a0:	4b3e      	ldr	r3, [pc, #248]	@ (800639c <process_control_request+0x2cc>)
 80062a2:	785b      	ldrb	r3, [r3, #1]
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d014      	beq.n	80062d4 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 80062aa:	79fb      	ldrb	r3, [r7, #7]
 80062ac:	2100      	movs	r1, #0
 80062ae:	4618      	mov	r0, r3
 80062b0:	f002 fa32 	bl	8008718 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 80062b4:	79fb      	ldrb	r3, [r7, #7]
 80062b6:	4618      	mov	r0, r3
 80062b8:	f002 fa96 	bl	80087e8 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 80062bc:	4b37      	ldr	r3, [pc, #220]	@ (800639c <process_control_request+0x2cc>)
 80062be:	789b      	ldrb	r3, [r3, #2]
 80062c0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 80062c4:	79fb      	ldrb	r3, [r7, #7]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7ff fcc2 	bl	8005c50 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 80062cc:	4a33      	ldr	r2, [pc, #204]	@ (800639c <process_control_request+0x2cc>)
 80062ce:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80062d2:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 80062d4:	4a31      	ldr	r2, [pc, #196]	@ (800639c <process_control_request+0x2cc>)
 80062d6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80062da:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 80062dc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d102      	bne.n	80062ea <process_control_request+0x21a>
              tud_umount_cb();
 80062e4:	f7ff fb8b 	bl	80059fe <tud_umount_cb>
 80062e8:	e01c      	b.n	8006324 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 80062ea:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80062ee:	79fb      	ldrb	r3, [r7, #7]
 80062f0:	4611      	mov	r1, r2
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 f9e0 	bl	80066b8 <process_set_config>
 80062f8:	4603      	mov	r3, r0
 80062fa:	f083 0301 	eor.w	r3, r3, #1
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00d      	beq.n	8006320 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 8006304:	4b25      	ldr	r3, [pc, #148]	@ (800639c <process_control_request+0x2cc>)
 8006306:	2200      	movs	r2, #0
 8006308:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 800630a:	4b22      	ldr	r3, [pc, #136]	@ (8006394 <process_control_request+0x2c4>)
 800630c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800630e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b00      	cmp	r3, #0
 8006318:	d000      	beq.n	800631c <process_control_request+0x24c>
 800631a:	be00      	bkpt	0x0000
 800631c:	2300      	movs	r3, #0
 800631e:	e1c2      	b.n	80066a6 <process_control_request+0x5d6>
              }
              tud_mount_cb();
 8006320:	f7ff fb66 	bl	80059f0 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 8006324:	79fb      	ldrb	r3, [r7, #7]
 8006326:	6839      	ldr	r1, [r7, #0]
 8006328:	4618      	mov	r0, r3
 800632a:	f001 f9dd 	bl	80076e8 <tud_control_status>
        }
        break;
 800632e:	e062      	b.n	80063f6 <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 8006330:	79fb      	ldrb	r3, [r7, #7]
 8006332:	6839      	ldr	r1, [r7, #0]
 8006334:	4618      	mov	r0, r3
 8006336:	f000 faed 	bl	8006914 <process_get_descriptor>
 800633a:	4603      	mov	r3, r0
 800633c:	f083 0301 	eor.w	r3, r3, #1
 8006340:	b2db      	uxtb	r3, r3
 8006342:	2b00      	cmp	r3, #0
 8006344:	d056      	beq.n	80063f4 <process_control_request+0x324>
 8006346:	2300      	movs	r3, #0
 8006348:	e1ad      	b.n	80066a6 <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	885b      	ldrh	r3, [r3, #2]
 800634e:	b29b      	uxth	r3, r3
 8006350:	2b01      	cmp	r3, #1
 8006352:	d10b      	bne.n	800636c <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 8006354:	4a11      	ldr	r2, [pc, #68]	@ (800639c <process_control_request+0x2cc>)
 8006356:	7813      	ldrb	r3, [r2, #0]
 8006358:	f043 0308 	orr.w	r3, r3, #8
 800635c:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800635e:	79fb      	ldrb	r3, [r7, #7]
 8006360:	6839      	ldr	r1, [r7, #0]
 8006362:	4618      	mov	r0, r3
 8006364:	f001 f9c0 	bl	80076e8 <tud_control_status>
              break;
 8006368:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800636a:	e044      	b.n	80063f6 <process_control_request+0x326>
            default: return false;
 800636c:	2300      	movs	r3, #0
 800636e:	e19a      	b.n	80066a6 <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	885b      	ldrh	r3, [r3, #2]
 8006374:	b29b      	uxth	r3, r3
 8006376:	2b01      	cmp	r3, #1
 8006378:	d001      	beq.n	800637e <process_control_request+0x2ae>
 800637a:	2300      	movs	r3, #0
 800637c:	e193      	b.n	80066a6 <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800637e:	4a07      	ldr	r2, [pc, #28]	@ (800639c <process_control_request+0x2cc>)
 8006380:	7813      	ldrb	r3, [r2, #0]
 8006382:	f023 0308 	bic.w	r3, r3, #8
 8006386:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8006388:	79fb      	ldrb	r3, [r7, #7]
 800638a:	6839      	ldr	r1, [r7, #0]
 800638c:	4618      	mov	r0, r3
 800638e:	f001 f9ab 	bl	80076e8 <tud_control_status>
          break;
 8006392:	e030      	b.n	80063f6 <process_control_request+0x326>
 8006394:	e000edf0 	.word	0xe000edf0
 8006398:	08005a31 	.word	0x08005a31
 800639c:	20004898 	.word	0x20004898
 80063a0:	200048cc 	.word	0x200048cc
 80063a4:	200048c8 	.word	0x200048c8
 80063a8:	0800ab30 	.word	0x0800ab30

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 80063ac:	4b9b      	ldr	r3, [pc, #620]	@ (800661c <process_control_request+0x54c>)
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	095b      	lsrs	r3, r3, #5
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	f003 0301 	and.w	r3, r3, #1
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	4b98      	ldr	r3, [pc, #608]	@ (800661c <process_control_request+0x54c>)
 80063bc:	781b      	ldrb	r3, [r3, #0]
 80063be:	089b      	lsrs	r3, r3, #2
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	f003 0302 	and.w	r3, r3, #2
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	4313      	orrs	r3, r2
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 80063ce:	f107 0210 	add.w	r2, r7, #16
 80063d2:	79f8      	ldrb	r0, [r7, #7]
 80063d4:	2302      	movs	r3, #2
 80063d6:	6839      	ldr	r1, [r7, #0]
 80063d8:	f001 fa0a 	bl	80077f0 <tud_control_xfer>
          break;
 80063dc:	e00b      	b.n	80063f6 <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 80063de:	4b90      	ldr	r3, [pc, #576]	@ (8006620 <process_control_request+0x550>)
 80063e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80063e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0301 	and.w	r3, r3, #1
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d000      	beq.n	80063f0 <process_control_request+0x320>
 80063ee:	be00      	bkpt	0x0000
 80063f0:	2300      	movs	r3, #0
 80063f2:	e158      	b.n	80066a6 <process_control_request+0x5d6>
        break;
 80063f4:	bf00      	nop
      }
    break;
 80063f6:	e155      	b.n	80066a4 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	889b      	ldrh	r3, [r3, #4]
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006400:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006402:	b2db      	uxtb	r3, r3
 8006404:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8006408:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800640c:	2b0f      	cmp	r3, #15
 800640e:	d901      	bls.n	8006414 <process_control_request+0x344>
 8006410:	2300      	movs	r3, #0
 8006412:	e148      	b.n	80066a6 <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006414:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006418:	4a80      	ldr	r2, [pc, #512]	@ (800661c <process_control_request+0x54c>)
 800641a:	4413      	add	r3, r2
 800641c:	791b      	ldrb	r3, [r3, #4]
 800641e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8006422:	2300      	movs	r3, #0
 8006424:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8006426:	4b7f      	ldr	r3, [pc, #508]	@ (8006624 <process_control_request+0x554>)
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800642e:	429a      	cmp	r2, r3
 8006430:	d20a      	bcs.n	8006448 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 8006432:	4b7d      	ldr	r3, [pc, #500]	@ (8006628 <process_control_request+0x558>)
 8006434:	6819      	ldr	r1, [r3, #0]
 8006436:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800643a:	4613      	mov	r3, r2
 800643c:	00db      	lsls	r3, r3, #3
 800643e:	4413      	add	r3, r2
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	440b      	add	r3, r1
 8006444:	623b      	str	r3, [r7, #32]
 8006446:	e013      	b.n	8006470 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 8006448:	4b76      	ldr	r3, [pc, #472]	@ (8006624 <process_control_request+0x554>)
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006456:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800645a:	2b02      	cmp	r3, #2
 800645c:	d808      	bhi.n	8006470 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800645e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006462:	4613      	mov	r3, r2
 8006464:	00db      	lsls	r3, r3, #3
 8006466:	4413      	add	r3, r2
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	4a70      	ldr	r2, [pc, #448]	@ (800662c <process_control_request+0x55c>)
 800646c:	4413      	add	r3, r2
 800646e:	623b      	str	r3, [r7, #32]
  return driver;
 8006470:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006472:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8006474:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <process_control_request+0x3ae>
 800647a:	2300      	movs	r3, #0
 800647c:	e113      	b.n	80066a6 <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800647e:	79fb      	ldrb	r3, [r7, #7]
 8006480:	683a      	ldr	r2, [r7, #0]
 8006482:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006484:	4618      	mov	r0, r3
 8006486:	f7ff fe0b 	bl	80060a0 <invoke_class_control>
 800648a:	4603      	mov	r3, r0
 800648c:	f083 0301 	eor.w	r3, r3, #1
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b00      	cmp	r3, #0
 8006494:	f000 8105 	beq.w	80066a2 <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <process_control_request+0x3da>
 80064a6:	2300      	movs	r3, #0
 80064a8:	e0fd      	b.n	80066a6 <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 80064aa:	2000      	movs	r0, #0
 80064ac:	f001 fa1c 	bl	80078e8 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	785b      	ldrb	r3, [r3, #1]
 80064b4:	2b0a      	cmp	r3, #10
 80064b6:	d002      	beq.n	80064be <process_control_request+0x3ee>
 80064b8:	2b0b      	cmp	r3, #11
 80064ba:	d00a      	beq.n	80064d2 <process_control_request+0x402>
 80064bc:	e00f      	b.n	80064de <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 80064be:	2300      	movs	r3, #0
 80064c0:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 80064c2:	f107 020f 	add.w	r2, r7, #15
 80064c6:	79f8      	ldrb	r0, [r7, #7]
 80064c8:	2301      	movs	r3, #1
 80064ca:	6839      	ldr	r1, [r7, #0]
 80064cc:	f001 f990 	bl	80077f0 <tud_control_xfer>
            break;
 80064d0:	e007      	b.n	80064e2 <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 80064d2:	79fb      	ldrb	r3, [r7, #7]
 80064d4:	6839      	ldr	r1, [r7, #0]
 80064d6:	4618      	mov	r0, r3
 80064d8:	f001 f906 	bl	80076e8 <tud_control_status>
            break;
 80064dc:	e001      	b.n	80064e2 <process_control_request+0x412>

          default: return false;
 80064de:	2300      	movs	r3, #0
 80064e0:	e0e1      	b.n	80066a6 <process_control_request+0x5d6>
        }
      }
      break;
 80064e2:	e0de      	b.n	80066a2 <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	889b      	ldrh	r3, [r3, #4]
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	83bb      	strh	r3, [r7, #28]
 80064ec:	8bbb      	ldrh	r3, [r7, #28]
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80064f4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80064f8:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80064fa:	7fbb      	ldrb	r3, [r7, #30]
 80064fc:	f003 030f 	and.w	r3, r3, #15
 8006500:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8006502:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8006506:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800650a:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800650c:	7ffb      	ldrb	r3, [r7, #31]
 800650e:	09db      	lsrs	r3, r3, #7
 8006510:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8006512:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 8006516:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800651a:	2b05      	cmp	r3, #5
 800651c:	d90a      	bls.n	8006534 <process_control_request+0x464>
 800651e:	4b40      	ldr	r3, [pc, #256]	@ (8006620 <process_control_request+0x550>)
 8006520:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006522:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d000      	beq.n	8006530 <process_control_request+0x460>
 800652e:	be00      	bkpt	0x0000
 8006530:	2300      	movs	r3, #0
 8006532:	e0b8      	b.n	80066a6 <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8006534:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8006538:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800653c:	4937      	ldr	r1, [pc, #220]	@ (800661c <process_control_request+0x54c>)
 800653e:	0052      	lsls	r2, r2, #1
 8006540:	440a      	add	r2, r1
 8006542:	4413      	add	r3, r2
 8006544:	3314      	adds	r3, #20
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800654a:	2300      	movs	r3, #0
 800654c:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800654e:	4b35      	ldr	r3, [pc, #212]	@ (8006624 <process_control_request+0x554>)
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	7efa      	ldrb	r2, [r7, #27]
 8006554:	429a      	cmp	r2, r3
 8006556:	d209      	bcs.n	800656c <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 8006558:	4b33      	ldr	r3, [pc, #204]	@ (8006628 <process_control_request+0x558>)
 800655a:	6819      	ldr	r1, [r3, #0]
 800655c:	7efa      	ldrb	r2, [r7, #27]
 800655e:	4613      	mov	r3, r2
 8006560:	00db      	lsls	r3, r3, #3
 8006562:	4413      	add	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	440b      	add	r3, r1
 8006568:	617b      	str	r3, [r7, #20]
 800656a:	e00f      	b.n	800658c <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800656c:	4b2d      	ldr	r3, [pc, #180]	@ (8006624 <process_control_request+0x554>)
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	7efa      	ldrb	r2, [r7, #27]
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006576:	7efb      	ldrb	r3, [r7, #27]
 8006578:	2b02      	cmp	r3, #2
 800657a:	d807      	bhi.n	800658c <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800657c:	7efa      	ldrb	r2, [r7, #27]
 800657e:	4613      	mov	r3, r2
 8006580:	00db      	lsls	r3, r3, #3
 8006582:	4413      	add	r3, r2
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	4a29      	ldr	r2, [pc, #164]	@ (800662c <process_control_request+0x55c>)
 8006588:	4413      	add	r3, r2
 800658a:	617b      	str	r3, [r7, #20]
  return driver;
 800658c:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800658e:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006598:	b2db      	uxtb	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00c      	beq.n	80065b8 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800659e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d101      	bne.n	80065a8 <process_control_request+0x4d8>
 80065a4:	2300      	movs	r3, #0
 80065a6:	e07e      	b.n	80066a6 <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 80065a8:	79fb      	ldrb	r3, [r7, #7]
 80065aa:	683a      	ldr	r2, [r7, #0]
 80065ac:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7ff fd76 	bl	80060a0 <invoke_class_control>
 80065b4:	4603      	mov	r3, r0
 80065b6:	e076      	b.n	80066a6 <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	785b      	ldrb	r3, [r3, #1]
 80065bc:	2b03      	cmp	r3, #3
 80065be:	d01c      	beq.n	80065fa <process_control_request+0x52a>
 80065c0:	2b03      	cmp	r3, #3
 80065c2:	dc56      	bgt.n	8006672 <process_control_request+0x5a2>
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d002      	beq.n	80065ce <process_control_request+0x4fe>
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d016      	beq.n	80065fa <process_control_request+0x52a>
 80065cc:	e051      	b.n	8006672 <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 80065ce:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80065d2:	79fb      	ldrb	r3, [r7, #7]
 80065d4:	4611      	mov	r1, r2
 80065d6:	4618      	mov	r0, r3
 80065d8:	f001 f82e 	bl	8007638 <usbd_edpt_stalled>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <process_control_request+0x516>
 80065e2:	2301      	movs	r3, #1
 80065e4:	e000      	b.n	80065e8 <process_control_request+0x518>
 80065e6:	2300      	movs	r3, #0
 80065e8:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 80065ea:	f107 020c 	add.w	r2, r7, #12
 80065ee:	79f8      	ldrb	r0, [r7, #7]
 80065f0:	2302      	movs	r3, #2
 80065f2:	6839      	ldr	r1, [r7, #0]
 80065f4:	f001 f8fc 	bl	80077f0 <tud_control_xfer>
          }
          break;
 80065f8:	e047      	b.n	800668a <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	885b      	ldrh	r3, [r3, #2]
 80065fe:	b29b      	uxth	r3, r3
 8006600:	2b00      	cmp	r3, #0
 8006602:	d11c      	bne.n	800663e <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	785b      	ldrb	r3, [r3, #1]
 8006608:	2b01      	cmp	r3, #1
 800660a:	d111      	bne.n	8006630 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800660c:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8006610:	79fb      	ldrb	r3, [r7, #7]
 8006612:	4611      	mov	r1, r2
 8006614:	4618      	mov	r0, r3
 8006616:	f000 ffd1 	bl	80075bc <usbd_edpt_clear_stall>
 800661a:	e010      	b.n	800663e <process_control_request+0x56e>
 800661c:	20004898 	.word	0x20004898
 8006620:	e000edf0 	.word	0xe000edf0
 8006624:	200048cc 	.word	0x200048cc
 8006628:	200048c8 	.word	0x200048c8
 800662c:	0800ab30 	.word	0x0800ab30
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 8006630:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8006634:	79fb      	ldrb	r3, [r7, #7]
 8006636:	4611      	mov	r1, r2
 8006638:	4618      	mov	r0, r3
 800663a:	f000 ff81 	bl	8007540 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800663e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006640:	2b00      	cmp	r3, #0
 8006642:	d021      	beq.n	8006688 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8006644:	79fb      	ldrb	r3, [r7, #7]
 8006646:	683a      	ldr	r2, [r7, #0]
 8006648:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800664a:	4618      	mov	r0, r3
 800664c:	f7ff fd28 	bl	80060a0 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8006650:	2000      	movs	r0, #0
 8006652:	f001 f949 	bl	80078e8 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8006656:	4b16      	ldr	r3, [pc, #88]	@ (80066b0 <process_control_request+0x5e0>)
 8006658:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800665c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d110      	bne.n	8006688 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 8006666:	79fb      	ldrb	r3, [r7, #7]
 8006668:	6839      	ldr	r1, [r7, #0]
 800666a:	4618      	mov	r0, r3
 800666c:	f001 f83c 	bl	80076e8 <tud_control_status>
              }
            }
          }
          break;
 8006670:	e00a      	b.n	8006688 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8006672:	4b10      	ldr	r3, [pc, #64]	@ (80066b4 <process_control_request+0x5e4>)
 8006674:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006676:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b00      	cmp	r3, #0
 8006680:	d000      	beq.n	8006684 <process_control_request+0x5b4>
 8006682:	be00      	bkpt	0x0000
            return false;
 8006684:	2300      	movs	r3, #0
 8006686:	e00e      	b.n	80066a6 <process_control_request+0x5d6>
          break;
 8006688:	bf00      	nop
        }
      }
      break;
 800668a:	e00b      	b.n	80066a4 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800668c:	4b09      	ldr	r3, [pc, #36]	@ (80066b4 <process_control_request+0x5e4>)
 800668e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	2b00      	cmp	r3, #0
 800669a:	d000      	beq.n	800669e <process_control_request+0x5ce>
 800669c:	be00      	bkpt	0x0000
      return false;
 800669e:	2300      	movs	r3, #0
 80066a0:	e001      	b.n	80066a6 <process_control_request+0x5d6>
      break;
 80066a2:	bf00      	nop
  }

  return true;
 80066a4:	2301      	movs	r3, #1
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3768      	adds	r7, #104	@ 0x68
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	20004898 	.word	0x20004898
 80066b4:	e000edf0 	.word	0xe000edf0

080066b8 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b096      	sub	sp, #88	@ 0x58
 80066bc:	af00      	add	r7, sp, #0
 80066be:	4603      	mov	r3, r0
 80066c0:	460a      	mov	r2, r1
 80066c2:	71fb      	strb	r3, [r7, #7]
 80066c4:	4613      	mov	r3, r2
 80066c6:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 80066c8:	79bb      	ldrb	r3, [r7, #6]
 80066ca:	3b01      	subs	r3, #1
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7fa fb3e 	bl	8000d50 <tud_descriptor_configuration_cb>
 80066d4:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 80066d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d003      	beq.n	80066e4 <process_set_config+0x2c>
 80066dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066de:	785b      	ldrb	r3, [r3, #1]
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d00a      	beq.n	80066fa <process_set_config+0x42>
 80066e4:	4b85      	ldr	r3, [pc, #532]	@ (80068fc <process_set_config+0x244>)
 80066e6:	623b      	str	r3, [r7, #32]
 80066e8:	6a3b      	ldr	r3, [r7, #32]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d000      	beq.n	80066f6 <process_set_config+0x3e>
 80066f4:	be00      	bkpt	0x0000
 80066f6:	2300      	movs	r3, #0
 80066f8:	e0fb      	b.n	80068f2 <process_set_config+0x23a>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80066fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066fc:	79db      	ldrb	r3, [r3, #7]
 80066fe:	115b      	asrs	r3, r3, #5
 8006700:	f003 0301 	and.w	r3, r3, #1
 8006704:	b2d9      	uxtb	r1, r3
 8006706:	4a7e      	ldr	r2, [pc, #504]	@ (8006900 <process_set_config+0x248>)
 8006708:	7813      	ldrb	r3, [r2, #0]
 800670a:	f361 1304 	bfi	r3, r1, #4, #1
 800670e:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 8006710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006712:	79db      	ldrb	r3, [r3, #7]
 8006714:	119b      	asrs	r3, r3, #6
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	b2d9      	uxtb	r1, r3
 800671c:	4a78      	ldr	r2, [pc, #480]	@ (8006900 <process_set_config+0x248>)
 800671e:	7813      	ldrb	r3, [r2, #0]
 8006720:	f361 1345 	bfi	r3, r1, #5, #1
 8006724:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 8006726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006728:	3309      	adds	r3, #9
 800672a:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800672c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800672e:	885b      	ldrh	r3, [r3, #2]
 8006730:	b29b      	uxth	r3, r3
 8006732:	461a      	mov	r2, r3
 8006734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006736:	4413      	add	r3, r2
 8006738:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800673a:	e0d4      	b.n	80068e6 <process_set_config+0x22e>
  {
    uint8_t assoc_itf_count = 1;
 800673c:	2301      	movs	r3, #1
 800673e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8006742:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006744:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	3301      	adds	r3, #1
 800674a:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800674c:	2b0b      	cmp	r3, #11
 800674e:	d10f      	bne.n	8006770 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 8006750:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006752:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 8006754:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006756:	78db      	ldrb	r3, [r3, #3]
 8006758:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800675c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800675e:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	461a      	mov	r2, r3
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800676e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006770:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006772:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	3301      	adds	r3, #1
 8006778:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800677a:	2b04      	cmp	r3, #4
 800677c:	d00a      	beq.n	8006794 <process_set_config+0xdc>
 800677e:	4b5f      	ldr	r3, [pc, #380]	@ (80068fc <process_set_config+0x244>)
 8006780:	627b      	str	r3, [r7, #36]	@ 0x24
 8006782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 0301 	and.w	r3, r3, #1
 800678a:	2b00      	cmp	r3, #0
 800678c:	d000      	beq.n	8006790 <process_set_config+0xd8>
 800678e:	be00      	bkpt	0x0000
 8006790:	2300      	movs	r3, #0
 8006792:	e0ae      	b.n	80068f2 <process_set_config+0x23a>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 8006794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006796:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8006798:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800679a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 80067a0:	2300      	movs	r3, #0
 80067a2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80067a6:	e082      	b.n	80068ae <process_set_config+0x1f6>
 80067a8:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80067ac:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 80067ae:	2300      	movs	r3, #0
 80067b0:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 80067b2:	4b54      	ldr	r3, [pc, #336]	@ (8006904 <process_set_config+0x24c>)
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	7bfa      	ldrb	r2, [r7, #15]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d209      	bcs.n	80067d0 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 80067bc:	4b52      	ldr	r3, [pc, #328]	@ (8006908 <process_set_config+0x250>)
 80067be:	6819      	ldr	r1, [r3, #0]
 80067c0:	7bfa      	ldrb	r2, [r7, #15]
 80067c2:	4613      	mov	r3, r2
 80067c4:	00db      	lsls	r3, r3, #3
 80067c6:	4413      	add	r3, r2
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	440b      	add	r3, r1
 80067cc:	60bb      	str	r3, [r7, #8]
 80067ce:	e00f      	b.n	80067f0 <process_set_config+0x138>
    drvid -= _app_driver_count;
 80067d0:	4b4c      	ldr	r3, [pc, #304]	@ (8006904 <process_set_config+0x24c>)
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	7bfa      	ldrb	r2, [r7, #15]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80067da:	7bfb      	ldrb	r3, [r7, #15]
 80067dc:	2b02      	cmp	r3, #2
 80067de:	d807      	bhi.n	80067f0 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 80067e0:	7bfa      	ldrb	r2, [r7, #15]
 80067e2:	4613      	mov	r3, r2
 80067e4:	00db      	lsls	r3, r3, #3
 80067e6:	4413      	add	r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	4a48      	ldr	r2, [pc, #288]	@ (800690c <process_set_config+0x254>)
 80067ec:	4413      	add	r3, r2
 80067ee:	60bb      	str	r3, [r7, #8]
  return driver;
 80067f0:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 80067f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 80067f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d10a      	bne.n	8006810 <process_set_config+0x158>
 80067fa:	4b40      	ldr	r3, [pc, #256]	@ (80068fc <process_set_config+0x244>)
 80067fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d000      	beq.n	800680c <process_set_config+0x154>
 800680a:	be00      	bkpt	0x0000
 800680c:	2300      	movs	r3, #0
 800680e:	e070      	b.n	80068f2 <process_set_config+0x23a>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8006810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8006816:	79f8      	ldrb	r0, [r7, #7]
 8006818:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800681a:	4798      	blx	r3
 800681c:	4603      	mov	r3, r0
 800681e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8006820:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006822:	2b08      	cmp	r3, #8
 8006824:	d93e      	bls.n	80068a4 <process_set_config+0x1ec>
 8006826:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006828:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800682a:	429a      	cmp	r2, r3
 800682c:	d83a      	bhi.n	80068a4 <process_set_config+0x1ec>
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800682e:	2300      	movs	r3, #0
 8006830:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8006834:	e024      	b.n	8006880 <process_set_config+0x1c8>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 8006836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006838:	789a      	ldrb	r2, [r3, #2]
 800683a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800683e:	4413      	add	r3, r2
 8006840:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8006844:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8006848:	4a2d      	ldr	r2, [pc, #180]	@ (8006900 <process_set_config+0x248>)
 800684a:	4413      	add	r3, r2
 800684c:	791b      	ldrb	r3, [r3, #4]
 800684e:	2bff      	cmp	r3, #255	@ 0xff
 8006850:	d00a      	beq.n	8006868 <process_set_config+0x1b0>
 8006852:	4b2a      	ldr	r3, [pc, #168]	@ (80068fc <process_set_config+0x244>)
 8006854:	633b      	str	r3, [r7, #48]	@ 0x30
 8006856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0301 	and.w	r3, r3, #1
 800685e:	2b00      	cmp	r3, #0
 8006860:	d000      	beq.n	8006864 <process_set_config+0x1ac>
 8006862:	be00      	bkpt	0x0000
 8006864:	2300      	movs	r3, #0
 8006866:	e044      	b.n	80068f2 <process_set_config+0x23a>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 8006868:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800686c:	4a24      	ldr	r2, [pc, #144]	@ (8006900 <process_set_config+0x248>)
 800686e:	4413      	add	r3, r2
 8006870:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8006874:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8006876:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800687a:	3301      	adds	r3, #1
 800687c:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8006880:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8006884:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006888:	429a      	cmp	r2, r3
 800688a:	d3d4      	bcc.n	8006836 <process_set_config+0x17e>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800688c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8006890:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006892:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006894:	481e      	ldr	r0, [pc, #120]	@ (8006910 <process_set_config+0x258>)
 8006896:	f003 fb93 	bl	8009fc0 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800689a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800689c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800689e:	4413      	add	r3, r2
 80068a0:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 80068a2:	e00d      	b.n	80068c0 <process_set_config+0x208>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 80068a4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80068a8:	3301      	adds	r3, #1
 80068aa:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80068ae:	4b15      	ldr	r3, [pc, #84]	@ (8006904 <process_set_config+0x24c>)
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	3303      	adds	r3, #3
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80068ba:	429a      	cmp	r2, r3
 80068bc:	f4ff af74 	bcc.w	80067a8 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 80068c0:	4b10      	ldr	r3, [pc, #64]	@ (8006904 <process_set_config+0x24c>)
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	3303      	adds	r3, #3
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d30a      	bcc.n	80068e6 <process_set_config+0x22e>
 80068d0:	4b0a      	ldr	r3, [pc, #40]	@ (80068fc <process_set_config+0x244>)
 80068d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0301 	and.w	r3, r3, #1
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d000      	beq.n	80068e2 <process_set_config+0x22a>
 80068e0:	be00      	bkpt	0x0000
 80068e2:	2300      	movs	r3, #0
 80068e4:	e005      	b.n	80068f2 <process_set_config+0x23a>
  while( p_desc < desc_end )
 80068e6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80068e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068ea:	429a      	cmp	r2, r3
 80068ec:	f4ff af26 	bcc.w	800673c <process_set_config+0x84>
  }

  return true;
 80068f0:	2301      	movs	r3, #1
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3758      	adds	r7, #88	@ 0x58
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	e000edf0 	.word	0xe000edf0
 8006900:	20004898 	.word	0x20004898
 8006904:	200048cc 	.word	0x200048cc
 8006908:	200048c8 	.word	0x200048c8
 800690c:	0800ab30 	.word	0x0800ab30
 8006910:	200048ac 	.word	0x200048ac

08006914 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b094      	sub	sp, #80	@ 0x50
 8006918:	af00      	add	r7, sp, #0
 800691a:	4603      	mov	r3, r0
 800691c:	6039      	str	r1, [r7, #0]
 800691e:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	885b      	ldrh	r3, [r3, #2]
 8006924:	b29b      	uxth	r3, r3
 8006926:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8006928:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800692a:	0a1b      	lsrs	r3, r3, #8
 800692c:	b29b      	uxth	r3, r3
 800692e:	b2db      	uxtb	r3, r3
 8006930:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	885b      	ldrh	r3, [r3, #2]
 8006938:	b29b      	uxth	r3, r3
 800693a:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800693c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800693e:	b2db      	uxtb	r3, r3
 8006940:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8006944:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006948:	3b01      	subs	r3, #1
 800694a:	2b0e      	cmp	r3, #14
 800694c:	f200 80b4 	bhi.w	8006ab8 <process_get_descriptor+0x1a4>
 8006950:	a201      	add	r2, pc, #4	@ (adr r2, 8006958 <process_get_descriptor+0x44>)
 8006952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006956:	bf00      	nop
 8006958:	08006995 	.word	0x08006995
 800695c:	080069f9 	.word	0x080069f9
 8006960:	08006a5f 	.word	0x08006a5f
 8006964:	08006ab9 	.word	0x08006ab9
 8006968:	08006ab9 	.word	0x08006ab9
 800696c:	08006a93 	.word	0x08006a93
 8006970:	080069f9 	.word	0x080069f9
 8006974:	08006ab9 	.word	0x08006ab9
 8006978:	08006ab9 	.word	0x08006ab9
 800697c:	08006ab9 	.word	0x08006ab9
 8006980:	08006ab9 	.word	0x08006ab9
 8006984:	08006ab9 	.word	0x08006ab9
 8006988:	08006ab9 	.word	0x08006ab9
 800698c:	08006ab9 	.word	0x08006ab9
 8006990:	080069c7 	.word	0x080069c7
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8006994:	f7fa f9d2 	bl	8000d3c <tud_descriptor_device_cb>
 8006998:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800699a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800699c:	2b00      	cmp	r3, #0
 800699e:	d10a      	bne.n	80069b6 <process_get_descriptor+0xa2>
 80069a0:	4b48      	ldr	r3, [pc, #288]	@ (8006ac4 <process_get_descriptor+0x1b0>)
 80069a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0301 	and.w	r3, r3, #1
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d000      	beq.n	80069b2 <process_get_descriptor+0x9e>
 80069b0:	be00      	bkpt	0x0000
 80069b2:	2300      	movs	r3, #0
 80069b4:	e081      	b.n	8006aba <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 80069b6:	79f8      	ldrb	r0, [r7, #7]
 80069b8:	2312      	movs	r3, #18
 80069ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069bc:	6839      	ldr	r1, [r7, #0]
 80069be:	f000 ff17 	bl	80077f0 <tud_control_xfer>
 80069c2:	4603      	mov	r3, r0
 80069c4:	e079      	b.n	8006aba <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 80069c6:	f7fe fff7 	bl	80059b8 <tud_descriptor_bos_cb>
 80069ca:	4603      	mov	r3, r0
 80069cc:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 80069ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d101      	bne.n	80069d8 <process_get_descriptor+0xc4>
 80069d4:	2300      	movs	r3, #0
 80069d6:	e070      	b.n	8006aba <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 80069d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069da:	3302      	adds	r3, #2
 80069dc:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 80069de:	6a3b      	ldr	r3, [r7, #32]
 80069e0:	881b      	ldrh	r3, [r3, #0]
 80069e2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 80069e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80069ec:	79f8      	ldrb	r0, [r7, #7]
 80069ee:	6839      	ldr	r1, [r7, #0]
 80069f0:	f000 fefe 	bl	80077f0 <tud_control_xfer>
 80069f4:	4603      	mov	r3, r0
 80069f6:	e060      	b.n	8006aba <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 80069f8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d114      	bne.n	8006a2a <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8006a00:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7fa f9a3 	bl	8000d50 <tud_descriptor_configuration_cb>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 8006a0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d116      	bne.n	8006a42 <process_get_descriptor+0x12e>
 8006a14:	4b2b      	ldr	r3, [pc, #172]	@ (8006ac4 <process_get_descriptor+0x1b0>)
 8006a16:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0301 	and.w	r3, r3, #1
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d000      	beq.n	8006a26 <process_get_descriptor+0x112>
 8006a24:	be00      	bkpt	0x0000
 8006a26:	2300      	movs	r3, #0
 8006a28:	e047      	b.n	8006aba <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8006a2a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7fe ffd2 	bl	80059d8 <tud_descriptor_other_speed_configuration_cb>
 8006a34:	4603      	mov	r3, r0
 8006a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 8006a38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <process_get_descriptor+0x12e>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	e03b      	b.n	8006aba <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8006a42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a44:	3302      	adds	r3, #2
 8006a46:	61fb      	str	r3, [r7, #28]
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	881b      	ldrh	r3, [r3, #0]
 8006a4c:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8006a4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a50:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006a52:	79f8      	ldrb	r0, [r7, #7]
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	f000 fecb 	bl	80077f0 <tud_control_xfer>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	e02d      	b.n	8006aba <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	889b      	ldrh	r3, [r3, #4]
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006a68:	4611      	mov	r1, r2
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7fa f98c 	bl	8000d88 <tud_descriptor_string_cb>
 8006a70:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 8006a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d101      	bne.n	8006a7c <process_get_descriptor+0x168>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	e01e      	b.n	8006aba <process_get_descriptor+0x1a6>
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7e:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8006a80:	69bb      	ldr	r3, [r7, #24]
 8006a82:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8006a84:	79f8      	ldrb	r0, [r7, #7]
 8006a86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a88:	6839      	ldr	r1, [r7, #0]
 8006a8a:	f000 feb1 	bl	80077f0 <tud_control_xfer>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	e013      	b.n	8006aba <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8006a92:	f7fe ff99 	bl	80059c8 <tud_descriptor_device_qualifier_cb>
 8006a96:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 8006a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <process_get_descriptor+0x18e>
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	e00b      	b.n	8006aba <process_get_descriptor+0x1a6>
 8006aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aa4:	617b      	str	r3, [r7, #20]
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8006aaa:	79f8      	ldrb	r0, [r7, #7]
 8006aac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006aae:	6839      	ldr	r1, [r7, #0]
 8006ab0:	f000 fe9e 	bl	80077f0 <tud_control_xfer>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	e000      	b.n	8006aba <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 8006ab8:	2300      	movs	r3, #0
  }
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3750      	adds	r7, #80	@ 0x50
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	e000edf0 	.word	0xe000edf0

08006ac8 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 8006ac8:	b590      	push	{r4, r7, lr}
 8006aca:	b0a5      	sub	sp, #148	@ 0x94
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	785b      	ldrb	r3, [r3, #1]
 8006ade:	3b02      	subs	r3, #2
 8006ae0:	2b05      	cmp	r3, #5
 8006ae2:	f200 823c 	bhi.w	8006f5e <dcd_event_handler+0x496>
 8006ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8006aec <dcd_event_handler+0x24>)
 8006ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aec:	08006b05 	.word	0x08006b05
 8006af0:	08006b75 	.word	0x08006b75
 8006af4:	08006b31 	.word	0x08006b31
 8006af8:	08006b53 	.word	0x08006b53
 8006afc:	08006dd5 	.word	0x08006dd5
 8006b00:	08006deb 	.word	0x08006deb
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8006b04:	4aad      	ldr	r2, [pc, #692]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006b06:	7813      	ldrb	r3, [r2, #0]
 8006b08:	f023 0301 	bic.w	r3, r3, #1
 8006b0c:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 8006b0e:	4aab      	ldr	r2, [pc, #684]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006b10:	7813      	ldrb	r3, [r2, #0]
 8006b12:	f023 0302 	bic.w	r3, r3, #2
 8006b16:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 8006b18:	4ba8      	ldr	r3, [pc, #672]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 8006b1e:	4aa7      	ldr	r2, [pc, #668]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006b20:	7813      	ldrb	r3, [r2, #0]
 8006b22:	f023 0304 	bic.w	r3, r3, #4
 8006b26:	7013      	strb	r3, [r2, #0]
      send = true;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006b2e:	e221      	b.n	8006f74 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8006b30:	4ba2      	ldr	r3, [pc, #648]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f000 8213 	beq.w	8006f66 <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 8006b40:	4a9e      	ldr	r2, [pc, #632]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006b42:	7813      	ldrb	r3, [r2, #0]
 8006b44:	f043 0304 	orr.w	r3, r3, #4
 8006b48:	7013      	strb	r3, [r2, #0]
        send = true;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8006b50:	e209      	b.n	8006f66 <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 8006b52:	4b9a      	ldr	r3, [pc, #616]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 8204 	beq.w	8006f6a <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 8006b62:	4a96      	ldr	r2, [pc, #600]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006b64:	7813      	ldrb	r3, [r2, #0]
 8006b66:	f023 0304 	bic.w	r3, r3, #4
 8006b6a:	7013      	strb	r3, [r2, #0]
        send = true;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8006b72:	e1fa      	b.n	8006f6a <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006b74:	2300      	movs	r3, #0
 8006b76:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8006b7a:	e044      	b.n	8006c06 <dcd_event_handler+0x13e>
 8006b7c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8006b80:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 8006b84:	2300      	movs	r3, #0
 8006b86:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 8006b88:	4b8d      	ldr	r3, [pc, #564]	@ (8006dc0 <dcd_event_handler+0x2f8>)
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d20a      	bcs.n	8006baa <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 8006b94:	4b8b      	ldr	r3, [pc, #556]	@ (8006dc4 <dcd_event_handler+0x2fc>)
 8006b96:	6819      	ldr	r1, [r3, #0]
 8006b98:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006b9c:	4613      	mov	r3, r2
 8006b9e:	00db      	lsls	r3, r3, #3
 8006ba0:	4413      	add	r3, r2
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	440b      	add	r3, r1
 8006ba6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ba8:	e013      	b.n	8006bd2 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 8006baa:	4b85      	ldr	r3, [pc, #532]	@ (8006dc0 <dcd_event_handler+0x2f8>)
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006bb8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d808      	bhi.n	8006bd2 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 8006bc0:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	00db      	lsls	r3, r3, #3
 8006bc8:	4413      	add	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4a7e      	ldr	r2, [pc, #504]	@ (8006dc8 <dcd_event_handler+0x300>)
 8006bce:	4413      	add	r3, r2
 8006bd0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 8006bd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 8006bd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 8006bd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00d      	beq.n	8006bfc <dcd_event_handler+0x134>
 8006be0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006be4:	6a1b      	ldr	r3, [r3, #32]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d008      	beq.n	8006bfc <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 8006bea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	7810      	ldrb	r0, [r2, #0]
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	6852      	ldr	r2, [r2, #4]
 8006bf8:	4611      	mov	r1, r2
 8006bfa:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006bfc:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8006c00:	3301      	adds	r3, #1
 8006c02:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8006c06:	4b6e      	ldr	r3, [pc, #440]	@ (8006dc0 <dcd_event_handler+0x2f8>)
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	3303      	adds	r3, #3
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d3b2      	bcc.n	8006b7c <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 8006c16:	4b69      	ldr	r3, [pc, #420]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d05a      	beq.n	8006cda <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 8006c24:	4a65      	ldr	r2, [pc, #404]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006c26:	7813      	ldrb	r3, [r2, #0]
 8006c28:	f023 0304 	bic.w	r3, r3, #4
 8006c2c:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 8006c2e:	f107 0314 	add.w	r3, r7, #20
 8006c32:	2200      	movs	r2, #0
 8006c34:	601a      	str	r2, [r3, #0]
 8006c36:	605a      	str	r2, [r3, #4]
 8006c38:	609a      	str	r2, [r3, #8]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	753b      	strb	r3, [r7, #20]
 8006c40:	2305      	movs	r3, #5
 8006c42:	757b      	strb	r3, [r7, #21]
 8006c44:	f107 0314 	add.w	r3, r7, #20
 8006c48:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c4a:	78fb      	ldrb	r3, [r7, #3]
 8006c4c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006c50:	4b5e      	ldr	r3, [pc, #376]	@ (8006dcc <dcd_event_handler+0x304>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c5a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006c5e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8006c62:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006c66:	f083 0301 	eor.w	r3, r3, #1
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d003      	beq.n	8006c78 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 8006c70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2000      	movs	r0, #0
 8006c76:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 8006c78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c7a:	3304      	adds	r3, #4
 8006c7c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7fe fdf7 	bl	8005872 <tu_fifo_write>
 8006c84:	4603      	mov	r3, r0
 8006c86:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 8006c8a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006c8e:	f083 0301 	eor.w	r3, r3, #1
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d003      	beq.n	8006ca0 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 8006c98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2001      	movs	r0, #1
 8006c9e:	4798      	blx	r3
  }

  return success;
 8006ca0:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006ca4:	f083 0301 	eor.w	r3, r3, #1
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d009      	beq.n	8006cc2 <dcd_event_handler+0x1fa>
 8006cae:	4b48      	ldr	r3, [pc, #288]	@ (8006dd0 <dcd_event_handler+0x308>)
 8006cb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 0301 	and.w	r3, r3, #1
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d00c      	beq.n	8006cd8 <dcd_event_handler+0x210>
 8006cbe:	be00      	bkpt	0x0000
 8006cc0:	e00a      	b.n	8006cd8 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8006cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cc4:	7818      	ldrb	r0, [r3, #0]
 8006cc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cc8:	785b      	ldrb	r3, [r3, #1]
 8006cca:	4619      	mov	r1, r3
 8006ccc:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006cd0:	461a      	mov	r2, r3
 8006cd2:	f7fe fe59 	bl	8005988 <tud_event_hook_cb>
  return true;
 8006cd6:	e000      	b.n	8006cda <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006cd8:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8006cda:	4b38      	ldr	r3, [pc, #224]	@ (8006dbc <dcd_event_handler+0x2f4>)
 8006cdc:	78db      	ldrb	r3, [r3, #3]
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006ce8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8006cec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006cee:	fa22 f303 	lsr.w	r3, r2, r3
 8006cf2:	f003 0301 	and.w	r3, r3, #1
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	bf14      	ite	ne
 8006cfa:	2301      	movne	r3, #1
 8006cfc:	2300      	moveq	r3, #0
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f000 8134 	beq.w	8006f6e <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 8006d06:	f107 0308 	add.w	r3, r7, #8
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	605a      	str	r2, [r3, #4]
 8006d10:	609a      	str	r2, [r3, #8]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	723b      	strb	r3, [r7, #8]
 8006d18:	2303      	movs	r3, #3
 8006d1a:	727b      	strb	r3, [r7, #9]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	60fb      	str	r3, [r7, #12]
 8006d22:	f107 0308 	add.w	r3, r7, #8
 8006d26:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d28:	78fb      	ldrb	r3, [r7, #3]
 8006d2a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006d2e:	4b27      	ldr	r3, [pc, #156]	@ (8006dcc <dcd_event_handler+0x304>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d38:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006d3c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 8006d40:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006d44:	f083 0301 	eor.w	r3, r3, #1
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d003      	beq.n	8006d56 <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 8006d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2000      	movs	r0, #0
 8006d54:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8006d56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d58:	3304      	adds	r3, #4
 8006d5a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f7fe fd88 	bl	8005872 <tu_fifo_write>
 8006d62:	4603      	mov	r3, r0
 8006d64:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 8006d68:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006d6c:	f083 0301 	eor.w	r3, r3, #1
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d003      	beq.n	8006d7e <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 8006d76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	2001      	movs	r0, #1
 8006d7c:	4798      	blx	r3
  return success;
 8006d7e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006d82:	f083 0301 	eor.w	r3, r3, #1
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d009      	beq.n	8006da0 <dcd_event_handler+0x2d8>
 8006d8c:	4b10      	ldr	r3, [pc, #64]	@ (8006dd0 <dcd_event_handler+0x308>)
 8006d8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00c      	beq.n	8006db6 <dcd_event_handler+0x2ee>
 8006d9c:	be00      	bkpt	0x0000
 8006d9e:	e00a      	b.n	8006db6 <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8006da0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006da2:	7818      	ldrb	r0, [r3, #0]
 8006da4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006da6:	785b      	ldrb	r3, [r3, #1]
 8006da8:	4619      	mov	r1, r3
 8006daa:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006dae:	461a      	mov	r2, r3
 8006db0:	f7fe fdea 	bl	8005988 <tud_event_hook_cb>
  return true;
 8006db4:	e000      	b.n	8006db8 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006db6:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 8006db8:	e0d9      	b.n	8006f6e <dcd_event_handler+0x4a6>
 8006dba:	bf00      	nop
 8006dbc:	20004898 	.word	0x20004898
 8006dc0:	200048cc 	.word	0x200048cc
 8006dc4:	200048c8 	.word	0x200048c8
 8006dc8:	0800ab30 	.word	0x0800ab30
 8006dcc:	20004990 	.word	0x20004990
 8006dd0:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 8006dd4:	4b90      	ldr	r3, [pc, #576]	@ (8007018 <dcd_event_handler+0x550>)
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	3301      	adds	r3, #1
 8006ddc:	b2da      	uxtb	r2, r3
 8006dde:	4b8e      	ldr	r3, [pc, #568]	@ (8007018 <dcd_event_handler+0x550>)
 8006de0:	701a      	strb	r2, [r3, #0]
      send = true;
 8006de2:	2301      	movs	r3, #1
 8006de4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006de8:	e0c4      	b.n	8006f74 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	791b      	ldrb	r3, [r3, #4]
 8006dee:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 8006df2:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8006df6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006dfa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006dfe:	f003 030f 	and.w	r3, r3, #15
 8006e02:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 8006e04:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 8006e08:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8006e0c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006e10:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006e14:	09db      	lsrs	r3, r3, #7
 8006e16:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8006e18:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 8006e22:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	f000 80a3 	beq.w	8006f72 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006e2c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006e30:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006e34:	4979      	ldr	r1, [pc, #484]	@ (800701c <dcd_event_handler+0x554>)
 8006e36:	0052      	lsls	r2, r2, #1
 8006e38:	440a      	add	r2, r1
 8006e3a:	4413      	add	r3, r2
 8006e3c:	3314      	adds	r3, #20
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 8006e44:	2300      	movs	r3, #0
 8006e46:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 8006e48:	4b75      	ldr	r3, [pc, #468]	@ (8007020 <dcd_event_handler+0x558>)
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d20a      	bcs.n	8006e6a <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 8006e54:	4b73      	ldr	r3, [pc, #460]	@ (8007024 <dcd_event_handler+0x55c>)
 8006e56:	6819      	ldr	r1, [r3, #0]
 8006e58:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	00db      	lsls	r3, r3, #3
 8006e60:	4413      	add	r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	440b      	add	r3, r1
 8006e66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e68:	e013      	b.n	8006e92 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 8006e6a:	4b6d      	ldr	r3, [pc, #436]	@ (8007020 <dcd_event_handler+0x558>)
 8006e6c:	781b      	ldrb	r3, [r3, #0]
 8006e6e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006e78:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8006e7c:	2b02      	cmp	r3, #2
 8006e7e:	d808      	bhi.n	8006e92 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 8006e80:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006e84:	4613      	mov	r3, r2
 8006e86:	00db      	lsls	r3, r3, #3
 8006e88:	4413      	add	r3, r2
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	4a66      	ldr	r2, [pc, #408]	@ (8007028 <dcd_event_handler+0x560>)
 8006e8e:	4413      	add	r3, r2
 8006e90:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 8006e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006e94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 8006e98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d068      	beq.n	8006f72 <dcd_event_handler+0x4aa>
 8006ea0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d063      	beq.n	8006f72 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8006eaa:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006eae:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006eb2:	495a      	ldr	r1, [pc, #360]	@ (800701c <dcd_event_handler+0x554>)
 8006eb4:	0052      	lsls	r2, r2, #1
 8006eb6:	440a      	add	r2, r1
 8006eb8:	4413      	add	r3, r2
 8006eba:	f103 0220 	add.w	r2, r3, #32
 8006ebe:	7813      	ldrb	r3, [r2, #0]
 8006ec0:	f023 0301 	bic.w	r3, r3, #1
 8006ec4:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8006ec6:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006eca:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006ece:	4953      	ldr	r1, [pc, #332]	@ (800701c <dcd_event_handler+0x554>)
 8006ed0:	0052      	lsls	r2, r2, #1
 8006ed2:	440a      	add	r2, r1
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f103 0220 	add.w	r2, r3, #32
 8006eda:	7813      	ldrb	r3, [r2, #0]
 8006edc:	f023 0304 	bic.w	r3, r3, #4
 8006ee0:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 8006ee2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ee6:	69dc      	ldr	r4, [r3, #28]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	7818      	ldrb	r0, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	795a      	ldrb	r2, [r3, #5]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 8006ef8:	47a0      	blx	r4
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	bf14      	ite	ne
 8006f00:	2301      	movne	r3, #1
 8006f02:	2300      	moveq	r3, #0
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	f083 0301 	eor.w	r3, r3, #1
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8006f10:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8006f14:	f003 0301 	and.w	r3, r3, #1
 8006f18:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 8006f1c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d026      	beq.n	8006f72 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8006f24:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006f28:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006f2c:	493b      	ldr	r1, [pc, #236]	@ (800701c <dcd_event_handler+0x554>)
 8006f2e:	0052      	lsls	r2, r2, #1
 8006f30:	440a      	add	r2, r1
 8006f32:	4413      	add	r3, r2
 8006f34:	f103 0220 	add.w	r2, r3, #32
 8006f38:	7813      	ldrb	r3, [r2, #0]
 8006f3a:	f043 0301 	orr.w	r3, r3, #1
 8006f3e:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 8006f40:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006f44:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006f48:	4934      	ldr	r1, [pc, #208]	@ (800701c <dcd_event_handler+0x554>)
 8006f4a:	0052      	lsls	r2, r2, #1
 8006f4c:	440a      	add	r2, r1
 8006f4e:	4413      	add	r3, r2
 8006f50:	f103 0220 	add.w	r2, r3, #32
 8006f54:	7813      	ldrb	r3, [r2, #0]
 8006f56:	f043 0304 	orr.w	r3, r3, #4
 8006f5a:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 8006f5c:	e009      	b.n	8006f72 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006f64:	e006      	b.n	8006f74 <dcd_event_handler+0x4ac>
      break;
 8006f66:	bf00      	nop
 8006f68:	e004      	b.n	8006f74 <dcd_event_handler+0x4ac>
      break;
 8006f6a:	bf00      	nop
 8006f6c:	e002      	b.n	8006f74 <dcd_event_handler+0x4ac>
      break;
 8006f6e:	bf00      	nop
 8006f70:	e000      	b.n	8006f74 <dcd_event_handler+0x4ac>
      break;
 8006f72:	bf00      	nop
  }

  if (send) {
 8006f74:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d049      	beq.n	8007010 <dcd_event_handler+0x548>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f80:	78fb      	ldrb	r3, [r7, #3]
 8006f82:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006f86:	4b29      	ldr	r3, [pc, #164]	@ (800702c <dcd_event_handler+0x564>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006f94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 8006f98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f9c:	f083 0301 	eor.w	r3, r3, #1
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d003      	beq.n	8006fae <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 8006fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2000      	movs	r0, #0
 8006fac:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8006fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f7fe fc5c 	bl	8005872 <tu_fifo_write>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 8006fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006fc4:	f083 0301 	eor.w	r3, r3, #1
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d003      	beq.n	8006fd6 <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 8006fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2001      	movs	r0, #1
 8006fd4:	4798      	blx	r3
  return success;
 8006fd6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006fda:	f083 0301 	eor.w	r3, r3, #1
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d009      	beq.n	8006ff8 <dcd_event_handler+0x530>
 8006fe4:	4b12      	ldr	r3, [pc, #72]	@ (8007030 <dcd_event_handler+0x568>)
 8006fe6:	623b      	str	r3, [r7, #32]
 8006fe8:	6a3b      	ldr	r3, [r7, #32]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0301 	and.w	r3, r3, #1
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d00c      	beq.n	800700e <dcd_event_handler+0x546>
 8006ff4:	be00      	bkpt	0x0000
 8006ff6:	e00a      	b.n	800700e <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8006ff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ffa:	7818      	ldrb	r0, [r3, #0]
 8006ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ffe:	785b      	ldrb	r3, [r3, #1]
 8007000:	4619      	mov	r1, r3
 8007002:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007006:	461a      	mov	r2, r3
 8007008:	f7fe fcbe 	bl	8005988 <tud_event_hook_cb>
  return true;
 800700c:	e000      	b.n	8007010 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800700e:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 8007010:	bf00      	nop
 8007012:	3794      	adds	r7, #148	@ 0x94
 8007014:	46bd      	mov	sp, r7
 8007016:	bd90      	pop	{r4, r7, pc}
 8007018:	200048c4 	.word	0x200048c4
 800701c:	20004898 	.word	0x20004898
 8007020:	200048cc 	.word	0x200048cc
 8007024:	200048c8 	.word	0x200048c8
 8007028:	0800ab30 	.word	0x0800ab30
 800702c:	20004990 	.word	0x20004990
 8007030:	e000edf0 	.word	0xe000edf0

08007034 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	4603      	mov	r3, r0
 800703c:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800703e:	79fb      	ldrb	r3, [r7, #7]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d005      	beq.n	8007050 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 8007044:	4b07      	ldr	r3, [pc, #28]	@ (8007064 <usbd_int_set+0x30>)
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	4618      	mov	r0, r3
 800704a:	f001 fa97 	bl	800857c <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800704e:	e004      	b.n	800705a <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8007050:	4b04      	ldr	r3, [pc, #16]	@ (8007064 <usbd_int_set+0x30>)
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	4618      	mov	r0, r3
 8007056:	f001 fab9 	bl	80085cc <dcd_int_disable>
}
 800705a:	bf00      	nop
 800705c:	3708      	adds	r7, #8
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	20000009 	.word	0x20000009

08007068 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	4603      	mov	r3, r0
 8007070:	71fb      	strb	r3, [r7, #7]
 8007072:	4b0e      	ldr	r3, [pc, #56]	@ (80070ac <usbd_spin_lock+0x44>)
 8007074:	60fb      	str	r3, [r7, #12]
 8007076:	79fb      	ldrb	r3, [r7, #7]
 8007078:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800707a:	7afb      	ldrb	r3, [r7, #11]
 800707c:	f083 0301 	eor.w	r3, r3, #1
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b00      	cmp	r3, #0
 8007084:	d007      	beq.n	8007096 <usbd_spin_lock+0x2e>
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d103      	bne.n	8007096 <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2000      	movs	r0, #0
 8007094:	4798      	blx	r3
  ctx->nested_count++;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	1c5a      	adds	r2, r3, #1
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	605a      	str	r2, [r3, #4]
}
 80070a0:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 80070a2:	bf00      	nop
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	2000000c 	.word	0x2000000c

080070b0 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	4603      	mov	r3, r0
 80070b8:	71fb      	strb	r3, [r7, #7]
 80070ba:	4b10      	ldr	r3, [pc, #64]	@ (80070fc <usbd_spin_unlock+0x4c>)
 80070bc:	60fb      	str	r3, [r7, #12]
 80070be:	79fb      	ldrb	r3, [r7, #7]
 80070c0:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d013      	beq.n	80070f2 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	1e5a      	subs	r2, r3, #1
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 80070d4:	7afb      	ldrb	r3, [r7, #11]
 80070d6:	f083 0301 	eor.w	r3, r3, #1
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d009      	beq.n	80070f4 <usbd_spin_unlock+0x44>
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d105      	bne.n	80070f4 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2001      	movs	r0, #1
 80070ee:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 80070f0:	e000      	b.n	80070f4 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 80070f2:	bf00      	nop
 80070f4:	bf00      	nop
 80070f6:	3710      	adds	r7, #16
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}
 80070fc:	2000000c 	.word	0x2000000c

08007100 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b08a      	sub	sp, #40	@ 0x28
 8007104:	af00      	add	r7, sp, #0
 8007106:	6039      	str	r1, [r7, #0]
 8007108:	4611      	mov	r1, r2
 800710a:	461a      	mov	r2, r3
 800710c:	4603      	mov	r3, r0
 800710e:	71fb      	strb	r3, [r7, #7]
 8007110:	460b      	mov	r3, r1
 8007112:	71bb      	strb	r3, [r7, #6]
 8007114:	4613      	mov	r3, r2
 8007116:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 8007118:	2300      	movs	r3, #0
 800711a:	627b      	str	r3, [r7, #36]	@ 0x24
 800711c:	e04d      	b.n	80071ba <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8007122:	6a3b      	ldr	r3, [r7, #32]
 8007124:	785b      	ldrb	r3, [r3, #1]
 8007126:	2b05      	cmp	r3, #5
 8007128:	d108      	bne.n	800713c <usbd_open_edpt_pair+0x3c>
 800712a:	6a3b      	ldr	r3, [r7, #32]
 800712c:	78db      	ldrb	r3, [r3, #3]
 800712e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8007132:	b2db      	uxtb	r3, r3
 8007134:	461a      	mov	r2, r3
 8007136:	797b      	ldrb	r3, [r7, #5]
 8007138:	4293      	cmp	r3, r2
 800713a:	d00a      	beq.n	8007152 <usbd_open_edpt_pair+0x52>
 800713c:	4b23      	ldr	r3, [pc, #140]	@ (80071cc <usbd_open_edpt_pair+0xcc>)
 800713e:	61bb      	str	r3, [r7, #24]
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 0301 	and.w	r3, r3, #1
 8007148:	2b00      	cmp	r3, #0
 800714a:	d000      	beq.n	800714e <usbd_open_edpt_pair+0x4e>
 800714c:	be00      	bkpt	0x0000
 800714e:	2300      	movs	r3, #0
 8007150:	e038      	b.n	80071c4 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8007152:	79fb      	ldrb	r3, [r7, #7]
 8007154:	6a39      	ldr	r1, [r7, #32]
 8007156:	4618      	mov	r0, r3
 8007158:	f000 f83a 	bl	80071d0 <usbd_edpt_open>
 800715c:	4603      	mov	r3, r0
 800715e:	f083 0301 	eor.w	r3, r3, #1
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00a      	beq.n	800717e <usbd_open_edpt_pair+0x7e>
 8007168:	4b18      	ldr	r3, [pc, #96]	@ (80071cc <usbd_open_edpt_pair+0xcc>)
 800716a:	61fb      	str	r3, [r7, #28]
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	2b00      	cmp	r3, #0
 8007176:	d000      	beq.n	800717a <usbd_open_edpt_pair+0x7a>
 8007178:	be00      	bkpt	0x0000
 800717a:	2300      	movs	r3, #0
 800717c:	e022      	b.n	80071c4 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800717e:	6a3b      	ldr	r3, [r7, #32]
 8007180:	789b      	ldrb	r3, [r3, #2]
 8007182:	75fb      	strb	r3, [r7, #23]
 8007184:	7dfb      	ldrb	r3, [r7, #23]
 8007186:	09db      	lsrs	r3, r3, #7
 8007188:	b2db      	uxtb	r3, r3
 800718a:	2b01      	cmp	r3, #1
 800718c:	d104      	bne.n	8007198 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800718e:	6a3b      	ldr	r3, [r7, #32]
 8007190:	789a      	ldrb	r2, [r3, #2]
 8007192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007194:	701a      	strb	r2, [r3, #0]
 8007196:	e003      	b.n	80071a0 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	789a      	ldrb	r2, [r3, #2]
 800719c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719e:	701a      	strb	r2, [r3, #0]
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	461a      	mov	r2, r3
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 80071b2:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 80071b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b6:	3301      	adds	r3, #1
 80071b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80071ba:	79bb      	ldrb	r3, [r7, #6]
 80071bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071be:	429a      	cmp	r2, r3
 80071c0:	dbad      	blt.n	800711e <usbd_open_edpt_pair+0x1e>
  }

  return true;
 80071c2:	2301      	movs	r3, #1
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3728      	adds	r7, #40	@ 0x28
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	e000edf0 	.word	0xe000edf0

080071d0 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b086      	sub	sp, #24
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	4603      	mov	r3, r0
 80071d8:	6039      	str	r1, [r7, #0]
 80071da:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 80071dc:	4b1c      	ldr	r3, [pc, #112]	@ (8007250 <usbd_edpt_open+0x80>)
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	789b      	ldrb	r3, [r3, #2]
 80071e6:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80071e8:	7bfb      	ldrb	r3, [r7, #15]
 80071ea:	f003 030f 	and.w	r3, r3, #15
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	2b05      	cmp	r3, #5
 80071f2:	d90a      	bls.n	800720a <usbd_edpt_open+0x3a>
 80071f4:	4b17      	ldr	r3, [pc, #92]	@ (8007254 <usbd_edpt_open+0x84>)
 80071f6:	613b      	str	r3, [r7, #16]
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0301 	and.w	r3, r3, #1
 8007200:	2b00      	cmp	r3, #0
 8007202:	d000      	beq.n	8007206 <usbd_edpt_open+0x36>
 8007204:	be00      	bkpt	0x0000
 8007206:	2300      	movs	r3, #0
 8007208:	e01d      	b.n	8007246 <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800720a:	4b13      	ldr	r3, [pc, #76]	@ (8007258 <usbd_edpt_open+0x88>)
 800720c:	789b      	ldrb	r3, [r3, #2]
 800720e:	2200      	movs	r2, #0
 8007210:	4619      	mov	r1, r3
 8007212:	6838      	ldr	r0, [r7, #0]
 8007214:	f002 fe3a 	bl	8009e8c <tu_edpt_validate>
 8007218:	4603      	mov	r3, r0
 800721a:	f083 0301 	eor.w	r3, r3, #1
 800721e:	b2db      	uxtb	r3, r3
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00a      	beq.n	800723a <usbd_edpt_open+0x6a>
 8007224:	4b0b      	ldr	r3, [pc, #44]	@ (8007254 <usbd_edpt_open+0x84>)
 8007226:	617b      	str	r3, [r7, #20]
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0301 	and.w	r3, r3, #1
 8007230:	2b00      	cmp	r3, #0
 8007232:	d000      	beq.n	8007236 <usbd_edpt_open+0x66>
 8007234:	be00      	bkpt	0x0000
 8007236:	2300      	movs	r3, #0
 8007238:	e005      	b.n	8007246 <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800723a:	79fb      	ldrb	r3, [r7, #7]
 800723c:	6839      	ldr	r1, [r7, #0]
 800723e:	4618      	mov	r0, r3
 8007240:	f001 faa0 	bl	8008784 <dcd_edpt_open>
 8007244:	4603      	mov	r3, r0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3718      	adds	r7, #24
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	20000009 	.word	0x20000009
 8007254:	e000edf0 	.word	0xe000edf0
 8007258:	20004898 	.word	0x20004898

0800725c <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800725c:	b580      	push	{r7, lr}
 800725e:	b086      	sub	sp, #24
 8007260:	af00      	add	r7, sp, #0
 8007262:	4603      	mov	r3, r0
 8007264:	460a      	mov	r2, r1
 8007266:	71fb      	strb	r3, [r7, #7]
 8007268:	4613      	mov	r3, r2
 800726a:	71bb      	strb	r3, [r7, #6]
 800726c:	79bb      	ldrb	r3, [r7, #6]
 800726e:	73bb      	strb	r3, [r7, #14]
 8007270:	7bbb      	ldrb	r3, [r7, #14]
 8007272:	f003 030f 	and.w	r3, r3, #15
 8007276:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007278:	75fb      	strb	r3, [r7, #23]
 800727a:	79bb      	ldrb	r3, [r7, #6]
 800727c:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800727e:	7bfb      	ldrb	r3, [r7, #15]
 8007280:	09db      	lsrs	r3, r3, #7
 8007282:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007284:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8007286:	7dfa      	ldrb	r2, [r7, #23]
 8007288:	7dbb      	ldrb	r3, [r7, #22]
 800728a:	0052      	lsls	r2, r2, #1
 800728c:	4413      	add	r3, r2
 800728e:	3320      	adds	r3, #32
 8007290:	4a05      	ldr	r2, [pc, #20]	@ (80072a8 <usbd_edpt_claim+0x4c>)
 8007292:	4413      	add	r3, r2
 8007294:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 8007296:	2100      	movs	r1, #0
 8007298:	6938      	ldr	r0, [r7, #16]
 800729a:	f002 fd91 	bl	8009dc0 <tu_edpt_claim>
 800729e:	4603      	mov	r3, r0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3718      	adds	r7, #24
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	20004898 	.word	0x20004898

080072ac <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b086      	sub	sp, #24
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	4603      	mov	r3, r0
 80072b4:	460a      	mov	r2, r1
 80072b6:	71fb      	strb	r3, [r7, #7]
 80072b8:	4613      	mov	r3, r2
 80072ba:	71bb      	strb	r3, [r7, #6]
 80072bc:	79bb      	ldrb	r3, [r7, #6]
 80072be:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80072c0:	7bbb      	ldrb	r3, [r7, #14]
 80072c2:	f003 030f 	and.w	r3, r3, #15
 80072c6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80072c8:	75fb      	strb	r3, [r7, #23]
 80072ca:	79bb      	ldrb	r3, [r7, #6]
 80072cc:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80072ce:	7bfb      	ldrb	r3, [r7, #15]
 80072d0:	09db      	lsrs	r3, r3, #7
 80072d2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80072d4:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 80072d6:	7dfa      	ldrb	r2, [r7, #23]
 80072d8:	7dbb      	ldrb	r3, [r7, #22]
 80072da:	0052      	lsls	r2, r2, #1
 80072dc:	4413      	add	r3, r2
 80072de:	3320      	adds	r3, #32
 80072e0:	4a05      	ldr	r2, [pc, #20]	@ (80072f8 <usbd_edpt_release+0x4c>)
 80072e2:	4413      	add	r3, r2
 80072e4:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 80072e6:	2100      	movs	r1, #0
 80072e8:	6938      	ldr	r0, [r7, #16]
 80072ea:	f002 fda5 	bl	8009e38 <tu_edpt_release>
 80072ee:	4603      	mov	r3, r0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3718      	adds	r7, #24
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	20004898 	.word	0x20004898

080072fc <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b088      	sub	sp, #32
 8007300:	af02      	add	r7, sp, #8
 8007302:	603a      	str	r2, [r7, #0]
 8007304:	461a      	mov	r2, r3
 8007306:	4603      	mov	r3, r0
 8007308:	71fb      	strb	r3, [r7, #7]
 800730a:	460b      	mov	r3, r1
 800730c:	71bb      	strb	r3, [r7, #6]
 800730e:	4613      	mov	r3, r2
 8007310:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 8007312:	4b34      	ldr	r3, [pc, #208]	@ (80073e4 <usbd_edpt_xfer+0xe8>)
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	71fb      	strb	r3, [r7, #7]
 8007318:	79bb      	ldrb	r3, [r7, #6]
 800731a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800731c:	7abb      	ldrb	r3, [r7, #10]
 800731e:	f003 030f 	and.w	r3, r3, #15
 8007322:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007324:	75fb      	strb	r3, [r7, #23]
 8007326:	79bb      	ldrb	r3, [r7, #6]
 8007328:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800732a:	7afb      	ldrb	r3, [r7, #11]
 800732c:	09db      	lsrs	r3, r3, #7
 800732e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007330:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8007332:	7dfa      	ldrb	r2, [r7, #23]
 8007334:	7dbb      	ldrb	r3, [r7, #22]
 8007336:	492c      	ldr	r1, [pc, #176]	@ (80073e8 <usbd_edpt_xfer+0xec>)
 8007338:	0052      	lsls	r2, r2, #1
 800733a:	440a      	add	r2, r1
 800733c:	4413      	add	r3, r2
 800733e:	3320      	adds	r3, #32
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007346:	b2db      	uxtb	r3, r3
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00a      	beq.n	8007362 <usbd_edpt_xfer+0x66>
 800734c:	4b27      	ldr	r3, [pc, #156]	@ (80073ec <usbd_edpt_xfer+0xf0>)
 800734e:	60fb      	str	r3, [r7, #12]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	2b00      	cmp	r3, #0
 800735a:	d000      	beq.n	800735e <usbd_edpt_xfer+0x62>
 800735c:	be00      	bkpt	0x0000
 800735e:	2300      	movs	r3, #0
 8007360:	e03c      	b.n	80073dc <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007362:	7dfa      	ldrb	r2, [r7, #23]
 8007364:	7dbb      	ldrb	r3, [r7, #22]
 8007366:	4920      	ldr	r1, [pc, #128]	@ (80073e8 <usbd_edpt_xfer+0xec>)
 8007368:	0052      	lsls	r2, r2, #1
 800736a:	440a      	add	r2, r1
 800736c:	4413      	add	r3, r2
 800736e:	f103 0220 	add.w	r2, r3, #32
 8007372:	7813      	ldrb	r3, [r2, #0]
 8007374:	f043 0301 	orr.w	r3, r3, #1
 8007378:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800737a:	88ba      	ldrh	r2, [r7, #4]
 800737c:	79b9      	ldrb	r1, [r7, #6]
 800737e:	79f8      	ldrb	r0, [r7, #7]
 8007380:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	4613      	mov	r3, r2
 8007388:	683a      	ldr	r2, [r7, #0]
 800738a:	f001 fac5 	bl	8008918 <dcd_edpt_xfer>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d001      	beq.n	8007398 <usbd_edpt_xfer+0x9c>
    return true;
 8007394:	2301      	movs	r3, #1
 8007396:	e021      	b.n	80073dc <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8007398:	7dfa      	ldrb	r2, [r7, #23]
 800739a:	7dbb      	ldrb	r3, [r7, #22]
 800739c:	4912      	ldr	r1, [pc, #72]	@ (80073e8 <usbd_edpt_xfer+0xec>)
 800739e:	0052      	lsls	r2, r2, #1
 80073a0:	440a      	add	r2, r1
 80073a2:	4413      	add	r3, r2
 80073a4:	f103 0220 	add.w	r2, r3, #32
 80073a8:	7813      	ldrb	r3, [r2, #0]
 80073aa:	f023 0301 	bic.w	r3, r3, #1
 80073ae:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 80073b0:	7dfa      	ldrb	r2, [r7, #23]
 80073b2:	7dbb      	ldrb	r3, [r7, #22]
 80073b4:	490c      	ldr	r1, [pc, #48]	@ (80073e8 <usbd_edpt_xfer+0xec>)
 80073b6:	0052      	lsls	r2, r2, #1
 80073b8:	440a      	add	r2, r1
 80073ba:	4413      	add	r3, r2
 80073bc:	f103 0220 	add.w	r2, r3, #32
 80073c0:	7813      	ldrb	r3, [r2, #0]
 80073c2:	f023 0304 	bic.w	r3, r3, #4
 80073c6:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 80073c8:	4b08      	ldr	r3, [pc, #32]	@ (80073ec <usbd_edpt_xfer+0xf0>)
 80073ca:	613b      	str	r3, [r7, #16]
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d000      	beq.n	80073da <usbd_edpt_xfer+0xde>
 80073d8:	be00      	bkpt	0x0000
    return false;
 80073da:	2300      	movs	r3, #0
  }
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	20000009 	.word	0x20000009
 80073e8:	20004898 	.word	0x20004898
 80073ec:	e000edf0 	.word	0xe000edf0

080073f0 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b088      	sub	sp, #32
 80073f4:	af02      	add	r7, sp, #8
 80073f6:	603a      	str	r2, [r7, #0]
 80073f8:	461a      	mov	r2, r3
 80073fa:	4603      	mov	r3, r0
 80073fc:	71fb      	strb	r3, [r7, #7]
 80073fe:	460b      	mov	r3, r1
 8007400:	71bb      	strb	r3, [r7, #6]
 8007402:	4613      	mov	r3, r2
 8007404:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 8007406:	4b34      	ldr	r3, [pc, #208]	@ (80074d8 <usbd_edpt_xfer_fifo+0xe8>)
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	71fb      	strb	r3, [r7, #7]
 800740c:	79bb      	ldrb	r3, [r7, #6]
 800740e:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007410:	7abb      	ldrb	r3, [r7, #10]
 8007412:	f003 030f 	and.w	r3, r3, #15
 8007416:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007418:	75fb      	strb	r3, [r7, #23]
 800741a:	79bb      	ldrb	r3, [r7, #6]
 800741c:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800741e:	7afb      	ldrb	r3, [r7, #11]
 8007420:	09db      	lsrs	r3, r3, #7
 8007422:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007424:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8007426:	7dfa      	ldrb	r2, [r7, #23]
 8007428:	7dbb      	ldrb	r3, [r7, #22]
 800742a:	492c      	ldr	r1, [pc, #176]	@ (80074dc <usbd_edpt_xfer_fifo+0xec>)
 800742c:	0052      	lsls	r2, r2, #1
 800742e:	440a      	add	r2, r1
 8007430:	4413      	add	r3, r2
 8007432:	3320      	adds	r3, #32
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800743a:	b2db      	uxtb	r3, r3
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00a      	beq.n	8007456 <usbd_edpt_xfer_fifo+0x66>
 8007440:	4b27      	ldr	r3, [pc, #156]	@ (80074e0 <usbd_edpt_xfer_fifo+0xf0>)
 8007442:	60fb      	str	r3, [r7, #12]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	d000      	beq.n	8007452 <usbd_edpt_xfer_fifo+0x62>
 8007450:	be00      	bkpt	0x0000
 8007452:	2300      	movs	r3, #0
 8007454:	e03c      	b.n	80074d0 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007456:	7dfa      	ldrb	r2, [r7, #23]
 8007458:	7dbb      	ldrb	r3, [r7, #22]
 800745a:	4920      	ldr	r1, [pc, #128]	@ (80074dc <usbd_edpt_xfer_fifo+0xec>)
 800745c:	0052      	lsls	r2, r2, #1
 800745e:	440a      	add	r2, r1
 8007460:	4413      	add	r3, r2
 8007462:	f103 0220 	add.w	r2, r3, #32
 8007466:	7813      	ldrb	r3, [r2, #0]
 8007468:	f043 0301 	orr.w	r3, r3, #1
 800746c:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800746e:	88ba      	ldrh	r2, [r7, #4]
 8007470:	79b9      	ldrb	r1, [r7, #6]
 8007472:	79f8      	ldrb	r0, [r7, #7]
 8007474:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007478:	9300      	str	r3, [sp, #0]
 800747a:	4613      	mov	r3, r2
 800747c:	683a      	ldr	r2, [r7, #0]
 800747e:	f001 faa3 	bl	80089c8 <dcd_edpt_xfer_fifo>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 8007488:	2301      	movs	r3, #1
 800748a:	e021      	b.n	80074d0 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800748c:	7dfa      	ldrb	r2, [r7, #23]
 800748e:	7dbb      	ldrb	r3, [r7, #22]
 8007490:	4912      	ldr	r1, [pc, #72]	@ (80074dc <usbd_edpt_xfer_fifo+0xec>)
 8007492:	0052      	lsls	r2, r2, #1
 8007494:	440a      	add	r2, r1
 8007496:	4413      	add	r3, r2
 8007498:	f103 0220 	add.w	r2, r3, #32
 800749c:	7813      	ldrb	r3, [r2, #0]
 800749e:	f023 0301 	bic.w	r3, r3, #1
 80074a2:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 80074a4:	7dfa      	ldrb	r2, [r7, #23]
 80074a6:	7dbb      	ldrb	r3, [r7, #22]
 80074a8:	490c      	ldr	r1, [pc, #48]	@ (80074dc <usbd_edpt_xfer_fifo+0xec>)
 80074aa:	0052      	lsls	r2, r2, #1
 80074ac:	440a      	add	r2, r1
 80074ae:	4413      	add	r3, r2
 80074b0:	f103 0220 	add.w	r2, r3, #32
 80074b4:	7813      	ldrb	r3, [r2, #0]
 80074b6:	f023 0304 	bic.w	r3, r3, #4
 80074ba:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 80074bc:	4b08      	ldr	r3, [pc, #32]	@ (80074e0 <usbd_edpt_xfer_fifo+0xf0>)
 80074be:	613b      	str	r3, [r7, #16]
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f003 0301 	and.w	r3, r3, #1
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d000      	beq.n	80074ce <usbd_edpt_xfer_fifo+0xde>
 80074cc:	be00      	bkpt	0x0000
    return false;
 80074ce:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3718      	adds	r7, #24
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	20000009 	.word	0x20000009
 80074dc:	20004898 	.word	0x20004898
 80074e0:	e000edf0 	.word	0xe000edf0

080074e4 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 80074e4:	b480      	push	{r7}
 80074e6:	b085      	sub	sp, #20
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	4603      	mov	r3, r0
 80074ec:	460a      	mov	r2, r1
 80074ee:	71fb      	strb	r3, [r7, #7]
 80074f0:	4613      	mov	r3, r2
 80074f2:	71bb      	strb	r3, [r7, #6]
 80074f4:	79bb      	ldrb	r3, [r7, #6]
 80074f6:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80074f8:	7b3b      	ldrb	r3, [r7, #12]
 80074fa:	f003 030f 	and.w	r3, r3, #15
 80074fe:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007500:	73fb      	strb	r3, [r7, #15]
 8007502:	79bb      	ldrb	r3, [r7, #6]
 8007504:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007506:	7b7b      	ldrb	r3, [r7, #13]
 8007508:	09db      	lsrs	r3, r3, #7
 800750a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800750c:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800750e:	7bfa      	ldrb	r2, [r7, #15]
 8007510:	7bbb      	ldrb	r3, [r7, #14]
 8007512:	490a      	ldr	r1, [pc, #40]	@ (800753c <usbd_edpt_busy+0x58>)
 8007514:	0052      	lsls	r2, r2, #1
 8007516:	440a      	add	r2, r1
 8007518:	4413      	add	r3, r2
 800751a:	3320      	adds	r3, #32
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b00      	cmp	r3, #0
 8007526:	bf14      	ite	ne
 8007528:	2301      	movne	r3, #1
 800752a:	2300      	moveq	r3, #0
 800752c:	b2db      	uxtb	r3, r3
}
 800752e:	4618      	mov	r0, r3
 8007530:	3714      	adds	r7, #20
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	20004898 	.word	0x20004898

08007540 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	4603      	mov	r3, r0
 8007548:	460a      	mov	r2, r1
 800754a:	71fb      	strb	r3, [r7, #7]
 800754c:	4613      	mov	r3, r2
 800754e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8007550:	4b18      	ldr	r3, [pc, #96]	@ (80075b4 <usbd_edpt_stall+0x74>)
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	71fb      	strb	r3, [r7, #7]
 8007556:	79bb      	ldrb	r3, [r7, #6]
 8007558:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800755a:	7b3b      	ldrb	r3, [r7, #12]
 800755c:	f003 030f 	and.w	r3, r3, #15
 8007560:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007562:	73fb      	strb	r3, [r7, #15]
 8007564:	79bb      	ldrb	r3, [r7, #6]
 8007566:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007568:	7b7b      	ldrb	r3, [r7, #13]
 800756a:	09db      	lsrs	r3, r3, #7
 800756c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800756e:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 8007570:	79ba      	ldrb	r2, [r7, #6]
 8007572:	79fb      	ldrb	r3, [r7, #7]
 8007574:	4611      	mov	r1, r2
 8007576:	4618      	mov	r0, r3
 8007578:	f001 fa88 	bl	8008a8c <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800757c:	7bfa      	ldrb	r2, [r7, #15]
 800757e:	7bbb      	ldrb	r3, [r7, #14]
 8007580:	490d      	ldr	r1, [pc, #52]	@ (80075b8 <usbd_edpt_stall+0x78>)
 8007582:	0052      	lsls	r2, r2, #1
 8007584:	440a      	add	r2, r1
 8007586:	4413      	add	r3, r2
 8007588:	f103 0220 	add.w	r2, r3, #32
 800758c:	7813      	ldrb	r3, [r2, #0]
 800758e:	f043 0302 	orr.w	r3, r3, #2
 8007592:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007594:	7bfa      	ldrb	r2, [r7, #15]
 8007596:	7bbb      	ldrb	r3, [r7, #14]
 8007598:	4907      	ldr	r1, [pc, #28]	@ (80075b8 <usbd_edpt_stall+0x78>)
 800759a:	0052      	lsls	r2, r2, #1
 800759c:	440a      	add	r2, r1
 800759e:	4413      	add	r3, r2
 80075a0:	f103 0220 	add.w	r2, r3, #32
 80075a4:	7813      	ldrb	r3, [r2, #0]
 80075a6:	f043 0301 	orr.w	r3, r3, #1
 80075aa:	7013      	strb	r3, [r2, #0]
}
 80075ac:	bf00      	nop
 80075ae:	3710      	adds	r7, #16
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	20000009 	.word	0x20000009
 80075b8:	20004898 	.word	0x20004898

080075bc <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	4603      	mov	r3, r0
 80075c4:	460a      	mov	r2, r1
 80075c6:	71fb      	strb	r3, [r7, #7]
 80075c8:	4613      	mov	r3, r2
 80075ca:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 80075cc:	4b18      	ldr	r3, [pc, #96]	@ (8007630 <usbd_edpt_clear_stall+0x74>)
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	71fb      	strb	r3, [r7, #7]
 80075d2:	79bb      	ldrb	r3, [r7, #6]
 80075d4:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80075d6:	7b3b      	ldrb	r3, [r7, #12]
 80075d8:	f003 030f 	and.w	r3, r3, #15
 80075dc:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80075de:	73fb      	strb	r3, [r7, #15]
 80075e0:	79bb      	ldrb	r3, [r7, #6]
 80075e2:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80075e4:	7b7b      	ldrb	r3, [r7, #13]
 80075e6:	09db      	lsrs	r3, r3, #7
 80075e8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80075ea:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 80075ec:	79ba      	ldrb	r2, [r7, #6]
 80075ee:	79fb      	ldrb	r3, [r7, #7]
 80075f0:	4611      	mov	r1, r2
 80075f2:	4618      	mov	r0, r3
 80075f4:	f001 fa80 	bl	8008af8 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 80075f8:	7bfa      	ldrb	r2, [r7, #15]
 80075fa:	7bbb      	ldrb	r3, [r7, #14]
 80075fc:	490d      	ldr	r1, [pc, #52]	@ (8007634 <usbd_edpt_clear_stall+0x78>)
 80075fe:	0052      	lsls	r2, r2, #1
 8007600:	440a      	add	r2, r1
 8007602:	4413      	add	r3, r2
 8007604:	f103 0220 	add.w	r2, r3, #32
 8007608:	7813      	ldrb	r3, [r2, #0]
 800760a:	f023 0302 	bic.w	r3, r3, #2
 800760e:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 8007610:	7bfa      	ldrb	r2, [r7, #15]
 8007612:	7bbb      	ldrb	r3, [r7, #14]
 8007614:	4907      	ldr	r1, [pc, #28]	@ (8007634 <usbd_edpt_clear_stall+0x78>)
 8007616:	0052      	lsls	r2, r2, #1
 8007618:	440a      	add	r2, r1
 800761a:	4413      	add	r3, r2
 800761c:	f103 0220 	add.w	r2, r3, #32
 8007620:	7813      	ldrb	r3, [r2, #0]
 8007622:	f023 0301 	bic.w	r3, r3, #1
 8007626:	7013      	strb	r3, [r2, #0]
}
 8007628:	bf00      	nop
 800762a:	3710      	adds	r7, #16
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	20000009 	.word	0x20000009
 8007634:	20004898 	.word	0x20004898

08007638 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	4603      	mov	r3, r0
 8007640:	460a      	mov	r2, r1
 8007642:	71fb      	strb	r3, [r7, #7]
 8007644:	4613      	mov	r3, r2
 8007646:	71bb      	strb	r3, [r7, #6]
 8007648:	79bb      	ldrb	r3, [r7, #6]
 800764a:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800764c:	7b3b      	ldrb	r3, [r7, #12]
 800764e:	f003 030f 	and.w	r3, r3, #15
 8007652:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007654:	73fb      	strb	r3, [r7, #15]
 8007656:	79bb      	ldrb	r3, [r7, #6]
 8007658:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800765a:	7b7b      	ldrb	r3, [r7, #13]
 800765c:	09db      	lsrs	r3, r3, #7
 800765e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007660:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 8007662:	7bfa      	ldrb	r2, [r7, #15]
 8007664:	7bbb      	ldrb	r3, [r7, #14]
 8007666:	490a      	ldr	r1, [pc, #40]	@ (8007690 <usbd_edpt_stalled+0x58>)
 8007668:	0052      	lsls	r2, r2, #1
 800766a:	440a      	add	r2, r1
 800766c:	4413      	add	r3, r2
 800766e:	3320      	adds	r3, #32
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007676:	b2db      	uxtb	r3, r3
 8007678:	2b00      	cmp	r3, #0
 800767a:	bf14      	ite	ne
 800767c:	2301      	movne	r3, #1
 800767e:	2300      	moveq	r3, #0
 8007680:	b2db      	uxtb	r3, r3
}
 8007682:	4618      	mov	r0, r3
 8007684:	3714      	adds	r7, #20
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	20004898 	.word	0x20004898

08007694 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	4603      	mov	r3, r0
 800769c:	6039      	str	r1, [r7, #0]
 800769e:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b086      	sub	sp, #24
 80076b0:	af02      	add	r7, sp, #8
 80076b2:	4603      	mov	r3, r0
 80076b4:	6039      	str	r1, [r7, #0]
 80076b6:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <status_stage_xact+0x1e>
 80076c6:	2300      	movs	r3, #0
 80076c8:	e000      	b.n	80076cc <status_stage_xact+0x20>
 80076ca:	2380      	movs	r3, #128	@ 0x80
 80076cc:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 80076ce:	7bf9      	ldrb	r1, [r7, #15]
 80076d0:	79f8      	ldrb	r0, [r7, #7]
 80076d2:	2300      	movs	r3, #0
 80076d4:	9300      	str	r3, [sp, #0]
 80076d6:	2300      	movs	r3, #0
 80076d8:	2200      	movs	r2, #0
 80076da:	f7ff fe0f 	bl	80072fc <usbd_edpt_xfer>
 80076de:	4603      	mov	r3, r0
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	4603      	mov	r3, r0
 80076f0:	6039      	str	r1, [r7, #0]
 80076f2:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 80076f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007724 <tud_control_status+0x3c>)
 80076f6:	683a      	ldr	r2, [r7, #0]
 80076f8:	6810      	ldr	r0, [r2, #0]
 80076fa:	6851      	ldr	r1, [r2, #4]
 80076fc:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 80076fe:	4b09      	ldr	r3, [pc, #36]	@ (8007724 <tud_control_status+0x3c>)
 8007700:	2200      	movs	r2, #0
 8007702:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8007704:	4b07      	ldr	r3, [pc, #28]	@ (8007724 <tud_control_status+0x3c>)
 8007706:	2200      	movs	r2, #0
 8007708:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800770a:	4b06      	ldr	r3, [pc, #24]	@ (8007724 <tud_control_status+0x3c>)
 800770c:	2200      	movs	r2, #0
 800770e:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 8007710:	79fb      	ldrb	r3, [r7, #7]
 8007712:	6839      	ldr	r1, [r7, #0]
 8007714:	4618      	mov	r0, r3
 8007716:	f7ff ffc9 	bl	80076ac <status_stage_xact>
 800771a:	4603      	mov	r3, r0
}
 800771c:	4618      	mov	r0, r3
 800771e:	3708      	adds	r7, #8
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	20004994 	.word	0x20004994

08007728 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 8007728:	b590      	push	{r4, r7, lr}
 800772a:	b08b      	sub	sp, #44	@ 0x2c
 800772c:	af02      	add	r7, sp, #8
 800772e:	4603      	mov	r3, r0
 8007730:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 8007732:	4b2d      	ldr	r3, [pc, #180]	@ (80077e8 <data_stage_xact+0xc0>)
 8007734:	899a      	ldrh	r2, [r3, #12]
 8007736:	4b2c      	ldr	r3, [pc, #176]	@ (80077e8 <data_stage_xact+0xc0>)
 8007738:	89db      	ldrh	r3, [r3, #14]
 800773a:	1ad3      	subs	r3, r2, r3
 800773c:	b29b      	uxth	r3, r3
 800773e:	837b      	strh	r3, [r7, #26]
 8007740:	2340      	movs	r3, #64	@ 0x40
 8007742:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007744:	8b7a      	ldrh	r2, [r7, #26]
 8007746:	8b3b      	ldrh	r3, [r7, #24]
 8007748:	4293      	cmp	r3, r2
 800774a:	bf28      	it	cs
 800774c:	4613      	movcs	r3, r2
 800774e:	b29b      	uxth	r3, r3
 8007750:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 8007752:	2300      	movs	r3, #0
 8007754:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 8007756:	4b24      	ldr	r3, [pc, #144]	@ (80077e8 <data_stage_xact+0xc0>)
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800775e:	b2db      	uxtb	r3, r3
 8007760:	2b00      	cmp	r3, #0
 8007762:	d02f      	beq.n	80077c4 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 8007764:	2380      	movs	r3, #128	@ 0x80
 8007766:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 8007768:	8bbb      	ldrh	r3, [r7, #28]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d02a      	beq.n	80077c4 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800776e:	4b1e      	ldr	r3, [pc, #120]	@ (80077e8 <data_stage_xact+0xc0>)
 8007770:	689a      	ldr	r2, [r3, #8]
 8007772:	8bbb      	ldrh	r3, [r7, #28]
 8007774:	491d      	ldr	r1, [pc, #116]	@ (80077ec <data_stage_xact+0xc4>)
 8007776:	6179      	str	r1, [r7, #20]
 8007778:	2140      	movs	r1, #64	@ 0x40
 800777a:	6139      	str	r1, [r7, #16]
 800777c:	60fa      	str	r2, [r7, #12]
 800777e:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d102      	bne.n	800778c <data_stage_xact+0x64>
    return -1;
 8007786:	f04f 33ff 	mov.w	r3, #4294967295
 800778a:	e017      	b.n	80077bc <data_stage_xact+0x94>
  if (count == 0u) {
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d101      	bne.n	8007796 <data_stage_xact+0x6e>
    return 0;
 8007792:	2300      	movs	r3, #0
 8007794:	e012      	b.n	80077bc <data_stage_xact+0x94>
  if (src == NULL) {
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d102      	bne.n	80077a2 <data_stage_xact+0x7a>
    return -1;
 800779c:	f04f 33ff 	mov.w	r3, #4294967295
 80077a0:	e00c      	b.n	80077bc <data_stage_xact+0x94>
  if (count > destsz) {
 80077a2:	693a      	ldr	r2, [r7, #16]
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d202      	bcs.n	80077b0 <data_stage_xact+0x88>
    return -1;
 80077aa:	f04f 33ff 	mov.w	r3, #4294967295
 80077ae:	e005      	b.n	80077bc <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 80077b0:	68ba      	ldr	r2, [r7, #8]
 80077b2:	68f9      	ldr	r1, [r7, #12]
 80077b4:	6978      	ldr	r0, [r7, #20]
 80077b6:	f003 f8d5 	bl	800a964 <memcpy>
  return 0;
 80077ba:	2300      	movs	r3, #0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d001      	beq.n	80077c4 <data_stage_xact+0x9c>
 80077c0:	2300      	movs	r3, #0
 80077c2:	e00d      	b.n	80077e0 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 80077c4:	8bbb      	ldrh	r3, [r7, #28]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d001      	beq.n	80077ce <data_stage_xact+0xa6>
 80077ca:	4a08      	ldr	r2, [pc, #32]	@ (80077ec <data_stage_xact+0xc4>)
 80077cc:	e000      	b.n	80077d0 <data_stage_xact+0xa8>
 80077ce:	2200      	movs	r2, #0
 80077d0:	8bbb      	ldrh	r3, [r7, #28]
 80077d2:	7ff9      	ldrb	r1, [r7, #31]
 80077d4:	79f8      	ldrb	r0, [r7, #7]
 80077d6:	2400      	movs	r4, #0
 80077d8:	9400      	str	r4, [sp, #0]
 80077da:	f7ff fd8f 	bl	80072fc <usbd_edpt_xfer>
 80077de:	4603      	mov	r3, r0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3724      	adds	r7, #36	@ 0x24
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd90      	pop	{r4, r7, pc}
 80077e8:	20004994 	.word	0x20004994
 80077ec:	200049a8 	.word	0x200049a8

080077f0 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b088      	sub	sp, #32
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60b9      	str	r1, [r7, #8]
 80077f8:	607a      	str	r2, [r7, #4]
 80077fa:	461a      	mov	r2, r3
 80077fc:	4603      	mov	r3, r0
 80077fe:	73fb      	strb	r3, [r7, #15]
 8007800:	4613      	mov	r3, r2
 8007802:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 8007804:	4b30      	ldr	r3, [pc, #192]	@ (80078c8 <tud_control_xfer+0xd8>)
 8007806:	68ba      	ldr	r2, [r7, #8]
 8007808:	6810      	ldr	r0, [r2, #0]
 800780a:	6851      	ldr	r1, [r2, #4]
 800780c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800780e:	4a2e      	ldr	r2, [pc, #184]	@ (80078c8 <tud_control_xfer+0xd8>)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 8007814:	4b2c      	ldr	r3, [pc, #176]	@ (80078c8 <tud_control_xfer+0xd8>)
 8007816:	2200      	movs	r2, #0
 8007818:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	88db      	ldrh	r3, [r3, #6]
 800781e:	b29a      	uxth	r2, r3
 8007820:	89bb      	ldrh	r3, [r7, #12]
 8007822:	827b      	strh	r3, [r7, #18]
 8007824:	4613      	mov	r3, r2
 8007826:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007828:	8a7a      	ldrh	r2, [r7, #18]
 800782a:	8a3b      	ldrh	r3, [r7, #16]
 800782c:	4293      	cmp	r3, r2
 800782e:	bf28      	it	cs
 8007830:	4613      	movcs	r3, r2
 8007832:	b29a      	uxth	r2, r3
 8007834:	4b24      	ldr	r3, [pc, #144]	@ (80078c8 <tud_control_xfer+0xd8>)
 8007836:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	88db      	ldrh	r3, [r3, #6]
 800783c:	b29b      	uxth	r3, r3
 800783e:	2b00      	cmp	r3, #0
 8007840:	d026      	beq.n	8007890 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 8007842:	4b21      	ldr	r3, [pc, #132]	@ (80078c8 <tud_control_xfer+0xd8>)
 8007844:	899b      	ldrh	r3, [r3, #12]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00d      	beq.n	8007866 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10a      	bne.n	8007866 <tud_control_xfer+0x76>
 8007850:	4b1e      	ldr	r3, [pc, #120]	@ (80078cc <tud_control_xfer+0xdc>)
 8007852:	61bb      	str	r3, [r7, #24]
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	2b00      	cmp	r3, #0
 800785e:	d000      	beq.n	8007862 <tud_control_xfer+0x72>
 8007860:	be00      	bkpt	0x0000
 8007862:	2300      	movs	r3, #0
 8007864:	e02b      	b.n	80078be <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 8007866:	7bfb      	ldrb	r3, [r7, #15]
 8007868:	4618      	mov	r0, r3
 800786a:	f7ff ff5d 	bl	8007728 <data_stage_xact>
 800786e:	4603      	mov	r3, r0
 8007870:	f083 0301 	eor.w	r3, r3, #1
 8007874:	b2db      	uxtb	r3, r3
 8007876:	2b00      	cmp	r3, #0
 8007878:	d020      	beq.n	80078bc <tud_control_xfer+0xcc>
 800787a:	4b14      	ldr	r3, [pc, #80]	@ (80078cc <tud_control_xfer+0xdc>)
 800787c:	617b      	str	r3, [r7, #20]
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 0301 	and.w	r3, r3, #1
 8007886:	2b00      	cmp	r3, #0
 8007888:	d000      	beq.n	800788c <tud_control_xfer+0x9c>
 800788a:	be00      	bkpt	0x0000
 800788c:	2300      	movs	r3, #0
 800788e:	e016      	b.n	80078be <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 8007890:	7bfb      	ldrb	r3, [r7, #15]
 8007892:	68b9      	ldr	r1, [r7, #8]
 8007894:	4618      	mov	r0, r3
 8007896:	f7ff ff09 	bl	80076ac <status_stage_xact>
 800789a:	4603      	mov	r3, r0
 800789c:	f083 0301 	eor.w	r3, r3, #1
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d00a      	beq.n	80078bc <tud_control_xfer+0xcc>
 80078a6:	4b09      	ldr	r3, [pc, #36]	@ (80078cc <tud_control_xfer+0xdc>)
 80078a8:	61fb      	str	r3, [r7, #28]
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f003 0301 	and.w	r3, r3, #1
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d000      	beq.n	80078b8 <tud_control_xfer+0xc8>
 80078b6:	be00      	bkpt	0x0000
 80078b8:	2300      	movs	r3, #0
 80078ba:	e000      	b.n	80078be <tud_control_xfer+0xce>
  }

  return true;
 80078bc:	2301      	movs	r3, #1
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3720      	adds	r7, #32
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	20004994 	.word	0x20004994
 80078cc:	e000edf0 	.word	0xe000edf0

080078d0 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 80078d0:	b580      	push	{r7, lr}
 80078d2:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 80078d4:	2214      	movs	r2, #20
 80078d6:	2100      	movs	r1, #0
 80078d8:	4802      	ldr	r0, [pc, #8]	@ (80078e4 <usbd_control_reset+0x14>)
 80078da:	f003 f801 	bl	800a8e0 <memset>
}
 80078de:	bf00      	nop
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	bf00      	nop
 80078e4:	20004994 	.word	0x20004994

080078e8 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 80078f0:	4a04      	ldr	r2, [pc, #16]	@ (8007904 <usbd_control_set_complete_callback+0x1c>)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6113      	str	r3, [r2, #16]
}
 80078f6:	bf00      	nop
 80078f8:	370c      	adds	r7, #12
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	20004994 	.word	0x20004994

08007908 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 8007910:	4b09      	ldr	r3, [pc, #36]	@ (8007938 <usbd_control_set_request+0x30>)
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	6810      	ldr	r0, [r2, #0]
 8007916:	6851      	ldr	r1, [r2, #4]
 8007918:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800791a:	4b07      	ldr	r3, [pc, #28]	@ (8007938 <usbd_control_set_request+0x30>)
 800791c:	2200      	movs	r2, #0
 800791e:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8007920:	4b05      	ldr	r3, [pc, #20]	@ (8007938 <usbd_control_set_request+0x30>)
 8007922:	2200      	movs	r2, #0
 8007924:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 8007926:	4b04      	ldr	r3, [pc, #16]	@ (8007938 <usbd_control_set_request+0x30>)
 8007928:	2200      	movs	r2, #0
 800792a:	819a      	strh	r2, [r3, #12]
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	20004994 	.word	0x20004994

0800793c <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800793c:	b580      	push	{r7, lr}
 800793e:	b088      	sub	sp, #32
 8007940:	af00      	add	r7, sp, #0
 8007942:	603b      	str	r3, [r7, #0]
 8007944:	4603      	mov	r3, r0
 8007946:	71fb      	strb	r3, [r7, #7]
 8007948:	460b      	mov	r3, r1
 800794a:	71bb      	strb	r3, [r7, #6]
 800794c:	4613      	mov	r3, r2
 800794e:	717b      	strb	r3, [r7, #5]
 8007950:	79bb      	ldrb	r3, [r7, #6]
 8007952:	73fb      	strb	r3, [r7, #15]
 8007954:	7bfb      	ldrb	r3, [r7, #15]
 8007956:	09db      	lsrs	r3, r3, #7
 8007958:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800795a:	4a4f      	ldr	r2, [pc, #316]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 800795c:	7812      	ldrb	r2, [r2, #0]
 800795e:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8007962:	b2d2      	uxtb	r2, r2
 8007964:	4293      	cmp	r3, r2
 8007966:	d01e      	beq.n	80079a6 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <usbd_control_xfer_cb+0x48>
 800796e:	4b4b      	ldr	r3, [pc, #300]	@ (8007a9c <usbd_control_xfer_cb+0x160>)
 8007970:	613b      	str	r3, [r7, #16]
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b00      	cmp	r3, #0
 800797c:	d000      	beq.n	8007980 <usbd_control_xfer_cb+0x44>
 800797e:	be00      	bkpt	0x0000
 8007980:	2300      	movs	r3, #0
 8007982:	e084      	b.n	8007a8e <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8007984:	79fb      	ldrb	r3, [r7, #7]
 8007986:	4944      	ldr	r1, [pc, #272]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 8007988:	4618      	mov	r0, r3
 800798a:	f7ff fe83 	bl	8007694 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800798e:	4b42      	ldr	r3, [pc, #264]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d005      	beq.n	80079a2 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8007996:	4b40      	ldr	r3, [pc, #256]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	79f8      	ldrb	r0, [r7, #7]
 800799c:	4a3e      	ldr	r2, [pc, #248]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 800799e:	2103      	movs	r1, #3
 80079a0:	4798      	blx	r3
    }

    return true;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e073      	b.n	8007a8e <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 80079a6:	4b3c      	ldr	r3, [pc, #240]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d10c      	bne.n	80079ce <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 80079b4:	4b38      	ldr	r3, [pc, #224]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d101      	bne.n	80079c0 <usbd_control_xfer_cb+0x84>
 80079bc:	2300      	movs	r3, #0
 80079be:	e066      	b.n	8007a8e <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 80079c0:	4b35      	ldr	r3, [pc, #212]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	683a      	ldr	r2, [r7, #0]
 80079c6:	4936      	ldr	r1, [pc, #216]	@ (8007aa0 <usbd_control_xfer_cb+0x164>)
 80079c8:	4618      	mov	r0, r3
 80079ca:	f002 ffcb 	bl	800a964 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 80079ce:	4b32      	ldr	r3, [pc, #200]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079d0:	89da      	ldrh	r2, [r3, #14]
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	4413      	add	r3, r2
 80079d8:	b29a      	uxth	r2, r3
 80079da:	4b2f      	ldr	r3, [pc, #188]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079dc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 80079de:	4b2e      	ldr	r3, [pc, #184]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079e0:	689a      	ldr	r2, [r3, #8]
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	4413      	add	r3, r2
 80079e6:	4a2c      	ldr	r2, [pc, #176]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079e8:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 80079ea:	4b2b      	ldr	r3, [pc, #172]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079ec:	88da      	ldrh	r2, [r3, #6]
 80079ee:	4b2a      	ldr	r3, [pc, #168]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 80079f0:	89db      	ldrh	r3, [r3, #14]
 80079f2:	429a      	cmp	r2, r3
 80079f4:	d002      	beq.n	80079fc <usbd_control_xfer_cb+0xc0>
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80079fa:	d831      	bhi.n	8007a60 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 80079fc:	2301      	movs	r3, #1
 80079fe:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 8007a00:	4b25      	ldr	r3, [pc, #148]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d007      	beq.n	8007a18 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8007a08:	4b23      	ldr	r3, [pc, #140]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	79f8      	ldrb	r0, [r7, #7]
 8007a0e:	4a22      	ldr	r2, [pc, #136]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 8007a10:	2102      	movs	r1, #2
 8007a12:	4798      	blx	r3
 8007a14:	4603      	mov	r3, r0
 8007a16:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 8007a18:	7ffb      	ldrb	r3, [r7, #31]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d015      	beq.n	8007a4a <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 8007a1e:	79fb      	ldrb	r3, [r7, #7]
 8007a20:	491d      	ldr	r1, [pc, #116]	@ (8007a98 <usbd_control_xfer_cb+0x15c>)
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7ff fe42 	bl	80076ac <status_stage_xact>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	f083 0301 	eor.w	r3, r3, #1
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d02a      	beq.n	8007a8a <usbd_control_xfer_cb+0x14e>
 8007a34:	4b19      	ldr	r3, [pc, #100]	@ (8007a9c <usbd_control_xfer_cb+0x160>)
 8007a36:	617b      	str	r3, [r7, #20]
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 0301 	and.w	r3, r3, #1
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d000      	beq.n	8007a46 <usbd_control_xfer_cb+0x10a>
 8007a44:	be00      	bkpt	0x0000
 8007a46:	2300      	movs	r3, #0
 8007a48:	e021      	b.n	8007a8e <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8007a4a:	79fb      	ldrb	r3, [r7, #7]
 8007a4c:	2100      	movs	r1, #0
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f001 f81c 	bl	8008a8c <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8007a54:	79fb      	ldrb	r3, [r7, #7]
 8007a56:	2180      	movs	r1, #128	@ 0x80
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f001 f817 	bl	8008a8c <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8007a5e:	e014      	b.n	8007a8a <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 8007a60:	79fb      	ldrb	r3, [r7, #7]
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff fe60 	bl	8007728 <data_stage_xact>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	f083 0301 	eor.w	r3, r3, #1
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d00b      	beq.n	8007a8c <usbd_control_xfer_cb+0x150>
 8007a74:	4b09      	ldr	r3, [pc, #36]	@ (8007a9c <usbd_control_xfer_cb+0x160>)
 8007a76:	61bb      	str	r3, [r7, #24]
 8007a78:	69bb      	ldr	r3, [r7, #24]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 0301 	and.w	r3, r3, #1
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d000      	beq.n	8007a86 <usbd_control_xfer_cb+0x14a>
 8007a84:	be00      	bkpt	0x0000
 8007a86:	2300      	movs	r3, #0
 8007a88:	e001      	b.n	8007a8e <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8007a8a:	bf00      	nop
  }

  return true;
 8007a8c:	2301      	movs	r3, #1
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3720      	adds	r7, #32
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	20004994 	.word	0x20004994
 8007a9c:	e000edf0 	.word	0xe000edf0
 8007aa0:	200049a8 	.word	0x200049a8

08007aa4 <__NVIC_EnableIRQ>:
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	4603      	mov	r3, r0
 8007aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	db0b      	blt.n	8007ace <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007ab6:	79fb      	ldrb	r3, [r7, #7]
 8007ab8:	f003 021f 	and.w	r2, r3, #31
 8007abc:	4907      	ldr	r1, [pc, #28]	@ (8007adc <__NVIC_EnableIRQ+0x38>)
 8007abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ac2:	095b      	lsrs	r3, r3, #5
 8007ac4:	2001      	movs	r0, #1
 8007ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8007aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007ace:	bf00      	nop
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	e000e100 	.word	0xe000e100

08007ae0 <__NVIC_DisableIRQ>:
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	db12      	blt.n	8007b18 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007af2:	79fb      	ldrb	r3, [r7, #7]
 8007af4:	f003 021f 	and.w	r2, r3, #31
 8007af8:	490a      	ldr	r1, [pc, #40]	@ (8007b24 <__NVIC_DisableIRQ+0x44>)
 8007afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007afe:	095b      	lsrs	r3, r3, #5
 8007b00:	2001      	movs	r0, #1
 8007b02:	fa00 f202 	lsl.w	r2, r0, r2
 8007b06:	3320      	adds	r3, #32
 8007b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007b0c:	f3bf 8f4f 	dsb	sy
}
 8007b10:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007b12:	f3bf 8f6f 	isb	sy
}
 8007b16:	bf00      	nop
}
 8007b18:	bf00      	nop
 8007b1a:	370c      	adds	r7, #12
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr
 8007b24:	e000e100 	.word	0xe000e100

08007b28 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 8007b28:	b480      	push	{r7}
 8007b2a:	b087      	sub	sp, #28
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	4603      	mov	r3, r0
 8007b30:	71fb      	strb	r3, [r7, #7]
 8007b32:	79fb      	ldrb	r3, [r7, #7]
 8007b34:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007b36:	7cfb      	ldrb	r3, [r7, #19]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d001      	beq.n	8007b40 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007b40:	7cfb      	ldrb	r3, [r7, #19]
 8007b42:	4a15      	ldr	r2, [pc, #84]	@ (8007b98 <dma_setup_prepare+0x70>)
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	4413      	add	r3, r2
 8007b48:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007b4a:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b50:	4a12      	ldr	r2, [pc, #72]	@ (8007b9c <dma_setup_prepare+0x74>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d909      	bls.n	8007b6a <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b5c:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	0fdb      	lsrs	r3, r3, #31
 8007b64:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d110      	bne.n	8007b8c <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8007ba0 <dma_setup_prepare+0x78>)
 8007b6e:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 8007b72:	4a0c      	ldr	r2, [pc, #48]	@ (8007ba4 <dma_setup_prepare+0x7c>)
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8007b80:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8007b8a:	e000      	b.n	8007b8e <dma_setup_prepare+0x66>
      return;
 8007b8c:	bf00      	nop
}
 8007b8e:	371c      	adds	r7, #28
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr
 8007b98:	0800ab9c 	.word	0x0800ab9c
 8007b9c:	4f543009 	.word	0x4f543009
 8007ba0:	20080008 	.word	0x20080008
 8007ba4:	20004a70 	.word	0x20004a70

08007ba8 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 8007ba8:	b480      	push	{r7}
 8007baa:	b091      	sub	sp, #68	@ 0x44
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	4603      	mov	r3, r0
 8007bb0:	71fb      	strb	r3, [r7, #7]
 8007bb2:	460b      	mov	r3, r1
 8007bb4:	71bb      	strb	r3, [r7, #6]
 8007bb6:	4613      	mov	r3, r2
 8007bb8:	80bb      	strh	r3, [r7, #4]
 8007bba:	79fb      	ldrb	r3, [r7, #7]
 8007bbc:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007bbe:	7e7b      	ldrb	r3, [r7, #25]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d001      	beq.n	8007bc8 <dfifo_alloc+0x20>
    rhport = 0;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007bc8:	7e7b      	ldrb	r3, [r7, #25]
 8007bca:	4a64      	ldr	r2, [pc, #400]	@ (8007d5c <dfifo_alloc+0x1b4>)
 8007bcc:	011b      	lsls	r3, r3, #4
 8007bce:	4413      	add	r3, r2
 8007bd0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8007bd4:	79fb      	ldrb	r3, [r7, #7]
 8007bd6:	011b      	lsls	r3, r3, #4
 8007bd8:	4a60      	ldr	r2, [pc, #384]	@ (8007d5c <dfifo_alloc+0x1b4>)
 8007bda:	4413      	add	r3, r2
 8007bdc:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 8007bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be0:	7a1b      	ldrb	r3, [r3, #8]
 8007be2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8007be6:	79bb      	ldrb	r3, [r7, #6]
 8007be8:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007bea:	7ebb      	ldrb	r3, [r7, #26]
 8007bec:	f003 030f 	and.w	r3, r3, #15
 8007bf0:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8007bf2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8007bf6:	79bb      	ldrb	r3, [r7, #6]
 8007bf8:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007bfa:	7efb      	ldrb	r3, [r7, #27]
 8007bfc:	09db      	lsrs	r3, r3, #7
 8007bfe:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8007c00:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 8007c04:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8007c08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d30a      	bcc.n	8007c26 <dfifo_alloc+0x7e>
 8007c10:	4b53      	ldr	r3, [pc, #332]	@ (8007d60 <dfifo_alloc+0x1b8>)
 8007c12:	61fb      	str	r3, [r7, #28]
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d000      	beq.n	8007c22 <dfifo_alloc+0x7a>
 8007c20:	be00      	bkpt	0x0000
 8007c22:	2300      	movs	r3, #0
 8007c24:	e094      	b.n	8007d50 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 8007c26:	88bb      	ldrh	r3, [r7, #4]
 8007c28:	617b      	str	r3, [r7, #20]
 8007c2a:	2304      	movs	r3, #4
 8007c2c:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8007c2e:	697a      	ldr	r2, [r7, #20]
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	4413      	add	r3, r2
 8007c34:	1e5a      	subs	r2, r3, #1
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c3c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 8007c3e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d12a      	bne.n	8007c9c <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007c46:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	81fb      	strh	r3, [r7, #14]
 8007c4e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c52:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8007c54:	89fb      	ldrh	r3, [r7, #14]
 8007c56:	089b      	lsrs	r3, r3, #2
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	f103 0208 	add.w	r2, r3, #8
 8007c5e:	7b7b      	ldrb	r3, [r7, #13]
 8007c60:	4413      	add	r3, r2
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	005b      	lsls	r3, r3, #1
 8007c66:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007c68:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 8007c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d26c      	bcs.n	8007d4e <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 8007c74:	4b3b      	ldr	r3, [pc, #236]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007c76:	889b      	ldrh	r3, [r3, #4]
 8007c78:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d90a      	bls.n	8007c94 <dfifo_alloc+0xec>
 8007c7e:	4b38      	ldr	r3, [pc, #224]	@ (8007d60 <dfifo_alloc+0x1b8>)
 8007c80:	623b      	str	r3, [r7, #32]
 8007c82:	6a3b      	ldr	r3, [r7, #32]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 0301 	and.w	r3, r3, #1
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d000      	beq.n	8007c90 <dfifo_alloc+0xe8>
 8007c8e:	be00      	bkpt	0x0000
 8007c90:	2300      	movs	r3, #0
 8007c92:	e05d      	b.n	8007d50 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 8007c94:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c98:	625a      	str	r2, [r3, #36]	@ 0x24
 8007c9a:	e058      	b.n	8007d4e <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 8007c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c9e:	7a5b      	ldrb	r3, [r3, #9]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d016      	beq.n	8007cd2 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 8007ca4:	4b2f      	ldr	r3, [pc, #188]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007ca6:	799a      	ldrb	r2, [r3, #6]
 8007ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007caa:	7a5b      	ldrb	r3, [r3, #9]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d30a      	bcc.n	8007cc6 <dfifo_alloc+0x11e>
 8007cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8007d60 <dfifo_alloc+0x1b8>)
 8007cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f003 0301 	and.w	r3, r3, #1
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d000      	beq.n	8007cc2 <dfifo_alloc+0x11a>
 8007cc0:	be00      	bkpt	0x0000
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	e044      	b.n	8007d50 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 8007cc6:	4b27      	ldr	r3, [pc, #156]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007cc8:	799b      	ldrb	r3, [r3, #6]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	b2da      	uxtb	r2, r3
 8007cce:	4b25      	ldr	r3, [pc, #148]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007cd0:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 8007cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d102      	bne.n	8007ce4 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 8007cde:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007ce0:	005b      	lsls	r3, r3, #1
 8007ce2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 8007ce4:	4b1f      	ldr	r3, [pc, #124]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007ce6:	889b      	ldrh	r3, [r3, #4]
 8007ce8:	4619      	mov	r1, r3
 8007cea:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf0:	4413      	add	r3, r2
 8007cf2:	4299      	cmp	r1, r3
 8007cf4:	d20a      	bcs.n	8007d0c <dfifo_alloc+0x164>
 8007cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8007d60 <dfifo_alloc+0x1b8>)
 8007cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0301 	and.w	r3, r3, #1
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d000      	beq.n	8007d08 <dfifo_alloc+0x160>
 8007d06:	be00      	bkpt	0x0000
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e021      	b.n	8007d50 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 8007d0c:	4b15      	ldr	r3, [pc, #84]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007d0e:	889a      	ldrh	r2, [r3, #4]
 8007d10:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007d12:	1ad3      	subs	r3, r2, r3
 8007d14:	b29a      	uxth	r2, r3
 8007d16:	4b13      	ldr	r3, [pc, #76]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007d18:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 8007d1a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d107      	bne.n	8007d32 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 8007d22:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007d24:	041b      	lsls	r3, r3, #16
 8007d26:	4a0f      	ldr	r2, [pc, #60]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007d28:	8892      	ldrh	r2, [r2, #4]
 8007d2a:	431a      	orrs	r2, r3
 8007d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d30:	e00d      	b.n	8007d4e <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 8007d32:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007d34:	041a      	lsls	r2, r3, #16
 8007d36:	4b0b      	ldr	r3, [pc, #44]	@ (8007d64 <dfifo_alloc+0x1bc>)
 8007d38:	889b      	ldrh	r3, [r3, #4]
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007d40:	3b01      	subs	r3, #1
 8007d42:	430a      	orrs	r2, r1
 8007d44:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007d46:	3340      	adds	r3, #64	@ 0x40
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	440b      	add	r3, r1
 8007d4c:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 8007d4e:	2301      	movs	r3, #1
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3744      	adds	r7, #68	@ 0x44
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr
 8007d5c:	0800ab9c 	.word	0x0800ab9c
 8007d60:	e000edf0 	.word	0xe000edf0
 8007d64:	20004a68 	.word	0x20004a68

08007d68 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b088      	sub	sp, #32
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	4603      	mov	r3, r0
 8007d70:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8007d72:	79fb      	ldrb	r3, [r7, #7]
 8007d74:	011b      	lsls	r3, r3, #4
 8007d76:	4a27      	ldr	r2, [pc, #156]	@ (8007e14 <dfifo_device_init+0xac>)
 8007d78:	4413      	add	r3, r2
 8007d7a:	61fb      	str	r3, [r7, #28]
 8007d7c:	79fb      	ldrb	r3, [r7, #7]
 8007d7e:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007d80:	7b3b      	ldrb	r3, [r7, #12]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d001      	beq.n	8007d8a <dfifo_device_init+0x22>
    rhport = 0;
 8007d86:	2300      	movs	r3, #0
 8007d88:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007d8a:	7b3b      	ldrb	r3, [r7, #12]
 8007d8c:	4a21      	ldr	r2, [pc, #132]	@ (8007e14 <dfifo_device_init+0xac>)
 8007d8e:	011b      	lsls	r3, r3, #4
 8007d90:	4413      	add	r3, r2
 8007d92:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007d94:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	7a1b      	ldrb	r3, [r3, #8]
 8007d9a:	2240      	movs	r2, #64	@ 0x40
 8007d9c:	81fa      	strh	r2, [r7, #14]
 8007d9e:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8007da0:	89fb      	ldrh	r3, [r7, #14]
 8007da2:	089b      	lsrs	r3, r3, #2
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	f103 0208 	add.w	r2, r3, #8
 8007daa:	7b7b      	ldrb	r3, [r7, #13]
 8007dac:	4413      	add	r3, r2
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	005b      	lsls	r3, r3, #1
 8007db2:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8007db4:	461a      	mov	r2, r3
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	625a      	str	r2, [r3, #36]	@ 0x24
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dc2:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8007dc4:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 8007dc6:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 8007dc8:	69fb      	ldr	r3, [r7, #28]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	089b      	lsrs	r3, r3, #2
 8007dce:	b29a      	uxth	r2, r3
 8007dd0:	4b11      	ldr	r3, [pc, #68]	@ (8007e18 <dfifo_device_init+0xb0>)
 8007dd2:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 8007dd4:	7dfb      	ldrb	r3, [r7, #23]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d009      	beq.n	8007dee <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 8007dda:	4b0f      	ldr	r3, [pc, #60]	@ (8007e18 <dfifo_device_init+0xb0>)
 8007ddc:	889a      	ldrh	r2, [r3, #4]
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	7a1b      	ldrb	r3, [r3, #8]
 8007de2:	005b      	lsls	r3, r3, #1
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	1ad3      	subs	r3, r2, r3
 8007de8:	b29a      	uxth	r2, r3
 8007dea:	4b0b      	ldr	r3, [pc, #44]	@ (8007e18 <dfifo_device_init+0xb0>)
 8007dec:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 8007dee:	4b0a      	ldr	r3, [pc, #40]	@ (8007e18 <dfifo_device_init+0xb0>)
 8007df0:	889b      	ldrh	r3, [r3, #4]
 8007df2:	461a      	mov	r2, r3
 8007df4:	4613      	mov	r3, r2
 8007df6:	041b      	lsls	r3, r3, #16
 8007df8:	441a      	add	r2, r3
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 8007dfe:	79fb      	ldrb	r3, [r7, #7]
 8007e00:	2240      	movs	r2, #64	@ 0x40
 8007e02:	2180      	movs	r1, #128	@ 0x80
 8007e04:	4618      	mov	r0, r3
 8007e06:	f7ff fecf 	bl	8007ba8 <dfifo_alloc>
}
 8007e0a:	bf00      	nop
 8007e0c:	3720      	adds	r7, #32
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	0800ab9c 	.word	0x0800ab9c
 8007e18:	20004a68 	.word	0x20004a68

08007e1c <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 8007e1c:	b480      	push	{r7}
 8007e1e:	b08b      	sub	sp, #44	@ 0x2c
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	4603      	mov	r3, r0
 8007e24:	6039      	str	r1, [r7, #0]
 8007e26:	71fb      	strb	r3, [r7, #7]
 8007e28:	79fb      	ldrb	r3, [r7, #7]
 8007e2a:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007e2c:	7c7b      	ldrb	r3, [r7, #17]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d001      	beq.n	8007e36 <edpt_activate+0x1a>
    rhport = 0;
 8007e32:	2300      	movs	r3, #0
 8007e34:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007e36:	7c7b      	ldrb	r3, [r7, #17]
 8007e38:	4a4f      	ldr	r2, [pc, #316]	@ (8007f78 <edpt_activate+0x15c>)
 8007e3a:	011b      	lsls	r3, r3, #4
 8007e3c:	4413      	add	r3, r2
 8007e3e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007e40:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	789b      	ldrb	r3, [r3, #2]
 8007e46:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007e48:	7cbb      	ldrb	r3, [r7, #18]
 8007e4a:	f003 030f 	and.w	r3, r3, #15
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	789b      	ldrb	r3, [r3, #2]
 8007e58:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007e5a:	7cfb      	ldrb	r3, [r7, #19]
 8007e5c:	09db      	lsrs	r3, r3, #7
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8007e64:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8007e68:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8007e6c:	0052      	lsls	r2, r2, #1
 8007e6e:	4413      	add	r3, r2
 8007e70:	011b      	lsls	r3, r3, #4
 8007e72:	4a42      	ldr	r2, [pc, #264]	@ (8007f7c <edpt_activate+0x160>)
 8007e74:	4413      	add	r3, r2
 8007e76:	61fb      	str	r3, [r7, #28]
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	889b      	ldrh	r3, [r3, #4]
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e86:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 8007e88:	69fb      	ldr	r3, [r7, #28]
 8007e8a:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8007e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8007e92:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 8007e94:	7b3b      	ldrb	r3, [r7, #12]
 8007e96:	f003 0306 	and.w	r3, r3, #6
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d109      	bne.n	8007eb4 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	799b      	ldrb	r3, [r3, #6]
 8007ea4:	3b01      	subs	r3, #1
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	69fb      	ldr	r3, [r7, #28]
 8007eb0:	731a      	strb	r2, [r3, #12]
 8007eb2:	e003      	b.n	8007ebc <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	799a      	ldrb	r2, [r3, #6]
 8007eb8:	69fb      	ldr	r3, [r7, #28]
 8007eba:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 8007ec0:	69fb      	ldr	r3, [r7, #28]
 8007ec2:	895b      	ldrh	r3, [r3, #10]
 8007ec4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	893b      	ldrh	r3, [r7, #8]
 8007ecc:	f362 030a 	bfi	r3, r2, #0, #11
 8007ed0:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 8007ed2:	7a7b      	ldrb	r3, [r7, #9]
 8007ed4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ed8:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	78db      	ldrb	r3, [r3, #3]
 8007ede:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8007ee2:	b2da      	uxtb	r2, r3
 8007ee4:	7abb      	ldrb	r3, [r7, #10]
 8007ee6:	f362 0383 	bfi	r3, r2, #2, #2
 8007eea:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	78db      	ldrb	r3, [r3, #3]
 8007ef0:	f003 0303 	and.w	r3, r3, #3
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d003      	beq.n	8007f02 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 8007efa:	7afb      	ldrb	r3, [r7, #11]
 8007efc:	f043 0310 	orr.w	r3, r3, #16
 8007f00:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 8007f02:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d108      	bne.n	8007f1c <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 8007f0a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f0e:	f003 030f 	and.w	r3, r3, #15
 8007f12:	b2da      	uxtb	r2, r3
 8007f14:	897b      	ldrh	r3, [r7, #10]
 8007f16:	f362 1389 	bfi	r3, r2, #6, #4
 8007f1a:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8007f1c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	bf14      	ite	ne
 8007f24:	2301      	movne	r3, #1
 8007f26:	2300      	moveq	r3, #0
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f30:	0112      	lsls	r2, r2, #4
 8007f32:	4413      	add	r3, r2
 8007f34:	3348      	adds	r3, #72	@ 0x48
 8007f36:	015b      	lsls	r3, r3, #5
 8007f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f3a:	4413      	add	r3, r2
 8007f3c:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 8007f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f46:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 8007f4a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f4e:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8007f52:	2901      	cmp	r1, #1
 8007f54:	d101      	bne.n	8007f5a <edpt_activate+0x13e>
 8007f56:	2100      	movs	r1, #0
 8007f58:	e000      	b.n	8007f5c <edpt_activate+0x140>
 8007f5a:	2110      	movs	r1, #16
 8007f5c:	440b      	add	r3, r1
 8007f5e:	2101      	movs	r1, #1
 8007f60:	fa01 f303 	lsl.w	r3, r1, r3
 8007f64:	431a      	orrs	r2, r3
 8007f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f68:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 8007f6c:	bf00      	nop
 8007f6e:	372c      	adds	r7, #44	@ 0x2c
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr
 8007f78:	0800ab9c 	.word	0x0800ab9c
 8007f7c:	200049e8 	.word	0x200049e8

08007f80 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 8007f80:	b480      	push	{r7}
 8007f82:	b08d      	sub	sp, #52	@ 0x34
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	4603      	mov	r3, r0
 8007f88:	71fb      	strb	r3, [r7, #7]
 8007f8a:	460b      	mov	r3, r1
 8007f8c:	71bb      	strb	r3, [r7, #6]
 8007f8e:	4613      	mov	r3, r2
 8007f90:	717b      	strb	r3, [r7, #5]
 8007f92:	79fb      	ldrb	r3, [r7, #7]
 8007f94:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007f96:	7f7b      	ldrb	r3, [r7, #29]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d001      	beq.n	8007fa0 <edpt_disable+0x20>
    rhport = 0;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007fa0:	7f7b      	ldrb	r3, [r7, #29]
 8007fa2:	4a5e      	ldr	r2, [pc, #376]	@ (800811c <edpt_disable+0x19c>)
 8007fa4:	011b      	lsls	r3, r3, #4
 8007fa6:	4413      	add	r3, r2
 8007fa8:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007fac:	79bb      	ldrb	r3, [r7, #6]
 8007fae:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007fb0:	7fbb      	ldrb	r3, [r7, #30]
 8007fb2:	f003 030f 	and.w	r3, r3, #15
 8007fb6:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8007fb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fbc:	79bb      	ldrb	r3, [r7, #6]
 8007fbe:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007fc0:	7ffb      	ldrb	r3, [r7, #31]
 8007fc2:	09db      	lsrs	r3, r3, #7
 8007fc4:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8007fc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8007fca:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	bf14      	ite	ne
 8007fd2:	2301      	movne	r3, #1
 8007fd4:	2300      	moveq	r3, #0
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	461a      	mov	r2, r3
 8007fda:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007fde:	0112      	lsls	r2, r2, #4
 8007fe0:	4413      	add	r3, r2
 8007fe2:	3348      	adds	r3, #72	@ 0x48
 8007fe4:	015b      	lsls	r3, r3, #5
 8007fe6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fe8:	4413      	add	r3, r2
 8007fea:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 8007fec:	797b      	ldrb	r3, [r7, #5]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d002      	beq.n	8007ff8 <edpt_disable+0x78>
 8007ff2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007ff6:	e000      	b.n	8007ffa <edpt_disable+0x7a>
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 8007ffc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008000:	2b01      	cmp	r3, #1
 8008002:	d145      	bne.n	8008090 <edpt_disable+0x110>
 8008004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008006:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	0fdb      	lsrs	r3, r3, #31
 800800e:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 8008010:	f083 0301 	eor.w	r3, r3, #1
 8008014:	b2db      	uxtb	r3, r3
 8008016:	2b00      	cmp	r3, #0
 8008018:	d008      	beq.n	800802c <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	6a3b      	ldr	r3, [r7, #32]
 8008020:	4313      	orrs	r3, r2
 8008022:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008028:	601a      	str	r2, [r3, #0]
 800802a:	e01e      	b.n	800806a <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800802c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008036:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 8008038:	bf00      	nop
 800803a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008042:	2b00      	cmp	r3, #0
 8008044:	d0f9      	beq.n	800803a <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 8008046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	6a3b      	ldr	r3, [r7, #32]
 800804c:	4313      	orrs	r3, r2
 800804e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008054:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 8008056:	bf00      	nop
 8008058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f003 0302 	and.w	r3, r3, #2
 8008060:	2b00      	cmp	r3, #0
 8008062:	d0f9      	beq.n	8008058 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 8008064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008066:	2202      	movs	r2, #2
 8008068:	609a      	str	r2, [r3, #8]
 800806a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800806c:	617b      	str	r3, [r7, #20]
 800806e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008072:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008074:	7cfb      	ldrb	r3, [r7, #19]
 8008076:	019b      	lsls	r3, r3, #6
 8008078:	f043 0220 	orr.w	r2, r3, #32
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008080:	bf00      	nop
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	f003 0320 	and.w	r3, r3, #32
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1f9      	bne.n	8008082 <edpt_disable+0x102>
}
 800808e:	e03f      	b.n	8008110 <edpt_disable+0x190>
 8008090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008092:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	0fdb      	lsrs	r3, r3, #31
 800809a:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800809c:	f083 0301 	eor.w	r3, r3, #1
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d103      	bne.n	80080ae <edpt_disable+0x12e>
 80080a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d106      	bne.n	80080bc <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 80080ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	6a3b      	ldr	r3, [r7, #32]
 80080b4:	431a      	orrs	r2, r3
 80080b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b8:	601a      	str	r2, [r3, #0]
 80080ba:	e029      	b.n	8008110 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 80080bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080be:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80080c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80080c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 80080cc:	bf00      	nop
 80080ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d0f9      	beq.n	80080ce <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 80080da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	6a3b      	ldr	r3, [r7, #32]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80080e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e8:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 80080ea:	bf00      	nop
 80080ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	f003 0302 	and.w	r3, r3, #2
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d0f9      	beq.n	80080ec <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 80080f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fa:	2202      	movs	r2, #2
 80080fc:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 80080fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008100:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8008104:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8008108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800810a:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800810e:	bf00      	nop
 8008110:	bf00      	nop
 8008112:	3734      	adds	r7, #52	@ 0x34
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr
 800811c:	0800ab9c 	.word	0x0800ab9c

08008120 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 8008120:	b580      	push	{r7, lr}
 8008122:	b08c      	sub	sp, #48	@ 0x30
 8008124:	af00      	add	r7, sp, #0
 8008126:	4603      	mov	r3, r0
 8008128:	460a      	mov	r2, r1
 800812a:	71fb      	strb	r3, [r7, #7]
 800812c:	4613      	mov	r3, r2
 800812e:	71bb      	strb	r3, [r7, #6]
 8008130:	79fb      	ldrb	r3, [r7, #7]
 8008132:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008134:	7cfb      	ldrb	r3, [r7, #19]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d001      	beq.n	800813e <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800813a:	2300      	movs	r3, #0
 800813c:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800813e:	7cfb      	ldrb	r3, [r7, #19]
 8008140:	4a37      	ldr	r2, [pc, #220]	@ (8008220 <epin_write_tx_fifo+0x100>)
 8008142:	011b      	lsls	r3, r3, #4
 8008144:	4413      	add	r3, r2
 8008146:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008148:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800814a:	79bb      	ldrb	r3, [r7, #6]
 800814c:	3348      	adds	r3, #72	@ 0x48
 800814e:	015b      	lsls	r3, r3, #5
 8008150:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008152:	4413      	add	r3, r2
 8008154:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8008156:	79bb      	ldrb	r3, [r7, #6]
 8008158:	015b      	lsls	r3, r3, #5
 800815a:	3310      	adds	r3, #16
 800815c:	4a31      	ldr	r2, [pc, #196]	@ (8008224 <epin_write_tx_fifo+0x104>)
 800815e:	4413      	add	r3, r2
 8008160:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8008162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 8008168:	897b      	ldrh	r3, [r7, #10]
 800816a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800816e:	b29b      	uxth	r3, r3
 8008170:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 8008172:	2300      	movs	r3, #0
 8008174:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 8008176:	2300      	movs	r3, #0
 8008178:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800817a:	e045      	b.n	8008208 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800817c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008188:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800818a:	6a3b      	ldr	r3, [r7, #32]
 800818c:	895a      	ldrh	r2, [r3, #10]
 800818e:	8bbb      	ldrh	r3, [r7, #28]
 8008190:	823b      	strh	r3, [r7, #16]
 8008192:	4613      	mov	r3, r2
 8008194:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008196:	8a3a      	ldrh	r2, [r7, #16]
 8008198:	89fb      	ldrh	r3, [r7, #14]
 800819a:	4293      	cmp	r3, r2
 800819c:	bf28      	it	cs
 800819e:	4613      	movcs	r3, r2
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 80081a4:	8b7a      	ldrh	r2, [r7, #26]
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a8:	699b      	ldr	r3, [r3, #24]
 80081aa:	0099      	lsls	r1, r3, #2
 80081ac:	4b1e      	ldr	r3, [pc, #120]	@ (8008228 <epin_write_tx_fifo+0x108>)
 80081ae:	400b      	ands	r3, r1
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d82e      	bhi.n	8008212 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 80081b4:	6a3b      	ldr	r3, [r7, #32]
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d011      	beq.n	80081e0 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 80081bc:	79bb      	ldrb	r3, [r7, #6]
 80081be:	3301      	adds	r3, #1
 80081c0:	031b      	lsls	r3, r3, #12
 80081c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081c4:	4413      	add	r3, r2
 80081c6:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 80081c8:	6a3b      	ldr	r3, [r7, #32]
 80081ca:	6858      	ldr	r0, [r3, #4]
 80081cc:	8b7a      	ldrh	r2, [r7, #26]
 80081ce:	2301      	movs	r3, #1
 80081d0:	6979      	ldr	r1, [r7, #20]
 80081d2:	f7fd f94e 	bl	8005472 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 80081d6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80081d8:	8b7b      	ldrh	r3, [r7, #26]
 80081da:	4413      	add	r3, r2
 80081dc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80081de:	e010      	b.n	8008202 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 80081e0:	6a3b      	ldr	r3, [r7, #32]
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	8b7b      	ldrh	r3, [r7, #26]
 80081e6:	79b9      	ldrb	r1, [r7, #6]
 80081e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081ea:	f001 fd3a 	bl	8009c62 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 80081ee:	6a3b      	ldr	r3, [r7, #32]
 80081f0:	681a      	ldr	r2, [r3, #0]
 80081f2:	8b7b      	ldrh	r3, [r7, #26]
 80081f4:	441a      	add	r2, r3
 80081f6:	6a3b      	ldr	r3, [r7, #32]
 80081f8:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 80081fa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80081fc:	8b7b      	ldrh	r3, [r7, #26]
 80081fe:	4413      	add	r3, r2
 8008200:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 8008202:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008204:	3301      	adds	r3, #1
 8008206:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008208:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800820a:	8bfb      	ldrh	r3, [r7, #30]
 800820c:	429a      	cmp	r2, r3
 800820e:	d3b5      	bcc.n	800817c <epin_write_tx_fifo+0x5c>
 8008210:	e000      	b.n	8008214 <epin_write_tx_fifo+0xf4>
      break;
 8008212:	bf00      	nop
    }
  }
  return total_bytes_written;
 8008214:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8008216:	4618      	mov	r0, r3
 8008218:	3730      	adds	r7, #48	@ 0x30
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	0800ab9c 	.word	0x0800ab9c
 8008224:	200049e8 	.word	0x200049e8
 8008228:	0003fffc 	.word	0x0003fffc

0800822c <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800822c:	b580      	push	{r7, lr}
 800822e:	b092      	sub	sp, #72	@ 0x48
 8008230:	af00      	add	r7, sp, #0
 8008232:	4603      	mov	r3, r0
 8008234:	71fb      	strb	r3, [r7, #7]
 8008236:	460b      	mov	r3, r1
 8008238:	71bb      	strb	r3, [r7, #6]
 800823a:	4613      	mov	r3, r2
 800823c:	717b      	strb	r3, [r7, #5]
 800823e:	79fb      	ldrb	r3, [r7, #7]
 8008240:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008244:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008248:	2b00      	cmp	r3, #0
 800824a:	d002      	beq.n	8008252 <edpt_schedule_packets+0x26>
    rhport = 0;
 800824c:	2300      	movs	r3, #0
 800824e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008252:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008256:	4a77      	ldr	r2, [pc, #476]	@ (8008434 <edpt_schedule_packets+0x208>)
 8008258:	011b      	lsls	r3, r3, #4
 800825a:	4413      	add	r3, r2
 800825c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800825e:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 8008260:	79ba      	ldrb	r2, [r7, #6]
 8008262:	797b      	ldrb	r3, [r7, #5]
 8008264:	0052      	lsls	r2, r2, #1
 8008266:	4413      	add	r3, r2
 8008268:	011b      	lsls	r3, r3, #4
 800826a:	4a73      	ldr	r2, [pc, #460]	@ (8008438 <edpt_schedule_packets+0x20c>)
 800826c:	4413      	add	r3, r2
 800826e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008270:	797b      	ldrb	r3, [r7, #5]
 8008272:	2b01      	cmp	r3, #1
 8008274:	bf14      	ite	ne
 8008276:	2301      	movne	r3, #1
 8008278:	2300      	moveq	r3, #0
 800827a:	b2db      	uxtb	r3, r3
 800827c:	461a      	mov	r2, r3
 800827e:	79bb      	ldrb	r3, [r7, #6]
 8008280:	0112      	lsls	r2, r2, #4
 8008282:	4413      	add	r3, r2
 8008284:	3348      	adds	r3, #72	@ 0x48
 8008286:	015b      	lsls	r3, r3, #5
 8008288:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800828a:	4413      	add	r3, r2
 800828c:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800828e:	79bb      	ldrb	r3, [r7, #6]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d11e      	bne.n	80082d2 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 8008294:	797b      	ldrb	r3, [r7, #5]
 8008296:	4a69      	ldr	r2, [pc, #420]	@ (800843c <edpt_schedule_packets+0x210>)
 8008298:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800829c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800829e:	2340      	movs	r3, #64	@ 0x40
 80082a0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80082a2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80082a4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80082a6:	4293      	cmp	r3, r2
 80082a8:	bf28      	it	cs
 80082aa:	4613      	movcs	r3, r2
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 80082b2:	797b      	ldrb	r3, [r7, #5]
 80082b4:	4a61      	ldr	r2, [pc, #388]	@ (800843c <edpt_schedule_packets+0x210>)
 80082b6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80082ba:	797b      	ldrb	r3, [r7, #5]
 80082bc:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80082c0:	1a8a      	subs	r2, r1, r2
 80082c2:	b291      	uxth	r1, r2
 80082c4:	4a5d      	ldr	r2, [pc, #372]	@ (800843c <edpt_schedule_packets+0x210>)
 80082c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 80082ca:	2301      	movs	r3, #1
 80082cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80082d0:	e019      	b.n	8008306 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 80082d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082d4:	891b      	ldrh	r3, [r3, #8]
 80082d6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 80082da:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80082de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80082e0:	8952      	ldrh	r2, [r2, #10]
 80082e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80082e4:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 80082e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e8:	6a3b      	ldr	r3, [r7, #32]
 80082ea:	4413      	add	r3, r2
 80082ec:	1e5a      	subs	r2, r3, #1
 80082ee:	6a3b      	ldr	r3, [r7, #32]
 80082f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80082f4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 80082f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d102      	bne.n	8008306 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 8008300:	2301      	movs	r3, #1
 8008302:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 8008306:	2300      	movs	r3, #0
 8008308:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800830a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800830e:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	f362 0312 	bfi	r3, r2, #0, #19
 8008318:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800831a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800831e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008322:	b29a      	uxth	r2, r3
 8008324:	8b7b      	ldrh	r3, [r7, #26]
 8008326:	f362 03cc 	bfi	r3, r2, #3, #10
 800832a:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800832c:	69ba      	ldr	r2, [r7, #24]
 800832e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008330:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 8008332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 8008338:	7dfb      	ldrb	r3, [r7, #23]
 800833a:	f043 0304 	orr.w	r3, r3, #4
 800833e:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 8008340:	7dfb      	ldrb	r3, [r7, #23]
 8008342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008346:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 8008348:	7dbb      	ldrb	r3, [r7, #22]
 800834a:	f003 030c 	and.w	r3, r3, #12
 800834e:	b2db      	uxtb	r3, r3
 8008350:	2b04      	cmp	r3, #4
 8008352:	d116      	bne.n	8008382 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8008354:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008356:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800835a:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8008362:	b29b      	uxth	r3, r3
 8008364:	f003 0301 	and.w	r3, r3, #1
 8008368:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800836a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836c:	2b00      	cmp	r3, #0
 800836e:	d004      	beq.n	800837a <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	f043 0310 	orr.w	r3, r3, #16
 8008376:	75fb      	strb	r3, [r7, #23]
 8008378:	e003      	b.n	8008382 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800837a:	7dfb      	ldrb	r3, [r7, #23]
 800837c:	f043 0320 	orr.w	r3, r3, #32
 8008380:	75fb      	strb	r3, [r7, #23]
 8008382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008384:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008386:	69fb      	ldr	r3, [r7, #28]
 8008388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800838a:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800838c:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800838e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 8008392:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008396:	2b00      	cmp	r3, #0
 8008398:	d021      	beq.n	80083de <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800839a:	797b      	ldrb	r3, [r7, #5]
 800839c:	2b01      	cmp	r3, #1
 800839e:	d10b      	bne.n	80083b8 <edpt_schedule_packets+0x18c>
 80083a0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d007      	beq.n	80083b8 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 80083a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80083b0:	4611      	mov	r1, r2
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7fd fb4b 	bl	8005a4e <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 80083b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	461a      	mov	r2, r3
 80083be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c0:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c6:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 80083c8:	79bb      	ldrb	r3, [r7, #6]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d12e      	bne.n	800842c <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 80083ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80083d6:	441a      	add	r2, r3
 80083d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083da:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 80083dc:	e026      	b.n	800842c <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e2:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 80083e4:	797b      	ldrb	r3, [r7, #5]
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d120      	bne.n	800842c <edpt_schedule_packets+0x200>
 80083ea:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d01c      	beq.n	800842c <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 80083f2:	79ba      	ldrb	r2, [r7, #6]
 80083f4:	79fb      	ldrb	r3, [r7, #7]
 80083f6:	4611      	mov	r1, r2
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7ff fe91 	bl	8008120 <epin_write_tx_fifo>
 80083fe:	4603      	mov	r3, r0
 8008400:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 8008402:	79bb      	ldrb	r3, [r7, #6]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d011      	beq.n	800842c <edpt_schedule_packets+0x200>
 8008408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800840a:	891b      	ldrh	r3, [r3, #8]
 800840c:	461a      	mov	r2, r3
 800840e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008410:	1ad3      	subs	r3, r2, r3
 8008412:	2b00      	cmp	r3, #0
 8008414:	dd0a      	ble.n	800842c <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 8008416:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008418:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800841c:	79bb      	ldrb	r3, [r7, #6]
 800841e:	2101      	movs	r1, #1
 8008420:	fa01 f303 	lsl.w	r3, r1, r3
 8008424:	431a      	orrs	r2, r3
 8008426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008428:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800842c:	bf00      	nop
 800842e:	3748      	adds	r7, #72	@ 0x48
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	0800ab9c 	.word	0x0800ab9c
 8008438:	200049e8 	.word	0x200049e8
 800843c:	20004a68 	.word	0x20004a68

08008440 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8008440:	b580      	push	{r7, lr}
 8008442:	b08c      	sub	sp, #48	@ 0x30
 8008444:	af00      	add	r7, sp, #0
 8008446:	4603      	mov	r3, r0
 8008448:	6039      	str	r1, [r7, #0]
 800844a:	71fb      	strb	r3, [r7, #7]
 800844c:	79fb      	ldrb	r3, [r7, #7]
 800844e:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008450:	7dfb      	ldrb	r3, [r7, #23]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d001      	beq.n	800845a <dcd_init+0x1a>
    rhport = 0;
 8008456:	2300      	movs	r3, #0
 8008458:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800845a:	7dfb      	ldrb	r3, [r7, #23]
 800845c:	4a43      	ldr	r2, [pc, #268]	@ (800856c <dcd_init+0x12c>)
 800845e:	011b      	lsls	r3, r3, #4
 8008460:	4413      	add	r3, r2
 8008462:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008464:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 8008466:	2208      	movs	r2, #8
 8008468:	2100      	movs	r1, #0
 800846a:	4841      	ldr	r0, [pc, #260]	@ (8008570 <dcd_init+0x130>)
 800846c:	f002 fa38 	bl	800a8e0 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 8008470:	2101      	movs	r1, #1
 8008472:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008474:	f001 fafa 	bl	8009a6c <dwc2_core_is_highspeed>
 8008478:	4603      	mov	r3, r0
 800847a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800847e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008480:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008482:	69bb      	ldr	r3, [r7, #24]
 8008484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008486:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008488:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800848a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800848e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008492:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8008496:	79fb      	ldrb	r3, [r7, #7]
 8008498:	4618      	mov	r0, r3
 800849a:	f001 fb05 	bl	8009aa8 <dwc2_core_init>
 800849e:	4603      	mov	r3, r0
 80084a0:	f083 0301 	eor.w	r3, r3, #1
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00a      	beq.n	80084c0 <dcd_init+0x80>
 80084aa:	4b32      	ldr	r3, [pc, #200]	@ (8008574 <dcd_init+0x134>)
 80084ac:	61fb      	str	r3, [r7, #28]
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f003 0301 	and.w	r3, r3, #1
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d000      	beq.n	80084bc <dcd_init+0x7c>
 80084ba:	be00      	bkpt	0x0000
 80084bc:	2300      	movs	r3, #0
 80084be:	e050      	b.n	8008562 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 80084c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80084c6:	f023 0303 	bic.w	r3, r3, #3
 80084ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 80084cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00d      	beq.n	80084f0 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80084d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084d8:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 80084da:	7b3b      	ldrb	r3, [r7, #12]
 80084dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b80      	cmp	r3, #128	@ 0x80
 80084e4:	d108      	bne.n	80084f8 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 80084e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80084ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084ee:	e003      	b.n	80084f8 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 80084f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084f2:	f043 0303 	orr.w	r3, r3, #3
 80084f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 80084f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fa:	f043 0304 	orr.w	r3, r3, #4
 80084fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 8008500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008502:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008504:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 8008508:	79fb      	ldrb	r3, [r7, #7]
 800850a:	4618      	mov	r0, r3
 800850c:	f000 f8e2 	bl	80086d4 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 8008510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008518:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800851c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851e:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 8008520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8008528:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800852c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800852e:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 8008530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008532:	699a      	ldr	r2, [r3, #24]
 8008534:	4b10      	ldr	r3, [pc, #64]	@ (8008578 <dcd_init+0x138>)
 8008536:	4313      	orrs	r3, r2
 8008538:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800853a:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800853c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 8008542:	6a3b      	ldr	r3, [r7, #32]
 8008544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008548:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800854a:	6a3b      	ldr	r3, [r7, #32]
 800854c:	f043 0301 	orr.w	r3, r3, #1
 8008550:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 8008552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008554:	6a3a      	ldr	r2, [r7, #32]
 8008556:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 8008558:	79fb      	ldrb	r3, [r7, #7]
 800855a:	4618      	mov	r0, r3
 800855c:	f000 f898 	bl	8008690 <dcd_connect>
  return true;
 8008560:	2301      	movs	r3, #1
}
 8008562:	4618      	mov	r0, r3
 8008564:	3730      	adds	r7, #48	@ 0x30
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	0800ab9c 	.word	0x0800ab9c
 8008570:	20004a68 	.word	0x20004a68
 8008574:	e000edf0 	.word	0xe000edf0
 8008578:	80003004 	.word	0x80003004

0800857c <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	4603      	mov	r3, r0
 8008584:	71fb      	strb	r3, [r7, #7]
 8008586:	79fb      	ldrb	r3, [r7, #7]
 8008588:	73fb      	strb	r3, [r7, #15]
 800858a:	2301      	movs	r3, #1
 800858c:	73bb      	strb	r3, [r7, #14]
 800858e:	2301      	movs	r3, #1
 8008590:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8008592:	7bfb      	ldrb	r3, [r7, #15]
 8008594:	4a0c      	ldr	r2, [pc, #48]	@ (80085c8 <dcd_int_enable+0x4c>)
 8008596:	011b      	lsls	r3, r3, #4
 8008598:	4413      	add	r3, r2
 800859a:	3304      	adds	r3, #4
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 80085a0:	7b7b      	ldrb	r3, [r7, #13]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d005      	beq.n	80085b2 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 80085a6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7ff fa7a 	bl	8007aa4 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 80085b0:	e004      	b.n	80085bc <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 80085b2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7ff fa92 	bl	8007ae0 <__NVIC_DisableIRQ>
}
 80085bc:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 80085be:	bf00      	nop
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop
 80085c8:	0800ab9c 	.word	0x0800ab9c

080085cc <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	4603      	mov	r3, r0
 80085d4:	71fb      	strb	r3, [r7, #7]
 80085d6:	79fb      	ldrb	r3, [r7, #7]
 80085d8:	73fb      	strb	r3, [r7, #15]
 80085da:	2301      	movs	r3, #1
 80085dc:	73bb      	strb	r3, [r7, #14]
 80085de:	2300      	movs	r3, #0
 80085e0:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 80085e2:	7bfb      	ldrb	r3, [r7, #15]
 80085e4:	4a0c      	ldr	r2, [pc, #48]	@ (8008618 <dcd_int_disable+0x4c>)
 80085e6:	011b      	lsls	r3, r3, #4
 80085e8:	4413      	add	r3, r2
 80085ea:	3304      	adds	r3, #4
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 80085f0:	7b7b      	ldrb	r3, [r7, #13]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d005      	beq.n	8008602 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 80085f6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80085fa:	4618      	mov	r0, r3
 80085fc:	f7ff fa52 	bl	8007aa4 <__NVIC_EnableIRQ>
}
 8008600:	e004      	b.n	800860c <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 8008602:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8008606:	4618      	mov	r0, r3
 8008608:	f7ff fa6a 	bl	8007ae0 <__NVIC_DisableIRQ>
}
 800860c:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800860e:	bf00      	nop
 8008610:	3710      	adds	r7, #16
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	0800ab9c 	.word	0x0800ab9c

0800861c <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800861c:	b580      	push	{r7, lr}
 800861e:	b086      	sub	sp, #24
 8008620:	af02      	add	r7, sp, #8
 8008622:	4603      	mov	r3, r0
 8008624:	460a      	mov	r2, r1
 8008626:	71fb      	strb	r3, [r7, #7]
 8008628:	4613      	mov	r3, r2
 800862a:	71bb      	strb	r3, [r7, #6]
 800862c:	79fb      	ldrb	r3, [r7, #7]
 800862e:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008630:	7a7b      	ldrb	r3, [r7, #9]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d001      	beq.n	800863a <dcd_set_address+0x1e>
    rhport = 0;
 8008636:	2300      	movs	r3, #0
 8008638:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800863a:	7a7b      	ldrb	r3, [r7, #9]
 800863c:	4a13      	ldr	r2, [pc, #76]	@ (800868c <dcd_set_address+0x70>)
 800863e:	011b      	lsls	r3, r3, #4
 8008640:	4413      	add	r3, r2
 8008642:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008644:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800864c:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 8008650:	79bb      	ldrb	r3, [r7, #6]
 8008652:	011b      	lsls	r3, r3, #4
 8008654:	431a      	orrs	r2, r3
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800865c:	2300      	movs	r3, #0
 800865e:	72fb      	strb	r3, [r7, #11]
 8008660:	2301      	movs	r3, #1
 8008662:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 8008664:	7abb      	ldrb	r3, [r7, #10]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d101      	bne.n	800866e <dcd_set_address+0x52>
 800866a:	2280      	movs	r2, #128	@ 0x80
 800866c:	e000      	b.n	8008670 <dcd_set_address+0x54>
 800866e:	2200      	movs	r2, #0
 8008670:	7afb      	ldrb	r3, [r7, #11]
 8008672:	4313      	orrs	r3, r2
 8008674:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 8008676:	79f8      	ldrb	r0, [r7, #7]
 8008678:	2300      	movs	r3, #0
 800867a:	9300      	str	r3, [sp, #0]
 800867c:	2300      	movs	r3, #0
 800867e:	2200      	movs	r2, #0
 8008680:	f000 f94a 	bl	8008918 <dcd_edpt_xfer>
}
 8008684:	bf00      	nop
 8008686:	3710      	adds	r7, #16
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}
 800868c:	0800ab9c 	.word	0x0800ab9c

08008690 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	4603      	mov	r3, r0
 8008698:	71fb      	strb	r3, [r7, #7]
 800869a:	79fb      	ldrb	r3, [r7, #7]
 800869c:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800869e:	7afb      	ldrb	r3, [r7, #11]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d001      	beq.n	80086a8 <dcd_connect+0x18>
    rhport = 0;
 80086a4:	2300      	movs	r3, #0
 80086a6:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80086a8:	7afb      	ldrb	r3, [r7, #11]
 80086aa:	4a09      	ldr	r2, [pc, #36]	@ (80086d0 <dcd_connect+0x40>)
 80086ac:	011b      	lsls	r3, r3, #4
 80086ae:	4413      	add	r3, r2
 80086b0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80086b2:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80086ba:	f023 0202 	bic.w	r2, r3, #2
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80086c4:	bf00      	nop
 80086c6:	3714      	adds	r7, #20
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr
 80086d0:	0800ab9c 	.word	0x0800ab9c

080086d4 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	4603      	mov	r3, r0
 80086dc:	71fb      	strb	r3, [r7, #7]
 80086de:	79fb      	ldrb	r3, [r7, #7]
 80086e0:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80086e2:	7afb      	ldrb	r3, [r7, #11]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d001      	beq.n	80086ec <dcd_disconnect+0x18>
    rhport = 0;
 80086e8:	2300      	movs	r3, #0
 80086ea:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80086ec:	7afb      	ldrb	r3, [r7, #11]
 80086ee:	4a09      	ldr	r2, [pc, #36]	@ (8008714 <dcd_disconnect+0x40>)
 80086f0:	011b      	lsls	r3, r3, #4
 80086f2:	4413      	add	r3, r2
 80086f4:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80086f6:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80086fe:	f043 0202 	orr.w	r2, r3, #2
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 8008708:	bf00      	nop
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr
 8008714:	0800ab9c 	.word	0x0800ab9c

08008718 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 8008718:	b480      	push	{r7}
 800871a:	b085      	sub	sp, #20
 800871c:	af00      	add	r7, sp, #0
 800871e:	4603      	mov	r3, r0
 8008720:	460a      	mov	r2, r1
 8008722:	71fb      	strb	r3, [r7, #7]
 8008724:	4613      	mov	r3, r2
 8008726:	71bb      	strb	r3, [r7, #6]
 8008728:	79fb      	ldrb	r3, [r7, #7]
 800872a:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800872c:	7afb      	ldrb	r3, [r7, #11]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d001      	beq.n	8008736 <dcd_sof_enable+0x1e>
    rhport = 0;
 8008732:	2300      	movs	r3, #0
 8008734:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008736:	7afb      	ldrb	r3, [r7, #11]
 8008738:	4a10      	ldr	r2, [pc, #64]	@ (800877c <dcd_sof_enable+0x64>)
 800873a:	011b      	lsls	r3, r3, #4
 800873c:	4413      	add	r3, r2
 800873e:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008740:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 8008742:	4a0f      	ldr	r2, [pc, #60]	@ (8008780 <dcd_sof_enable+0x68>)
 8008744:	79bb      	ldrb	r3, [r7, #6]
 8008746:	71d3      	strb	r3, [r2, #7]

  if (en) {
 8008748:	79bb      	ldrb	r3, [r7, #6]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d009      	beq.n	8008762 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2208      	movs	r2, #8
 8008752:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	699b      	ldr	r3, [r3, #24]
 8008758:	f043 0208 	orr.w	r2, r3, #8
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 8008760:	e005      	b.n	800876e <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	699b      	ldr	r3, [r3, #24]
 8008766:	f023 0208 	bic.w	r2, r3, #8
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	619a      	str	r2, [r3, #24]
}
 800876e:	bf00      	nop
 8008770:	3714      	adds	r7, #20
 8008772:	46bd      	mov	sp, r7
 8008774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008778:	4770      	bx	lr
 800877a:	bf00      	nop
 800877c:	0800ab9c 	.word	0x0800ab9c
 8008780:	20004a68 	.word	0x20004a68

08008784 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	4603      	mov	r3, r0
 800878c:	6039      	str	r1, [r7, #0]
 800878e:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	7899      	ldrb	r1, [r3, #2]
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	889b      	ldrh	r3, [r3, #4]
 800879c:	b29b      	uxth	r3, r3
 800879e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087a2:	b29a      	uxth	r2, r3
 80087a4:	79fb      	ldrb	r3, [r7, #7]
 80087a6:	4618      	mov	r0, r3
 80087a8:	f7ff f9fe 	bl	8007ba8 <dfifo_alloc>
 80087ac:	4603      	mov	r3, r0
 80087ae:	f083 0301 	eor.w	r3, r3, #1
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00a      	beq.n	80087ce <dcd_edpt_open+0x4a>
 80087b8:	4b0a      	ldr	r3, [pc, #40]	@ (80087e4 <dcd_edpt_open+0x60>)
 80087ba:	60fb      	str	r3, [r7, #12]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f003 0301 	and.w	r3, r3, #1
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d000      	beq.n	80087ca <dcd_edpt_open+0x46>
 80087c8:	be00      	bkpt	0x0000
 80087ca:	2300      	movs	r3, #0
 80087cc:	e005      	b.n	80087da <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 80087ce:	79fb      	ldrb	r3, [r7, #7]
 80087d0:	6839      	ldr	r1, [r7, #0]
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7ff fb22 	bl	8007e1c <edpt_activate>
  return true;
 80087d8:	2301      	movs	r3, #1
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3710      	adds	r7, #16
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	e000edf0 	.word	0xe000edf0

080087e8 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b08c      	sub	sp, #48	@ 0x30
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	4603      	mov	r3, r0
 80087f0:	71fb      	strb	r3, [r7, #7]
 80087f2:	79fb      	ldrb	r3, [r7, #7]
 80087f4:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80087f6:	7ffb      	ldrb	r3, [r7, #31]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d001      	beq.n	8008800 <dcd_edpt_close_all+0x18>
    rhport = 0;
 80087fc:	2300      	movs	r3, #0
 80087fe:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008800:	7ffb      	ldrb	r3, [r7, #31]
 8008802:	4a42      	ldr	r2, [pc, #264]	@ (800890c <dcd_edpt_close_all+0x124>)
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	4413      	add	r3, r2
 8008808:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800880a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800880c:	79fb      	ldrb	r3, [r7, #7]
 800880e:	4a3f      	ldr	r2, [pc, #252]	@ (800890c <dcd_edpt_close_all+0x124>)
 8008810:	011b      	lsls	r3, r3, #4
 8008812:	4413      	add	r3, r2
 8008814:	3308      	adds	r3, #8
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800881c:	2000      	movs	r0, #0
 800881e:	f7fe fc23 	bl	8007068 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 8008822:	4b3b      	ldr	r3, [pc, #236]	@ (8008910 <dcd_edpt_close_all+0x128>)
 8008824:	2200      	movs	r2, #0
 8008826:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 8008828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800882e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 8008832:	2301      	movs	r3, #1
 8008834:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008838:	e038      	b.n	80088ac <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800883a:	2300      	movs	r3, #0
 800883c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008840:	e02b      	b.n	800889a <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 8008842:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8008846:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800884a:	0112      	lsls	r2, r2, #4
 800884c:	4413      	add	r3, r2
 800884e:	3348      	adds	r3, #72	@ 0x48
 8008850:	015b      	lsls	r3, r3, #5
 8008852:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008854:	4413      	add	r3, r2
 8008856:	623b      	str	r3, [r7, #32]
 8008858:	6a3b      	ldr	r3, [r7, #32]
 800885a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	0fdb      	lsrs	r3, r3, #31
 8008862:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8008864:	2b00      	cmp	r3, #0
 8008866:	d005      	beq.n	8008874 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 8008868:	6a3b      	ldr	r3, [r7, #32]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008870:	6a3b      	ldr	r3, [r7, #32]
 8008872:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8008874:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008878:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800887c:	f1c3 0301 	rsb	r3, r3, #1
 8008880:	4924      	ldr	r1, [pc, #144]	@ (8008914 <dcd_edpt_close_all+0x12c>)
 8008882:	0052      	lsls	r2, r2, #1
 8008884:	4413      	add	r3, r2
 8008886:	011b      	lsls	r3, r3, #4
 8008888:	440b      	add	r3, r1
 800888a:	330a      	adds	r3, #10
 800888c:	2200      	movs	r2, #0
 800888e:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8008890:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008894:	3301      	adds	r3, #1
 8008896:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800889a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d9cf      	bls.n	8008842 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 80088a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80088a6:	3301      	adds	r3, #1
 80088a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80088ac:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80088b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d3c0      	bcc.n	800883a <dcd_edpt_close_all+0x52>
 80088b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ba:	613b      	str	r3, [r7, #16]
 80088bc:	2310      	movs	r3, #16
 80088be:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 80088c0:	7bfb      	ldrb	r3, [r7, #15]
 80088c2:	019b      	lsls	r3, r3, #6
 80088c4:	f043 0220 	orr.w	r2, r3, #32
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 80088cc:	bf00      	nop
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	f003 0320 	and.w	r3, r3, #32
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d1f9      	bne.n	80088ce <dcd_edpt_close_all+0xe6>
}
 80088da:	bf00      	nop
 80088dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088de:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	2210      	movs	r2, #16
 80088e4:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 80088e6:	bf00      	nop
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	f003 0310 	and.w	r3, r3, #16
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1f9      	bne.n	80088e8 <dcd_edpt_close_all+0x100>
}
 80088f4:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 80088f6:	79fb      	ldrb	r3, [r7, #7]
 80088f8:	4618      	mov	r0, r3
 80088fa:	f7ff fa35 	bl	8007d68 <dfifo_device_init>

  usbd_spin_unlock(false);
 80088fe:	2000      	movs	r0, #0
 8008900:	f7fe fbd6 	bl	80070b0 <usbd_spin_unlock>
}
 8008904:	bf00      	nop
 8008906:	3730      	adds	r7, #48	@ 0x30
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}
 800890c:	0800ab9c 	.word	0x0800ab9c
 8008910:	20004a68 	.word	0x20004a68
 8008914:	200049e8 	.word	0x200049e8

08008918 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8008918:	b580      	push	{r7, lr}
 800891a:	b086      	sub	sp, #24
 800891c:	af00      	add	r7, sp, #0
 800891e:	603a      	str	r2, [r7, #0]
 8008920:	461a      	mov	r2, r3
 8008922:	4603      	mov	r3, r0
 8008924:	71fb      	strb	r3, [r7, #7]
 8008926:	460b      	mov	r3, r1
 8008928:	71bb      	strb	r3, [r7, #6]
 800892a:	4613      	mov	r3, r2
 800892c:	80bb      	strh	r3, [r7, #4]
 800892e:	79bb      	ldrb	r3, [r7, #6]
 8008930:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008932:	7bbb      	ldrb	r3, [r7, #14]
 8008934:	f003 030f 	and.w	r3, r3, #15
 8008938:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800893a:	75bb      	strb	r3, [r7, #22]
 800893c:	79bb      	ldrb	r3, [r7, #6]
 800893e:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008940:	7bfb      	ldrb	r3, [r7, #15]
 8008942:	09db      	lsrs	r3, r3, #7
 8008944:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008946:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008948:	7dba      	ldrb	r2, [r7, #22]
 800894a:	7d7b      	ldrb	r3, [r7, #21]
 800894c:	0052      	lsls	r2, r2, #1
 800894e:	4413      	add	r3, r2
 8008950:	011b      	lsls	r3, r3, #4
 8008952:	4a1b      	ldr	r2, [pc, #108]	@ (80089c0 <dcd_edpt_xfer+0xa8>)
 8008954:	4413      	add	r3, r2
 8008956:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8008958:	f897 3020 	ldrb.w	r3, [r7, #32]
 800895c:	4618      	mov	r0, r3
 800895e:	f7fe fb83 	bl	8007068 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	895b      	ldrh	r3, [r3, #10]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d102      	bne.n	8008970 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800896a:	2300      	movs	r3, #0
 800896c:	75fb      	strb	r3, [r7, #23]
 800896e:	e01c      	b.n	80089aa <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	683a      	ldr	r2, [r7, #0]
 8008974:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	2200      	movs	r2, #0
 800897a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	88ba      	ldrh	r2, [r7, #4]
 8008980:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	7b1a      	ldrb	r2, [r3, #12]
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800898a:	7dbb      	ldrb	r3, [r7, #22]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d104      	bne.n	800899a <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8008990:	7d7b      	ldrb	r3, [r7, #21]
 8008992:	490c      	ldr	r1, [pc, #48]	@ (80089c4 <dcd_edpt_xfer+0xac>)
 8008994:	88ba      	ldrh	r2, [r7, #4]
 8008996:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800899a:	7d7a      	ldrb	r2, [r7, #21]
 800899c:	7db9      	ldrb	r1, [r7, #22]
 800899e:	79fb      	ldrb	r3, [r7, #7]
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7ff fc43 	bl	800822c <edpt_schedule_packets>
    ret = true;
 80089a6:	2301      	movs	r3, #1
 80089a8:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 80089aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7fe fb7e 	bl	80070b0 <usbd_spin_unlock>

  return ret;
 80089b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3718      	adds	r7, #24
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	200049e8 	.word	0x200049e8
 80089c4:	20004a68 	.word	0x20004a68

080089c8 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b086      	sub	sp, #24
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	603a      	str	r2, [r7, #0]
 80089d0:	461a      	mov	r2, r3
 80089d2:	4603      	mov	r3, r0
 80089d4:	71fb      	strb	r3, [r7, #7]
 80089d6:	460b      	mov	r3, r1
 80089d8:	71bb      	strb	r3, [r7, #6]
 80089da:	4613      	mov	r3, r2
 80089dc:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	88db      	ldrh	r3, [r3, #6]
 80089e2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d00a      	beq.n	8008a02 <dcd_edpt_xfer_fifo+0x3a>
 80089ec:	4b25      	ldr	r3, [pc, #148]	@ (8008a84 <dcd_edpt_xfer_fifo+0xbc>)
 80089ee:	60fb      	str	r3, [r7, #12]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d000      	beq.n	80089fe <dcd_edpt_xfer_fifo+0x36>
 80089fc:	be00      	bkpt	0x0000
 80089fe:	2300      	movs	r3, #0
 8008a00:	e03b      	b.n	8008a7a <dcd_edpt_xfer_fifo+0xb2>
 8008a02:	79bb      	ldrb	r3, [r7, #6]
 8008a04:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008a06:	7abb      	ldrb	r3, [r7, #10]
 8008a08:	f003 030f 	and.w	r3, r3, #15
 8008a0c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008a0e:	75bb      	strb	r3, [r7, #22]
 8008a10:	79bb      	ldrb	r3, [r7, #6]
 8008a12:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008a14:	7afb      	ldrb	r3, [r7, #11]
 8008a16:	09db      	lsrs	r3, r3, #7
 8008a18:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008a1a:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008a1c:	7dba      	ldrb	r2, [r7, #22]
 8008a1e:	7d7b      	ldrb	r3, [r7, #21]
 8008a20:	0052      	lsls	r2, r2, #1
 8008a22:	4413      	add	r3, r2
 8008a24:	011b      	lsls	r3, r3, #4
 8008a26:	4a18      	ldr	r2, [pc, #96]	@ (8008a88 <dcd_edpt_xfer_fifo+0xc0>)
 8008a28:	4413      	add	r3, r2
 8008a2a:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8008a2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008a30:	4618      	mov	r0, r3
 8008a32:	f7fe fb19 	bl	8007068 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	895b      	ldrh	r3, [r3, #10]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d102      	bne.n	8008a44 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 8008a3e:	2300      	movs	r3, #0
 8008a40:	75fb      	strb	r3, [r7, #23]
 8008a42:	e014      	b.n	8008a6e <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	2200      	movs	r2, #0
 8008a48:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	683a      	ldr	r2, [r7, #0]
 8008a4e:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	88ba      	ldrh	r2, [r7, #4]
 8008a54:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	7b1a      	ldrb	r2, [r3, #12]
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 8008a5e:	7d7a      	ldrb	r2, [r7, #21]
 8008a60:	7db9      	ldrb	r1, [r7, #22]
 8008a62:	79fb      	ldrb	r3, [r7, #7]
 8008a64:	4618      	mov	r0, r3
 8008a66:	f7ff fbe1 	bl	800822c <edpt_schedule_packets>
    ret = true;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8008a6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008a72:	4618      	mov	r0, r3
 8008a74:	f7fe fb1c 	bl	80070b0 <usbd_spin_unlock>

  return ret;
 8008a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3718      	adds	r7, #24
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
 8008a82:	bf00      	nop
 8008a84:	e000edf0 	.word	0xe000edf0
 8008a88:	200049e8 	.word	0x200049e8

08008a8c <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b086      	sub	sp, #24
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	4603      	mov	r3, r0
 8008a94:	460a      	mov	r2, r1
 8008a96:	71fb      	strb	r3, [r7, #7]
 8008a98:	4613      	mov	r3, r2
 8008a9a:	71bb      	strb	r3, [r7, #6]
 8008a9c:	79fb      	ldrb	r3, [r7, #7]
 8008a9e:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008aa0:	7cbb      	ldrb	r3, [r7, #18]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d001      	beq.n	8008aaa <dcd_edpt_stall+0x1e>
    rhport = 0;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008aaa:	7cbb      	ldrb	r3, [r7, #18]
 8008aac:	4a11      	ldr	r2, [pc, #68]	@ (8008af4 <dcd_edpt_stall+0x68>)
 8008aae:	011b      	lsls	r3, r3, #4
 8008ab0:	4413      	add	r3, r2
 8008ab2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008ab4:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 8008ab6:	79b9      	ldrb	r1, [r7, #6]
 8008ab8:	79fb      	ldrb	r3, [r7, #7]
 8008aba:	2201      	movs	r2, #1
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7ff fa5f 	bl	8007f80 <edpt_disable>
 8008ac2:	79bb      	ldrb	r3, [r7, #6]
 8008ac4:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008ac6:	7cfb      	ldrb	r3, [r7, #19]
 8008ac8:	f003 030f 	and.w	r3, r3, #15
 8008acc:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d10b      	bne.n	8008aea <dcd_edpt_stall+0x5e>
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ada:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008adc:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d003      	beq.n	8008aea <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 8008ae2:	79fb      	ldrb	r3, [r7, #7]
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7ff f81f 	bl	8007b28 <dma_setup_prepare>
    }
  }
}
 8008aea:	bf00      	nop
 8008aec:	3718      	adds	r7, #24
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	bf00      	nop
 8008af4:	0800ab9c 	.word	0x0800ab9c

08008af8 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8008af8:	b480      	push	{r7}
 8008afa:	b087      	sub	sp, #28
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	4603      	mov	r3, r0
 8008b00:	460a      	mov	r2, r1
 8008b02:	71fb      	strb	r3, [r7, #7]
 8008b04:	4613      	mov	r3, r2
 8008b06:	71bb      	strb	r3, [r7, #6]
 8008b08:	79fb      	ldrb	r3, [r7, #7]
 8008b0a:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008b0c:	7a7b      	ldrb	r3, [r7, #9]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d001      	beq.n	8008b16 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 8008b12:	2300      	movs	r3, #0
 8008b14:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008b16:	7a7b      	ldrb	r3, [r7, #9]
 8008b18:	4a19      	ldr	r2, [pc, #100]	@ (8008b80 <dcd_edpt_clear_stall+0x88>)
 8008b1a:	011b      	lsls	r3, r3, #4
 8008b1c:	4413      	add	r3, r2
 8008b1e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008b20:	617b      	str	r3, [r7, #20]
 8008b22:	79bb      	ldrb	r3, [r7, #6]
 8008b24:	72bb      	strb	r3, [r7, #10]
 8008b26:	7abb      	ldrb	r3, [r7, #10]
 8008b28:	f003 030f 	and.w	r3, r3, #15
 8008b2c:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008b2e:	74fb      	strb	r3, [r7, #19]
 8008b30:	79bb      	ldrb	r3, [r7, #6]
 8008b32:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008b34:	7afb      	ldrb	r3, [r7, #11]
 8008b36:	09db      	lsrs	r3, r3, #7
 8008b38:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008b3a:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008b3c:	7cbb      	ldrb	r3, [r7, #18]
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	bf14      	ite	ne
 8008b42:	2301      	movne	r3, #1
 8008b44:	2300      	moveq	r3, #0
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	461a      	mov	r2, r3
 8008b4a:	7cfb      	ldrb	r3, [r7, #19]
 8008b4c:	0112      	lsls	r2, r2, #4
 8008b4e:	4413      	add	r3, r2
 8008b50:	3348      	adds	r3, #72	@ 0x48
 8008b52:	015b      	lsls	r3, r3, #5
 8008b54:	697a      	ldr	r2, [r7, #20]
 8008b56:	4413      	add	r3, r2
 8008b58:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	601a      	str	r2, [r3, #0]
}
 8008b72:	bf00      	nop
 8008b74:	371c      	adds	r7, #28
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
 8008b7e:	bf00      	nop
 8008b80:	0800ab9c 	.word	0x0800ab9c

08008b84 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b090      	sub	sp, #64	@ 0x40
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	71fb      	strb	r3, [r7, #7]
 8008b8e:	79fb      	ldrb	r3, [r7, #7]
 8008b90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008b94:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d002      	beq.n	8008ba2 <handle_bus_reset+0x1e>
    rhport = 0;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008ba2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008ba6:	4a75      	ldr	r2, [pc, #468]	@ (8008d7c <handle_bus_reset+0x1f8>)
 8008ba8:	011b      	lsls	r3, r3, #4
 8008baa:	4413      	add	r3, r2
 8008bac:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8008bae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bb8:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 8008bba:	7a7b      	ldrb	r3, [r7, #9]
 8008bbc:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 8008bc6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 8008bca:	2280      	movs	r2, #128	@ 0x80
 8008bcc:	2100      	movs	r1, #0
 8008bce:	486c      	ldr	r0, [pc, #432]	@ (8008d80 <handle_bus_reset+0x1fc>)
 8008bd0:	f001 fe86 	bl	800a8e0 <memset>

  _dcd_data.sof_en = false;
 8008bd4:	4b6b      	ldr	r3, [pc, #428]	@ (8008d84 <handle_bus_reset+0x200>)
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 8008bda:	4b6a      	ldr	r3, [pc, #424]	@ (8008d84 <handle_bus_reset+0x200>)
 8008bdc:	2200      	movs	r2, #0
 8008bde:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008be0:	2300      	movs	r3, #0
 8008be2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008be6:	e014      	b.n	8008c12 <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 8008be8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008bec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bee:	3358      	adds	r3, #88	@ 0x58
 8008bf0:	015b      	lsls	r3, r3, #5
 8008bf2:	4413      	add	r3, r2
 8008bf4:	681a      	ldr	r2, [r3, #0]
 8008bf6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008bfa:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8008bfe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008c00:	3358      	adds	r3, #88	@ 0x58
 8008c02:	015b      	lsls	r3, r3, #5
 8008c04:	440b      	add	r3, r1
 8008c06:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008c08:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008c12:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008c16:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d3e4      	bcc.n	8008be8 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008c1e:	2300      	movs	r3, #0
 8008c20:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008c24:	e019      	b.n	8008c5a <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 8008c26:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008c2a:	3348      	adds	r3, #72	@ 0x48
 8008c2c:	015b      	lsls	r3, r3, #5
 8008c2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c30:	4413      	add	r3, r2
 8008c32:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c36:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	0fdb      	lsrs	r3, r3, #31
 8008c3e:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d005      	beq.n	8008c50 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8008c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4e:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008c50:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008c54:	3301      	adds	r3, #1
 8008c56:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008c5a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008c5e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d3df      	bcc.n	8008c26 <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8008c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c68:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8008c6c:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8008c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c72:	2209      	movs	r2, #9
 8008c74:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8008c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c7a:	2209      	movs	r2, #9
 8008c7c:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8008c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c82:	61fb      	str	r3, [r7, #28]
 8008c84:	2310      	movs	r3, #16
 8008c86:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008c88:	7efb      	ldrb	r3, [r7, #27]
 8008c8a:	019b      	lsls	r3, r3, #6
 8008c8c:	f043 0220 	orr.w	r2, r3, #32
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008c94:	bf00      	nop
 8008c96:	69fb      	ldr	r3, [r7, #28]
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	f003 0320 	and.w	r3, r3, #32
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d1f9      	bne.n	8008c96 <handle_bus_reset+0x112>
}
 8008ca2:	bf00      	nop
 8008ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca6:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008ca8:	6a3b      	ldr	r3, [r7, #32]
 8008caa:	2210      	movs	r2, #16
 8008cac:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008cae:	bf00      	nop
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	691b      	ldr	r3, [r3, #16]
 8008cb4:	f003 0310 	and.w	r3, r3, #16
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d1f9      	bne.n	8008cb0 <handle_bus_reset+0x12c>
}
 8008cbc:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 8008cbe:	79fb      	ldrb	r3, [r7, #7]
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7ff f851 	bl	8007d68 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 8008cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8008ccc:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 8008cce:	8a3b      	ldrh	r3, [r7, #16]
 8008cd0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008cd4:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 8008cd6:	693a      	ldr	r2, [r7, #16]
 8008cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cda:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8008cea:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 8008cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cee:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8008cf2:	f023 0203 	bic.w	r2, r3, #3
 8008cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf8:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 8008cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfe:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8008d02:	f023 0203 	bic.w	r2, r3, #3
 8008d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d08:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008d12:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008d16:	431a      	orrs	r2, r3
 8008d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 8008d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d20:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008d24:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008d28:	431a      	orrs	r2, r3
 8008d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d2c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8008d30:	4b13      	ldr	r3, [pc, #76]	@ (8008d80 <handle_bus_reset+0x1fc>)
 8008d32:	2240      	movs	r2, #64	@ 0x40
 8008d34:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8008d36:	4b12      	ldr	r3, [pc, #72]	@ (8008d80 <handle_bus_reset+0x1fc>)
 8008d38:	2240      	movs	r2, #64	@ 0x40
 8008d3a:	835a      	strh	r2, [r3, #26]
 8008d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3e:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d44:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008d46:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d004      	beq.n	8008d56 <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 8008d4c:	79fb      	ldrb	r3, [r7, #7]
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f7fe feea 	bl	8007b28 <dma_setup_prepare>
 8008d54:	e007      	b.n	8008d66 <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8008d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d58:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 8008d5c:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8008d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d62:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 8008d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d68:	699b      	ldr	r3, [r3, #24]
 8008d6a:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 8008d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d70:	619a      	str	r2, [r3, #24]
}
 8008d72:	bf00      	nop
 8008d74:	3740      	adds	r7, #64	@ 0x40
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	0800ab9c 	.word	0x0800ab9c
 8008d80:	200049e8 	.word	0x200049e8
 8008d84:	20004a68 	.word	0x20004a68

08008d88 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b08a      	sub	sp, #40	@ 0x28
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	4603      	mov	r3, r0
 8008d90:	71fb      	strb	r3, [r7, #7]
 8008d92:	79fb      	ldrb	r3, [r7, #7]
 8008d94:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008d96:	7ffb      	ldrb	r3, [r7, #31]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d001      	beq.n	8008da0 <handle_enum_done+0x18>
    rhport = 0;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008da0:	7ffb      	ldrb	r3, [r7, #31]
 8008da2:	4a1b      	ldr	r2, [pc, #108]	@ (8008e10 <handle_enum_done+0x88>)
 8008da4:	011b      	lsls	r3, r3, #4
 8008da6:	4413      	add	r3, r2
 8008da8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8008daa:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8008dac:	6a3b      	ldr	r3, [r7, #32]
 8008dae:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8008db2:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 8008db4:	7e3b      	ldrb	r3, [r7, #24]
 8008db6:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d002      	beq.n	8008dc6 <handle_enum_done+0x3e>
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	d004      	beq.n	8008dce <handle_enum_done+0x46>
 8008dc4:	e007      	b.n	8008dd6 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 8008dc6:	2302      	movs	r3, #2
 8008dc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008dcc:	e007      	b.n	8008dde <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 8008dce:	2301      	movs	r3, #1
 8008dd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008dd4:	e003      	b.n	8008dde <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008ddc:	bf00      	nop
 8008dde:	79fb      	ldrb	r3, [r7, #7]
 8008de0:	77bb      	strb	r3, [r7, #30]
 8008de2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008de6:	777b      	strb	r3, [r7, #29]
 8008de8:	2301      	movs	r3, #1
 8008dea:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 8008dec:	7fbb      	ldrb	r3, [r7, #30]
 8008dee:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 8008df0:	2301      	movs	r3, #1
 8008df2:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 8008df4:	7f7b      	ldrb	r3, [r7, #29]
 8008df6:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 8008df8:	7f3a      	ldrb	r2, [r7, #28]
 8008dfa:	f107 030c 	add.w	r3, r7, #12
 8008dfe:	4611      	mov	r1, r2
 8008e00:	4618      	mov	r0, r3
 8008e02:	f7fd fe61 	bl	8006ac8 <dcd_event_handler>
}
 8008e06:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 8008e08:	bf00      	nop
 8008e0a:	3728      	adds	r7, #40	@ 0x28
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	0800ab9c 	.word	0x0800ab9c

08008e14 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b08c      	sub	sp, #48	@ 0x30
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	71fb      	strb	r3, [r7, #7]
 8008e1e:	79fb      	ldrb	r3, [r7, #7]
 8008e20:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008e22:	7cfb      	ldrb	r3, [r7, #19]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d001      	beq.n	8008e2c <handle_rxflvl_irq+0x18>
    rhport = 0;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008e2c:	7cfb      	ldrb	r3, [r7, #19]
 8008e2e:	4a45      	ldr	r2, [pc, #276]	@ (8008f44 <handle_rxflvl_irq+0x130>)
 8008e30:	011b      	lsls	r3, r3, #4
 8008e32:	4413      	add	r3, r2
 8008e34:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8008e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e3e:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 8008e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e42:	6a1b      	ldr	r3, [r3, #32]
 8008e44:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 8008e46:	7b3b      	ldrb	r3, [r7, #12]
 8008e48:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 8008e52:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e56:	3358      	adds	r3, #88	@ 0x58
 8008e58:	015b      	lsls	r3, r3, #5
 8008e5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e5c:	4413      	add	r3, r2
 8008e5e:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 8008e60:	7bbb      	ldrb	r3, [r7, #14]
 8008e62:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	2b05      	cmp	r3, #5
 8008e6c:	d862      	bhi.n	8008f34 <handle_rxflvl_irq+0x120>
 8008e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e74 <handle_rxflvl_irq+0x60>)
 8008e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e74:	08008f35 	.word	0x08008f35
 8008e78:	08008eb3 	.word	0x08008eb3
 8008e7c:	08008f35 	.word	0x08008f35
 8008e80:	08008ea5 	.word	0x08008ea5
 8008e84:	08008f35 	.word	0x08008f35
 8008e88:	08008e8d 	.word	0x08008e8d
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 8008e8c:	4b2e      	ldr	r3, [pc, #184]	@ (8008f48 <handle_rxflvl_irq+0x134>)
 8008e8e:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8008e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	3304      	adds	r3, #4
 8008e9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e9e:	6812      	ldr	r2, [r2, #0]
 8008ea0:	601a      	str	r2, [r3, #0]
      break;
 8008ea2:	e04a      	b.n	8008f3a <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8008ea4:	6a3b      	ldr	r3, [r7, #32]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8008eac:	6a3b      	ldr	r3, [r7, #32]
 8008eae:	611a      	str	r2, [r3, #16]
      break;
 8008eb0:	e043      	b.n	8008f3a <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 8008eb2:	89bb      	ldrh	r3, [r7, #12]
 8008eb4:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8008ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ec0:	015b      	lsls	r3, r3, #5
 8008ec2:	4a22      	ldr	r2, [pc, #136]	@ (8008f4c <handle_rxflvl_irq+0x138>)
 8008ec4:	4413      	add	r3, r2
 8008ec6:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 8008ec8:	8b7b      	ldrh	r3, [r7, #26]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d018      	beq.n	8008f00 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d007      	beq.n	8008ee6 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	6858      	ldr	r0, [r3, #4]
 8008eda:	8b7a      	ldrh	r2, [r7, #26]
 8008edc:	2301      	movs	r3, #1
 8008ede:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ee0:	f7fc fb0b 	bl	80054fa <tu_fifo_write_n_access_mode>
 8008ee4:	e00c      	b.n	8008f00 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	8b7a      	ldrh	r2, [r7, #26]
 8008eec:	4619      	mov	r1, r3
 8008eee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ef0:	f000 fe66 	bl	8009bc0 <dfifo_read_packet>
          xfer->buffer += byte_count;
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	8b7b      	ldrh	r3, [r7, #26]
 8008efa:	441a      	add	r2, r3
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	895b      	ldrh	r3, [r3, #10]
 8008f04:	8b7a      	ldrh	r2, [r7, #26]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d216      	bcs.n	8008f38 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 8008f0a:	6a3b      	ldr	r3, [r7, #32]
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	891a      	ldrh	r2, [r3, #8]
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	1ad3      	subs	r3, r2, r3
 8008f1e:	b29a      	uxth	r2, r3
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 8008f24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d105      	bne.n	8008f38 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 8008f2c:	4b08      	ldr	r3, [pc, #32]	@ (8008f50 <handle_rxflvl_irq+0x13c>)
 8008f2e:	2200      	movs	r2, #0
 8008f30:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 8008f32:	e001      	b.n	8008f38 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 8008f34:	bf00      	nop
 8008f36:	e000      	b.n	8008f3a <handle_rxflvl_irq+0x126>
      break;
 8008f38:	bf00      	nop
  }
}
 8008f3a:	bf00      	nop
 8008f3c:	3730      	adds	r7, #48	@ 0x30
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	0800ab9c 	.word	0x0800ab9c
 8008f48:	20004a70 	.word	0x20004a70
 8008f4c:	200049e8 	.word	0x200049e8
 8008f50:	20004a68 	.word	0x20004a68

08008f54 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b090      	sub	sp, #64	@ 0x40
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	603a      	str	r2, [r7, #0]
 8008f5e:	71fb      	strb	r3, [r7, #7]
 8008f60:	460b      	mov	r3, r1
 8008f62:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 8008f64:	783b      	ldrb	r3, [r7, #0]
 8008f66:	f003 0308 	and.w	r3, r3, #8
 8008f6a:	b2db      	uxtb	r3, r3
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d03d      	beq.n	8008fec <handle_epout_slave+0x98>
 8008f70:	79fb      	ldrb	r3, [r7, #7]
 8008f72:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008f76:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d002      	beq.n	8008f84 <handle_epout_slave+0x30>
    rhport = 0;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008f84:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008f88:	4a3f      	ldr	r2, [pc, #252]	@ (8009088 <handle_epout_slave+0x134>)
 8008f8a:	011b      	lsls	r3, r3, #4
 8008f8c:	4413      	add	r3, r2
 8008f8e:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8008f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f98:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	0fdb      	lsrs	r3, r3, #31
 8008fa0:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d005      	beq.n	8008fb2 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 8008fa6:	79fb      	ldrb	r3, [r7, #7]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	2180      	movs	r1, #128	@ 0x80
 8008fac:	4618      	mov	r0, r3
 8008fae:	f7fe ffe7 	bl	8007f80 <edpt_disable>
 8008fb2:	79fb      	ldrb	r3, [r7, #7]
 8008fb4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8008fb8:	4b34      	ldr	r3, [pc, #208]	@ (800908c <handle_epout_slave+0x138>)
 8008fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 8008fc2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8008fc6:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 8008fc8:	2306      	movs	r3, #6
 8008fca:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8008fcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fce:	f107 0318 	add.w	r3, r7, #24
 8008fd2:	6810      	ldr	r0, [r2, #0]
 8008fd4:	6851      	ldr	r1, [r2, #4]
 8008fd6:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 8008fd8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8008fdc:	f107 0314 	add.w	r3, r7, #20
 8008fe0:	4611      	mov	r1, r2
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f7fd fd70 	bl	8006ac8 <dcd_event_handler>
}
 8008fe8:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 8008fea:	e04a      	b.n	8009082 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 8008fec:	783b      	ldrb	r3, [r7, #0]
 8008fee:	f003 0301 	and.w	r3, r3, #1
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d044      	beq.n	8009082 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 8008ff8:	783b      	ldrb	r3, [r7, #0]
 8008ffa:	f003 0320 	and.w	r3, r3, #32
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	2b00      	cmp	r3, #0
 8009002:	d13e      	bne.n	8009082 <handle_epout_slave+0x12e>
 8009004:	787b      	ldrb	r3, [r7, #1]
 8009006:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800900a:	b2db      	uxtb	r3, r3
 800900c:	2b00      	cmp	r3, #0
 800900e:	d138      	bne.n	8009082 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8009010:	79bb      	ldrb	r3, [r7, #6]
 8009012:	015b      	lsls	r3, r3, #5
 8009014:	4a1e      	ldr	r2, [pc, #120]	@ (8009090 <handle_epout_slave+0x13c>)
 8009016:	4413      	add	r3, r2
 8009018:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800901a:	79bb      	ldrb	r3, [r7, #6]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d10a      	bne.n	8009036 <handle_epout_slave+0xe2>
 8009020:	4b1c      	ldr	r3, [pc, #112]	@ (8009094 <handle_epout_slave+0x140>)
 8009022:	881b      	ldrh	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d006      	beq.n	8009036 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 8009028:	79b9      	ldrb	r1, [r7, #6]
 800902a:	79fb      	ldrb	r3, [r7, #7]
 800902c:	2200      	movs	r2, #0
 800902e:	4618      	mov	r0, r3
 8009030:	f7ff f8fc 	bl	800822c <edpt_schedule_packets>
 8009034:	e025      	b.n	8009082 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8009036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009038:	891b      	ldrh	r3, [r3, #8]
 800903a:	461a      	mov	r2, r3
 800903c:	79fb      	ldrb	r3, [r7, #7]
 800903e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009042:	79bb      	ldrb	r3, [r7, #6]
 8009044:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8009048:	627a      	str	r2, [r7, #36]	@ 0x24
 800904a:	2300      	movs	r3, #0
 800904c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009050:	2301      	movs	r3, #1
 8009052:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8009056:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800905a:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800905c:	2307      	movs	r3, #7
 800905e:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8009060:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009064:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8009066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009068:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800906a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800906e:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8009070:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009074:	f107 0308 	add.w	r3, r7, #8
 8009078:	4611      	mov	r1, r2
 800907a:	4618      	mov	r0, r3
 800907c:	f7fd fd24 	bl	8006ac8 <dcd_event_handler>
}
 8009080:	bf00      	nop
      }
    }
  }
}
 8009082:	3740      	adds	r7, #64	@ 0x40
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}
 8009088:	0800ab9c 	.word	0x0800ab9c
 800908c:	20004a70 	.word	0x20004a70
 8009090:	200049e8 	.word	0x200049e8
 8009094:	20004a68 	.word	0x20004a68

08009098 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 8009098:	b580      	push	{r7, lr}
 800909a:	b08e      	sub	sp, #56	@ 0x38
 800909c:	af00      	add	r7, sp, #0
 800909e:	4603      	mov	r3, r0
 80090a0:	603a      	str	r2, [r7, #0]
 80090a2:	71fb      	strb	r3, [r7, #7]
 80090a4:	460b      	mov	r3, r1
 80090a6:	71bb      	strb	r3, [r7, #6]
 80090a8:	79fb      	ldrb	r3, [r7, #7]
 80090aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80090ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d002      	beq.n	80090bc <handle_epin_slave+0x24>
    rhport = 0;
 80090b6:	2300      	movs	r3, #0
 80090b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80090bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80090c0:	4a42      	ldr	r2, [pc, #264]	@ (80091cc <handle_epin_slave+0x134>)
 80090c2:	011b      	lsls	r3, r3, #4
 80090c4:	4413      	add	r3, r2
 80090c6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80090c8:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 80090ca:	79bb      	ldrb	r3, [r7, #6]
 80090cc:	3348      	adds	r3, #72	@ 0x48
 80090ce:	015b      	lsls	r3, r3, #5
 80090d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090d2:	4413      	add	r3, r2
 80090d4:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 80090d6:	79bb      	ldrb	r3, [r7, #6]
 80090d8:	015b      	lsls	r3, r3, #5
 80090da:	3310      	adds	r3, #16
 80090dc:	4a3c      	ldr	r2, [pc, #240]	@ (80091d0 <handle_epin_slave+0x138>)
 80090de:	4413      	add	r3, r2
 80090e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 80090e2:	783b      	ldrb	r3, [r7, #0]
 80090e4:	f003 0301 	and.w	r3, r3, #1
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d037      	beq.n	800915e <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 80090ee:	79bb      	ldrb	r3, [r7, #6]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d10a      	bne.n	800910a <handle_epin_slave+0x72>
 80090f4:	4b37      	ldr	r3, [pc, #220]	@ (80091d4 <handle_epin_slave+0x13c>)
 80090f6:	885b      	ldrh	r3, [r3, #2]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d006      	beq.n	800910a <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 80090fc:	79b9      	ldrb	r1, [r7, #6]
 80090fe:	79fb      	ldrb	r3, [r7, #7]
 8009100:	2201      	movs	r2, #1
 8009102:	4618      	mov	r0, r3
 8009104:	f7ff f892 	bl	800822c <edpt_schedule_packets>
 8009108:	e029      	b.n	800915e <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800910a:	79bb      	ldrb	r3, [r7, #6]
 800910c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009110:	b2d9      	uxtb	r1, r3
 8009112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009114:	891b      	ldrh	r3, [r3, #8]
 8009116:	461a      	mov	r2, r3
 8009118:	79fb      	ldrb	r3, [r7, #7]
 800911a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800911e:	460b      	mov	r3, r1
 8009120:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8009124:	627a      	str	r2, [r7, #36]	@ 0x24
 8009126:	2300      	movs	r3, #0
 8009128:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800912c:	2301      	movs	r3, #1
 800912e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8009132:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009136:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8009138:	2307      	movs	r3, #7
 800913a:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800913c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009140:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8009142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009144:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8009146:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800914a:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800914c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009150:	f107 030c 	add.w	r3, r7, #12
 8009154:	4611      	mov	r1, r2
 8009156:	4618      	mov	r0, r3
 8009158:	f7fd fcb6 	bl	8006ac8 <dcd_event_handler>
}
 800915c:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800915e:	783b      	ldrb	r3, [r7, #0]
 8009160:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b00      	cmp	r3, #0
 8009168:	d02c      	beq.n	80091c4 <handle_epin_slave+0x12c>
 800916a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800916c:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8009170:	61fb      	str	r3, [r7, #28]
 8009172:	79bb      	ldrb	r3, [r7, #6]
 8009174:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009176:	7efb      	ldrb	r3, [r7, #27]
 8009178:	69fa      	ldr	r2, [r7, #28]
 800917a:	fa22 f303 	lsr.w	r3, r2, r3
 800917e:	f003 0301 	and.w	r3, r3, #1
 8009182:	2b00      	cmp	r3, #0
 8009184:	bf14      	ite	ne
 8009186:	2301      	movne	r3, #1
 8009188:	2300      	moveq	r3, #0
 800918a:	b2db      	uxtb	r3, r3
 800918c:	2b00      	cmp	r3, #0
 800918e:	d019      	beq.n	80091c4 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 8009190:	79ba      	ldrb	r2, [r7, #6]
 8009192:	79fb      	ldrb	r3, [r7, #7]
 8009194:	4611      	mov	r1, r2
 8009196:	4618      	mov	r0, r3
 8009198:	f7fe ffc2 	bl	8008120 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800919c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10b      	bne.n	80091c4 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 80091ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ae:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 80091b2:	79bb      	ldrb	r3, [r7, #6]
 80091b4:	2101      	movs	r1, #1
 80091b6:	fa01 f303 	lsl.w	r3, r1, r3
 80091ba:	43db      	mvns	r3, r3
 80091bc:	401a      	ands	r2, r3
 80091be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091c0:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 80091c4:	bf00      	nop
 80091c6:	3738      	adds	r7, #56	@ 0x38
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	0800ab9c 	.word	0x0800ab9c
 80091d0:	200049e8 	.word	0x200049e8
 80091d4:	20004a68 	.word	0x20004a68

080091d8 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 80091d8:	b580      	push	{r7, lr}
 80091da:	b090      	sub	sp, #64	@ 0x40
 80091dc:	af00      	add	r7, sp, #0
 80091de:	4603      	mov	r3, r0
 80091e0:	460a      	mov	r2, r1
 80091e2:	71fb      	strb	r3, [r7, #7]
 80091e4:	4613      	mov	r3, r2
 80091e6:	71bb      	strb	r3, [r7, #6]
 80091e8:	79fb      	ldrb	r3, [r7, #7]
 80091ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80091ee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d002      	beq.n	80091fc <handle_ep_irq+0x24>
    rhport = 0;
 80091f6:	2300      	movs	r3, #0
 80091f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80091fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009200:	4a3e      	ldr	r2, [pc, #248]	@ (80092fc <handle_ep_irq+0x124>)
 8009202:	011b      	lsls	r3, r3, #4
 8009204:	4413      	add	r3, r2
 8009206:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009208:	63bb      	str	r3, [r7, #56]	@ 0x38
 800920a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800920c:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800920e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009210:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009212:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8009214:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 8009216:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800921a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800921c:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800921e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009222:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 8009224:	7c7b      	ldrb	r3, [r7, #17]
 8009226:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800922a:	b2db      	uxtb	r3, r3
 800922c:	3301      	adds	r3, #1
 800922e:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8009230:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 8009234:	79bb      	ldrb	r3, [r7, #6]
 8009236:	2b01      	cmp	r3, #1
 8009238:	d101      	bne.n	800923e <handle_ep_irq+0x66>
 800923a:	2300      	movs	r3, #0
 800923c:	e000      	b.n	8009240 <handle_ep_irq+0x68>
 800923e:	2310      	movs	r3, #16
 8009240:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 8009244:	79bb      	ldrb	r3, [r7, #6]
 8009246:	2b01      	cmp	r3, #1
 8009248:	bf14      	ite	ne
 800924a:	2301      	movne	r3, #1
 800924c:	2300      	moveq	r3, #0
 800924e:	b2db      	uxtb	r3, r3
 8009250:	025b      	lsls	r3, r3, #9
 8009252:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009256:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009258:	4413      	add	r3, r2
 800925a:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800925c:	2300      	movs	r3, #0
 800925e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009262:	e03f      	b.n	80092e4 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 8009264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009266:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800926a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800926e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009272:	440a      	add	r2, r1
 8009274:	b2d2      	uxtb	r2, r2
 8009276:	61fb      	str	r3, [r7, #28]
 8009278:	4613      	mov	r3, r2
 800927a:	76fb      	strb	r3, [r7, #27]
 800927c:	7efb      	ldrb	r3, [r7, #27]
 800927e:	69fa      	ldr	r2, [r7, #28]
 8009280:	fa22 f303 	lsr.w	r3, r2, r3
 8009284:	f003 0301 	and.w	r3, r3, #1
 8009288:	2b00      	cmp	r3, #0
 800928a:	bf14      	ite	ne
 800928c:	2301      	movne	r3, #1
 800928e:	2300      	moveq	r3, #0
 8009290:	b2db      	uxtb	r3, r3
 8009292:	2b00      	cmp	r3, #0
 8009294:	d021      	beq.n	80092da <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 8009296:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800929a:	015b      	lsls	r3, r3, #5
 800929c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800929e:	4413      	add	r3, r2
 80092a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 80092a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 80092a8:	68fa      	ldr	r2, [r7, #12]
 80092aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ac:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 80092ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d111      	bne.n	80092da <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 80092b6:	79bb      	ldrb	r3, [r7, #6]
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	d107      	bne.n	80092cc <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 80092bc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80092c0:	79fb      	ldrb	r3, [r7, #7]
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7ff fee7 	bl	8009098 <handle_epin_slave>
 80092ca:	e006      	b.n	80092da <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 80092cc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80092d0:	79fb      	ldrb	r3, [r7, #7]
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7ff fe3d 	bl	8008f54 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80092da:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80092de:	3301      	adds	r3, #1
 80092e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80092e4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80092e8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d3b9      	bcc.n	8009264 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 80092f0:	bf00      	nop
 80092f2:	bf00      	nop
 80092f4:	3740      	adds	r7, #64	@ 0x40
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	bf00      	nop
 80092fc:	0800ab9c 	.word	0x0800ab9c

08009300 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 8009300:	b580      	push	{r7, lr}
 8009302:	b096      	sub	sp, #88	@ 0x58
 8009304:	af00      	add	r7, sp, #0
 8009306:	4603      	mov	r3, r0
 8009308:	71fb      	strb	r3, [r7, #7]
 800930a:	79fb      	ldrb	r3, [r7, #7]
 800930c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009310:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009314:	2b00      	cmp	r3, #0
 8009316:	d002      	beq.n	800931e <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 8009318:	2300      	movs	r3, #0
 800931a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800931e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009322:	4a64      	ldr	r2, [pc, #400]	@ (80094b4 <handle_incomplete_iso_in+0x1b4>)
 8009324:	011b      	lsls	r3, r3, #4
 8009326:	4413      	add	r3, r2
 8009328:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800932a:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800932c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800932e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8009332:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 8009334:	6a3b      	ldr	r3, [r7, #32]
 8009336:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800933a:	b29b      	uxth	r3, r3
 800933c:	f003 0301 	and.w	r3, r3, #1
 8009340:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009344:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800934a:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800934c:	7f7b      	ldrb	r3, [r7, #29]
 800934e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009352:	b2db      	uxtb	r3, r3
 8009354:	3301      	adds	r3, #1
 8009356:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8009358:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800935c:	2300      	movs	r3, #0
 800935e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8009362:	e09a      	b.n	800949a <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 8009364:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009368:	3348      	adds	r3, #72	@ 0x48
 800936a:	015b      	lsls	r3, r3, #5
 800936c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800936e:	4413      	add	r3, r2
 8009370:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 8009372:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 8009378:	7efb      	ldrb	r3, [r7, #27]
 800937a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800937e:	b2db      	uxtb	r3, r3
 8009380:	2b00      	cmp	r3, #0
 8009382:	f000 8085 	beq.w	8009490 <handle_incomplete_iso_in+0x190>
 8009386:	7ebb      	ldrb	r3, [r7, #26]
 8009388:	f003 030c 	and.w	r3, r3, #12
 800938c:	b2db      	uxtb	r3, r3
 800938e:	2b04      	cmp	r3, #4
 8009390:	d17e      	bne.n	8009490 <handle_incomplete_iso_in+0x190>
 8009392:	7ebb      	ldrb	r3, [r7, #26]
 8009394:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009398:	b2db      	uxtb	r3, r3
 800939a:	461a      	mov	r2, r3
 800939c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800939e:	4293      	cmp	r3, r2
 80093a0:	d176      	bne.n	8009490 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 80093a2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80093a6:	015b      	lsls	r3, r3, #5
 80093a8:	3310      	adds	r3, #16
 80093aa:	4a43      	ldr	r2, [pc, #268]	@ (80094b8 <handle_incomplete_iso_in+0x1b8>)
 80093ac:	4413      	add	r3, r2
 80093ae:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 80093b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093b2:	7b5b      	ldrb	r3, [r3, #13]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d038      	beq.n	800942a <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 80093b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093ba:	7b5b      	ldrb	r3, [r3, #13]
 80093bc:	3b01      	subs	r3, #1
 80093be:	b2da      	uxtb	r2, r3
 80093c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093c2:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 80093c4:	2300      	movs	r3, #0
 80093c6:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 80093c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093ca:	891b      	ldrh	r3, [r3, #8]
 80093cc:	461a      	mov	r2, r3
 80093ce:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	f362 0312 	bfi	r3, r2, #0, #19
 80093d8:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 80093da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093dc:	891b      	ldrh	r3, [r3, #8]
 80093de:	461a      	mov	r2, r3
 80093e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093e2:	895b      	ldrh	r3, [r3, #10]
 80093e4:	637a      	str	r2, [r7, #52]	@ 0x34
 80093e6:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 80093e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ec:	4413      	add	r3, r2
 80093ee:	1e5a      	subs	r2, r3, #1
 80093f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80093f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	897b      	ldrh	r3, [r7, #10]
 80093fe:	f362 03cc 	bfi	r3, r2, #3, #10
 8009402:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 8009404:	68ba      	ldr	r2, [r7, #8]
 8009406:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009408:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800940a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800940c:	2b00      	cmp	r3, #0
 800940e:	d004      	beq.n	800941a <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 8009410:	7efb      	ldrb	r3, [r7, #27]
 8009412:	f043 0310 	orr.w	r3, r3, #16
 8009416:	76fb      	strb	r3, [r7, #27]
 8009418:	e003      	b.n	8009422 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800941a:	7efb      	ldrb	r3, [r7, #27]
 800941c:	f043 0320 	orr.w	r3, r3, #32
 8009420:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 8009422:	69ba      	ldr	r2, [r7, #24]
 8009424:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009426:	601a      	str	r2, [r3, #0]
 8009428:	e032      	b.n	8009490 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800942a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800942e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009432:	b2d9      	uxtb	r1, r3
 8009434:	79fb      	ldrb	r3, [r7, #7]
 8009436:	2200      	movs	r2, #0
 8009438:	4618      	mov	r0, r3
 800943a:	f7fe fda1 	bl	8007f80 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800943e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009442:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009446:	b2da      	uxtb	r2, r3
 8009448:	79fb      	ldrb	r3, [r7, #7]
 800944a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800944e:	4613      	mov	r3, r2
 8009450:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8009454:	2300      	movs	r3, #0
 8009456:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009458:	2301      	movs	r3, #1
 800945a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800945e:	2301      	movs	r3, #1
 8009460:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 8009464:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009468:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800946a:	2307      	movs	r3, #7
 800946c:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800946e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009472:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8009474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009476:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8009478:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800947c:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800947e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009482:	f107 030c 	add.w	r3, r7, #12
 8009486:	4611      	mov	r1, r2
 8009488:	4618      	mov	r0, r3
 800948a:	f7fd fb1d 	bl	8006ac8 <dcd_event_handler>
}
 800948e:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009490:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009494:	3301      	adds	r3, #1
 8009496:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800949a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800949e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80094a2:	429a      	cmp	r2, r3
 80094a4:	f4ff af5e 	bcc.w	8009364 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 80094a8:	bf00      	nop
 80094aa:	bf00      	nop
 80094ac:	3758      	adds	r7, #88	@ 0x58
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	0800ab9c 	.word	0x0800ab9c
 80094b8:	200049e8 	.word	0x200049e8

080094bc <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 80094bc:	b580      	push	{r7, lr}
 80094be:	b098      	sub	sp, #96	@ 0x60
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	4603      	mov	r3, r0
 80094c4:	71fb      	strb	r3, [r7, #7]
 80094c6:	79fb      	ldrb	r3, [r7, #7]
 80094c8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80094cc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d002      	beq.n	80094da <dcd_int_handler+0x1e>
    rhport = 0;
 80094d4:	2300      	movs	r3, #0
 80094d6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80094da:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80094de:	4a94      	ldr	r2, [pc, #592]	@ (8009730 <dcd_int_handler+0x274>)
 80094e0:	011b      	lsls	r3, r3, #4
 80094e2:	4413      	add	r3, r2
 80094e4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80094e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 80094e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094ea:	699b      	ldr	r3, [r3, #24]
 80094ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 80094ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094f0:	695b      	ldr	r3, [r3, #20]
 80094f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094f4:	4013      	ands	r3, r2
 80094f6:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 80094f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d00d      	beq.n	800951e <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 8009502:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009504:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009508:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800950a:	2001      	movs	r0, #1
 800950c:	f7fd fdac 	bl	8007068 <usbd_spin_lock>
    handle_bus_reset(rhport);
 8009510:	79fb      	ldrb	r3, [r7, #7]
 8009512:	4618      	mov	r0, r3
 8009514:	f7ff fb36 	bl	8008b84 <handle_bus_reset>
    usbd_spin_unlock(true);
 8009518:	2001      	movs	r0, #1
 800951a:	f7fd fdc9 	bl	80070b0 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800951e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009520:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009524:	2b00      	cmp	r3, #0
 8009526:	d011      	beq.n	800954c <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 8009528:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800952a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800952e:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 8009530:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009532:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009536:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8009538:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800953a:	699b      	ldr	r3, [r3, #24]
 800953c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009540:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009542:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 8009544:	79fb      	ldrb	r3, [r7, #7]
 8009546:	4618      	mov	r0, r3
 8009548:	f7ff fc1e 	bl	8008d88 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800954c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800954e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009552:	2b00      	cmp	r3, #0
 8009554:	d023      	beq.n	800959e <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 8009556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009558:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800955c:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800955e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009560:	699b      	ldr	r3, [r3, #24]
 8009562:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009568:	619a      	str	r2, [r3, #24]
 800956a:	79fb      	ldrb	r3, [r7, #7]
 800956c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8009570:	2304      	movs	r3, #4
 8009572:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8009576:	2301      	movs	r3, #1
 8009578:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800957c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8009580:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 8009584:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8009588:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800958c:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8009590:	f107 0320 	add.w	r3, r7, #32
 8009594:	4611      	mov	r1, r2
 8009596:	4618      	mov	r0, r3
 8009598:	f7fd fa96 	bl	8006ac8 <dcd_event_handler>
}
 800959c:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800959e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	da23      	bge.n	80095ec <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 80095a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80095aa:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 80095ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80095b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095b6:	619a      	str	r2, [r3, #24]
 80095b8:	79fb      	ldrb	r3, [r7, #7]
 80095ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80095be:	2305      	movs	r3, #5
 80095c0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80095c4:	2301      	movs	r3, #1
 80095c6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 80095ca:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80095ce:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 80095d2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80095d6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 80095da:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80095de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80095e2:	4611      	mov	r1, r2
 80095e4:	4618      	mov	r0, r3
 80095e6:	f7fd fa6f 	bl	8006ac8 <dcd_event_handler>
}
 80095ea:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 80095ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095ee:	f003 0304 	and.w	r3, r3, #4
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d022      	beq.n	800963c <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 80095f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 80095fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095fe:	f003 0304 	and.w	r3, r3, #4
 8009602:	2b00      	cmp	r3, #0
 8009604:	d017      	beq.n	8009636 <dcd_int_handler+0x17a>
 8009606:	79fb      	ldrb	r3, [r7, #7]
 8009608:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800960c:	2302      	movs	r3, #2
 800960e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009612:	2301      	movs	r3, #1
 8009614:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 8009618:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800961c:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800961e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009622:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 8009624:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8009628:	f107 0314 	add.w	r3, r7, #20
 800962c:	4611      	mov	r1, r2
 800962e:	4618      	mov	r0, r3
 8009630:	f7fd fa4a 	bl	8006ac8 <dcd_event_handler>
}
 8009634:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 8009636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009638:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800963a:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800963c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800963e:	f003 0308 	and.w	r3, r3, #8
 8009642:	2b00      	cmp	r3, #0
 8009644:	d034      	beq.n	80096b0 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 8009646:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009648:	2208      	movs	r2, #8
 800964a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800964c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009654:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009656:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 8009658:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800965a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800965e:	0a1b      	lsrs	r3, r3, #8
 8009660:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009664:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 8009666:	4b33      	ldr	r3, [pc, #204]	@ (8009734 <dcd_int_handler+0x278>)
 8009668:	79db      	ldrb	r3, [r3, #7]
 800966a:	f083 0301 	eor.w	r3, r3, #1
 800966e:	b2db      	uxtb	r3, r3
 8009670:	2b00      	cmp	r3, #0
 8009672:	d005      	beq.n	8009680 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8009674:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009676:	699b      	ldr	r3, [r3, #24]
 8009678:	f023 0208 	bic.w	r2, r3, #8
 800967c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800967e:	619a      	str	r2, [r3, #24]
 8009680:	79fb      	ldrb	r3, [r7, #7]
 8009682:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 8009686:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009688:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800968a:	2301      	movs	r3, #1
 800968c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8009690:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8009694:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 8009696:	2303      	movs	r3, #3
 8009698:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800969a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800969c:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800969e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80096a2:	f107 0308 	add.w	r3, r7, #8
 80096a6:	4611      	mov	r1, r2
 80096a8:	4618      	mov	r0, r3
 80096aa:	f7fd fa0d 	bl	8006ac8 <dcd_event_handler>
}
 80096ae:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 80096b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096b2:	f003 0310 	and.w	r3, r3, #16
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d015      	beq.n	80096e6 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 80096ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096bc:	699b      	ldr	r3, [r3, #24]
 80096be:	f023 0210 	bic.w	r2, r3, #16
 80096c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096c4:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 80096c6:	79fb      	ldrb	r3, [r7, #7]
 80096c8:	4618      	mov	r0, r3
 80096ca:	f7ff fba3 	bl	8008e14 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 80096ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096d0:	695b      	ldr	r3, [r3, #20]
 80096d2:	f003 0310 	and.w	r3, r3, #16
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d1f5      	bne.n	80096c6 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 80096da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096dc:	699b      	ldr	r3, [r3, #24]
 80096de:	f043 0210 	orr.w	r2, r3, #16
 80096e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096e4:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 80096e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d004      	beq.n	80096fa <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 80096f0:	79fb      	ldrb	r3, [r7, #7]
 80096f2:	2100      	movs	r1, #0
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7ff fd6f 	bl	80091d8 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 80096fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009700:	2b00      	cmp	r3, #0
 8009702:	d004      	beq.n	800970e <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 8009704:	79fb      	ldrb	r3, [r7, #7]
 8009706:	2101      	movs	r1, #1
 8009708:	4618      	mov	r0, r3
 800970a:	f7ff fd65 	bl	80091d8 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 800970e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009710:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009714:	2b00      	cmp	r3, #0
 8009716:	d007      	beq.n	8009728 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 8009718:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800971a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800971e:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 8009720:	79fb      	ldrb	r3, [r7, #7]
 8009722:	4618      	mov	r0, r3
 8009724:	f7ff fdec 	bl	8009300 <handle_incomplete_iso_in>
  }
}
 8009728:	bf00      	nop
 800972a:	3760      	adds	r7, #96	@ 0x60
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}
 8009730:	0800ab9c 	.word	0x0800ab9c
 8009734:	20004a68 	.word	0x20004a68

08009738 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8009744:	78fb      	ldrb	r3, [r7, #3]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d106      	bne.n	8009758 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800974e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 8009756:	e005      	b.n	8009764 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800975c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8009764:	bf00      	nop
 8009766:	370c      	adds	r7, #12
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr

08009770 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8009770:	b480      	push	{r7}
 8009772:	b085      	sub	sp, #20
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	460b      	mov	r3, r1
 800977a:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800977c:	78fb      	ldrb	r3, [r7, #3]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d152      	bne.n	8009828 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 8009782:	4b2c      	ldr	r3, [pc, #176]	@ (8009834 <dwc2_phy_update+0xc4>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4a2c      	ldr	r2, [pc, #176]	@ (8009838 <dwc2_phy_update+0xc8>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d302      	bcc.n	8009792 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800978c:	2306      	movs	r3, #6
 800978e:	60fb      	str	r3, [r7, #12]
 8009790:	e041      	b.n	8009816 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 8009792:	4b28      	ldr	r3, [pc, #160]	@ (8009834 <dwc2_phy_update+0xc4>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a29      	ldr	r2, [pc, #164]	@ (800983c <dwc2_phy_update+0xcc>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d902      	bls.n	80097a2 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800979c:	2307      	movs	r3, #7
 800979e:	60fb      	str	r3, [r7, #12]
 80097a0:	e039      	b.n	8009816 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 80097a2:	4b24      	ldr	r3, [pc, #144]	@ (8009834 <dwc2_phy_update+0xc4>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a26      	ldr	r2, [pc, #152]	@ (8009840 <dwc2_phy_update+0xd0>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d302      	bcc.n	80097b2 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 80097ac:	2308      	movs	r3, #8
 80097ae:	60fb      	str	r3, [r7, #12]
 80097b0:	e031      	b.n	8009816 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 80097b2:	4b20      	ldr	r3, [pc, #128]	@ (8009834 <dwc2_phy_update+0xc4>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4a23      	ldr	r2, [pc, #140]	@ (8009844 <dwc2_phy_update+0xd4>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d902      	bls.n	80097c2 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 80097bc:	2309      	movs	r3, #9
 80097be:	60fb      	str	r3, [r7, #12]
 80097c0:	e029      	b.n	8009816 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 80097c2:	4b1c      	ldr	r3, [pc, #112]	@ (8009834 <dwc2_phy_update+0xc4>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a20      	ldr	r2, [pc, #128]	@ (8009848 <dwc2_phy_update+0xd8>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d902      	bls.n	80097d2 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 80097cc:	230a      	movs	r3, #10
 80097ce:	60fb      	str	r3, [r7, #12]
 80097d0:	e021      	b.n	8009816 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 80097d2:	4b18      	ldr	r3, [pc, #96]	@ (8009834 <dwc2_phy_update+0xc4>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a1d      	ldr	r2, [pc, #116]	@ (800984c <dwc2_phy_update+0xdc>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d902      	bls.n	80097e2 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 80097dc:	230b      	movs	r3, #11
 80097de:	60fb      	str	r3, [r7, #12]
 80097e0:	e019      	b.n	8009816 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 80097e2:	4b14      	ldr	r3, [pc, #80]	@ (8009834 <dwc2_phy_update+0xc4>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a1a      	ldr	r2, [pc, #104]	@ (8009850 <dwc2_phy_update+0xe0>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d302      	bcc.n	80097f2 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80097ec:	230c      	movs	r3, #12
 80097ee:	60fb      	str	r3, [r7, #12]
 80097f0:	e011      	b.n	8009816 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 80097f2:	4b10      	ldr	r3, [pc, #64]	@ (8009834 <dwc2_phy_update+0xc4>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a17      	ldr	r2, [pc, #92]	@ (8009854 <dwc2_phy_update+0xe4>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d302      	bcc.n	8009802 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80097fc:	230d      	movs	r3, #13
 80097fe:	60fb      	str	r3, [r7, #12]
 8009800:	e009      	b.n	8009816 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 8009802:	4b0c      	ldr	r3, [pc, #48]	@ (8009834 <dwc2_phy_update+0xc4>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a14      	ldr	r2, [pc, #80]	@ (8009858 <dwc2_phy_update+0xe8>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d302      	bcc.n	8009812 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800980c:	230e      	movs	r3, #14
 800980e:	60fb      	str	r3, [r7, #12]
 8009810:	e001      	b.n	8009816 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 8009812:	230f      	movs	r3, #15
 8009814:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	029b      	lsls	r3, r3, #10
 8009822:	431a      	orrs	r2, r3
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	60da      	str	r2, [r3, #12]
  }
}
 8009828:	bf00      	nop
 800982a:	3714      	adds	r7, #20
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr
 8009834:	20000000 	.word	0x20000000
 8009838:	01e84800 	.word	0x01e84800
 800983c:	01a39ddf 	.word	0x01a39ddf
 8009840:	016e3600 	.word	0x016e3600
 8009844:	014ca43f 	.word	0x014ca43f
 8009848:	01312cff 	.word	0x01312cff
 800984c:	011a499f 	.word	0x011a499f
 8009850:	01067380 	.word	0x01067380
 8009854:	00f42400 	.word	0x00f42400
 8009858:	00e4e1c0 	.word	0x00e4e1c0

0800985c <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8009864:	bf00      	nop
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	691b      	ldr	r3, [r3, #16]
 800986a:	2b00      	cmp	r3, #0
 800986c:	dafb      	bge.n	8009866 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009872:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	f043 0201 	orr.w	r2, r3, #1
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	b29b      	uxth	r3, r3
 8009884:	f244 2209 	movw	r2, #16905	@ 0x4209
 8009888:	4293      	cmp	r3, r2
 800988a:	d807      	bhi.n	800989c <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 800988c:	bf00      	nop
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	f003 0301 	and.w	r3, r3, #1
 8009896:	2b00      	cmp	r3, #0
 8009898:	d1f9      	bne.n	800988e <reset_core+0x32>
 800989a:	e010      	b.n	80098be <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 800989c:	bf00      	nop
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	691b      	ldr	r3, [r3, #16]
 80098a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d0f9      	beq.n	800989e <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80098b2:	f023 0301 	bic.w	r3, r3, #1
 80098b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 80098be:	bf00      	nop
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	691b      	ldr	r3, [r3, #16]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	dafb      	bge.n	80098c0 <reset_core+0x64>
}
 80098c8:	bf00      	nop
 80098ca:	bf00      	nop
 80098cc:	3714      	adds	r7, #20
 80098ce:	46bd      	mov	sp, r7
 80098d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d4:	4770      	bx	lr

080098d6 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 80098d6:	b580      	push	{r7, lr}
 80098d8:	b084      	sub	sp, #16
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	68db      	ldr	r3, [r3, #12]
 80098e2:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098ea:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	68fa      	ldr	r2, [r7, #12]
 80098f0:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80098f2:	2100      	movs	r1, #0
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f7ff ff1f 	bl	8009738 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f7ff ffae 	bl	800985c <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8009906:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800990e:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	68fa      	ldr	r2, [r7, #12]
 8009914:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8009916:	2100      	movs	r1, #0
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f7ff ff29 	bl	8009770 <dwc2_phy_update>
}
 800991e:	bf00      	nop
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 8009926:	b580      	push	{r7, lr}
 8009928:	b086      	sub	sp, #24
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	68db      	ldr	r3, [r3, #12]
 8009932:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009938:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800993e:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 8009940:	7a7b      	ldrb	r3, [r7, #9]
 8009942:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009946:	b2db      	uxtb	r3, r3
 8009948:	2b00      	cmp	r3, #0
 800994a:	d002      	beq.n	8009952 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 800994c:	2310      	movs	r3, #16
 800994e:	74fb      	strb	r3, [r7, #19]
 8009950:	e001      	b.n	8009956 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 8009952:	2308      	movs	r3, #8
 8009954:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800995c:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800995e:	7b3b      	ldrb	r3, [r7, #12]
 8009960:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009964:	b2db      	uxtb	r3, r3
 8009966:	2b80      	cmp	r3, #128	@ 0x80
 8009968:	d114      	bne.n	8009994 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	f043 0310 	orr.w	r3, r3, #16
 8009970:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	f023 0308 	bic.w	r3, r3, #8
 8009978:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009980:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009988:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8009990:	617b      	str	r3, [r7, #20]
 8009992:	e00f      	b.n	80099b4 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	f023 0310 	bic.w	r3, r3, #16
 800999a:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 800999c:	7cfb      	ldrb	r3, [r7, #19]
 800999e:	2b10      	cmp	r3, #16
 80099a0:	d104      	bne.n	80099ac <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	f043 0308 	orr.w	r3, r3, #8
 80099a8:	617b      	str	r3, [r7, #20]
 80099aa:	e003      	b.n	80099b4 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	f023 0308 	bic.w	r3, r3, #8
 80099b2:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	697a      	ldr	r2, [r7, #20]
 80099b8:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 80099ba:	7b3b      	ldrb	r3, [r7, #12]
 80099bc:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	4619      	mov	r1, r3
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f7ff feb7 	bl	8009738 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f7ff ff46 	bl	800985c <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80099d6:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 80099d8:	7cfb      	ldrb	r3, [r7, #19]
 80099da:	2b10      	cmp	r3, #16
 80099dc:	d102      	bne.n	80099e4 <phy_hs_init+0xbe>
 80099de:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80099e2:	e001      	b.n	80099e8 <phy_hs_init+0xc2>
 80099e4:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80099e8:	697a      	ldr	r2, [r7, #20]
 80099ea:	4313      	orrs	r3, r2
 80099ec:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	697a      	ldr	r2, [r7, #20]
 80099f2:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 80099f4:	7b3b      	ldrb	r3, [r7, #12]
 80099f6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	4619      	mov	r1, r3
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f7ff feb6 	bl	8009770 <dwc2_phy_update>
}
 8009a04:	bf00      	nop
 8009a06:	3718      	adds	r7, #24
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 8009a0c:	b480      	push	{r7}
 8009a0e:	b085      	sub	sp, #20
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a18:	0c1b      	lsrs	r3, r3, #16
 8009a1a:	041b      	lsls	r3, r3, #16
 8009a1c:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	4a0e      	ldr	r2, [pc, #56]	@ (8009a5c <check_dwc2+0x50>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d012      	beq.n	8009a4c <check_dwc2+0x40>
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	4a0d      	ldr	r2, [pc, #52]	@ (8009a60 <check_dwc2+0x54>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d00e      	beq.n	8009a4c <check_dwc2+0x40>
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	4a0c      	ldr	r2, [pc, #48]	@ (8009a64 <check_dwc2+0x58>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d00a      	beq.n	8009a4c <check_dwc2+0x40>
 8009a36:	4b0c      	ldr	r3, [pc, #48]	@ (8009a68 <check_dwc2+0x5c>)
 8009a38:	60bb      	str	r3, [r7, #8]
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f003 0301 	and.w	r3, r3, #1
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d000      	beq.n	8009a48 <check_dwc2+0x3c>
 8009a46:	be00      	bkpt	0x0000
 8009a48:	2300      	movs	r3, #0
 8009a4a:	e000      	b.n	8009a4e <check_dwc2+0x42>
#endif

  return true;
 8009a4c:	2301      	movs	r3, #1
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3714      	adds	r7, #20
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr
 8009a5a:	bf00      	nop
 8009a5c:	4f540000 	.word	0x4f540000
 8009a60:	55310000 	.word	0x55310000
 8009a64:	55320000 	.word	0x55320000
 8009a68:	e000edf0 	.word	0xe000edf0

08009a6c <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 8009a6c:	b480      	push	{r7}
 8009a6e:	b085      	sub	sp, #20
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
 8009a74:	460b      	mov	r3, r1
 8009a76:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8009a78:	78fb      	ldrb	r3, [r7, #3]
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	d101      	bne.n	8009a82 <dwc2_core_is_highspeed+0x16>
    return false;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	e00b      	b.n	8009a9a <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a86:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8009a88:	7b3b      	ldrb	r3, [r7, #12]
 8009a8a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	bf14      	ite	ne
 8009a94:	2301      	movne	r3, #1
 8009a96:	2300      	moveq	r3, #0
 8009a98:	b2db      	uxtb	r3, r3
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3714      	adds	r7, #20
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
	...

08009aa8 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b088      	sub	sp, #32
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	4603      	mov	r3, r0
 8009ab0:	71fb      	strb	r3, [r7, #7]
 8009ab2:	460b      	mov	r3, r1
 8009ab4:	71bb      	strb	r3, [r7, #6]
 8009ab6:	4613      	mov	r3, r2
 8009ab8:	717b      	strb	r3, [r7, #5]
 8009aba:	79fb      	ldrb	r3, [r7, #7]
 8009abc:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009abe:	7dfb      	ldrb	r3, [r7, #23]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <dwc2_core_init+0x20>
    rhport = 0;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009ac8:	7dfb      	ldrb	r3, [r7, #23]
 8009aca:	4a3b      	ldr	r2, [pc, #236]	@ (8009bb8 <dwc2_core_init+0x110>)
 8009acc:	011b      	lsls	r3, r3, #4
 8009ace:	4413      	add	r3, r2
 8009ad0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009ad2:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 8009ad4:	69f8      	ldr	r0, [r7, #28]
 8009ad6:	f7ff ff99 	bl	8009a0c <check_dwc2>
 8009ada:	4603      	mov	r3, r0
 8009adc:	f083 0301 	eor.w	r3, r3, #1
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d00a      	beq.n	8009afc <dwc2_core_init+0x54>
 8009ae6:	4b35      	ldr	r3, [pc, #212]	@ (8009bbc <dwc2_core_init+0x114>)
 8009ae8:	61bb      	str	r3, [r7, #24]
 8009aea:	69bb      	ldr	r3, [r7, #24]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f003 0301 	and.w	r3, r3, #1
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d000      	beq.n	8009af8 <dwc2_core_init+0x50>
 8009af6:	be00      	bkpt	0x0000
 8009af8:	2300      	movs	r3, #0
 8009afa:	e058      	b.n	8009bae <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 8009afc:	69fb      	ldr	r3, [r7, #28]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	f023 0201 	bic.w	r2, r3, #1
 8009b04:	69fb      	ldr	r3, [r7, #28]
 8009b06:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 8009b08:	79bb      	ldrb	r3, [r7, #6]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d003      	beq.n	8009b16 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 8009b0e:	69f8      	ldr	r0, [r7, #28]
 8009b10:	f7ff ff09 	bl	8009926 <phy_hs_init>
 8009b14:	e002      	b.n	8009b1c <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 8009b16:	69f8      	ldr	r0, [r7, #28]
 8009b18:	f7ff fedd 	bl	80098d6 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	68db      	ldr	r3, [r3, #12]
 8009b20:	f043 0207 	orr.w	r2, r3, #7
 8009b24:	69fb      	ldr	r3, [r7, #28]
 8009b26:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8009b2e:	f023 020f 	bic.w	r2, r3, #15
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	60fb      	str	r3, [r7, #12]
 8009b3c:	2310      	movs	r3, #16
 8009b3e:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8009b40:	7afb      	ldrb	r3, [r7, #11]
 8009b42:	019b      	lsls	r3, r3, #6
 8009b44:	f043 0220 	orr.w	r2, r3, #32
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8009b4c:	bf00      	nop
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	691b      	ldr	r3, [r3, #16]
 8009b52:	f003 0320 	and.w	r3, r3, #32
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d1f9      	bne.n	8009b4e <dwc2_core_init+0xa6>
}
 8009b5a:	bf00      	nop
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	2210      	movs	r2, #16
 8009b64:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8009b66:	bf00      	nop
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	f003 0310 	and.w	r3, r3, #16
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1f9      	bne.n	8009b68 <dwc2_core_init+0xc0>
}
 8009b74:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	f04f 32ff 	mov.w	r2, #4294967295
 8009b7c:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 8009b7e:	69fb      	ldr	r3, [r7, #28]
 8009b80:	f04f 32ff 	mov.w	r2, #4294967295
 8009b84:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 8009b86:	69fb      	ldr	r3, [r7, #28]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 8009b8c:	797b      	ldrb	r3, [r7, #5]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d006      	beq.n	8009ba0 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	689b      	ldr	r3, [r3, #8]
 8009b96:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 8009b9a:	69fb      	ldr	r3, [r7, #28]
 8009b9c:	609a      	str	r2, [r3, #8]
 8009b9e:	e005      	b.n	8009bac <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8009ba0:	69fb      	ldr	r3, [r7, #28]
 8009ba2:	699b      	ldr	r3, [r3, #24]
 8009ba4:	f043 0210 	orr.w	r2, r3, #16
 8009ba8:	69fb      	ldr	r3, [r7, #28]
 8009baa:	619a      	str	r2, [r3, #24]
  }

  return true;
 8009bac:	2301      	movs	r3, #1
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3720      	adds	r7, #32
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	0800abac 	.word	0x0800abac
 8009bbc:	e000edf0 	.word	0xe000edf0

08009bc0 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 8009bc0:	b480      	push	{r7}
 8009bc2:	b08f      	sub	sp, #60	@ 0x3c
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	4613      	mov	r3, r2
 8009bcc:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bd4:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 8009bd6:	88fb      	ldrh	r3, [r7, #6]
 8009bd8:	089b      	lsrs	r3, r3, #2
 8009bda:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 8009bdc:	e00b      	b.n	8009bf6 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 8009bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	68ba      	ldr	r2, [r7, #8]
 8009be4:	627a      	str	r2, [r7, #36]	@ 0x24
 8009be6:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 8009be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bea:	6a3a      	ldr	r2, [r7, #32]
 8009bec:	601a      	str	r2, [r3, #0]
}
 8009bee:	bf00      	nop
    dst += 4;
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	3304      	adds	r3, #4
 8009bf4:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 8009bf6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009bf8:	1e5a      	subs	r2, r3, #1
 8009bfa:	86fa      	strh	r2, [r7, #54]	@ 0x36
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d1ee      	bne.n	8009bde <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 8009c00:	88fb      	ldrh	r3, [r7, #6]
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	f003 0303 	and.w	r3, r3, #3
 8009c08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 8009c0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d020      	beq.n	8009c56 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 8009c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1c:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8009c1e:	69fb      	ldr	r3, [r7, #28]
 8009c20:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 8009c26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d907      	bls.n	8009c3e <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	3301      	adds	r3, #1
 8009c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c34:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8009c36:	69ba      	ldr	r2, [r7, #24]
 8009c38:	0a12      	lsrs	r2, r2, #8
 8009c3a:	b2d2      	uxtb	r2, r2
 8009c3c:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 8009c3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	d907      	bls.n	8009c56 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	3302      	adds	r3, #2
 8009c4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c4c:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8009c4e:	697a      	ldr	r2, [r7, #20]
 8009c50:	0c12      	lsrs	r2, r2, #16
 8009c52:	b2d2      	uxtb	r2, r2
 8009c54:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8009c56:	bf00      	nop
 8009c58:	373c      	adds	r7, #60	@ 0x3c
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr

08009c62 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8009c62:	b480      	push	{r7}
 8009c64:	b08b      	sub	sp, #44	@ 0x2c
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	60f8      	str	r0, [r7, #12]
 8009c6a:	607a      	str	r2, [r7, #4]
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	460b      	mov	r3, r1
 8009c70:	72fb      	strb	r3, [r7, #11]
 8009c72:	4613      	mov	r3, r2
 8009c74:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8009c76:	7afb      	ldrb	r3, [r7, #11]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	031b      	lsls	r3, r3, #12
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	4413      	add	r3, r2
 8009c80:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8009c82:	893b      	ldrh	r3, [r7, #8]
 8009c84:	089b      	lsrs	r3, r3, #2
 8009c86:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8009c88:	e008      	b.n	8009c9c <dfifo_write_packet+0x3a>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8009c92:	69fb      	ldr	r3, [r7, #28]
 8009c94:	601a      	str	r2, [r3, #0]
    src += 4;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	3304      	adds	r3, #4
 8009c9a:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 8009c9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009c9e:	1e5a      	subs	r2, r3, #1
 8009ca0:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1f1      	bne.n	8009c8a <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 8009ca6:	893b      	ldrh	r3, [r7, #8]
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	f003 0303 	and.w	r3, r3, #3
 8009cae:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 8009cb0:	7efb      	ldrb	r3, [r7, #27]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d019      	beq.n	8009cea <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	781b      	ldrb	r3, [r3, #0]
 8009cba:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 8009cbc:	7efb      	ldrb	r3, [r7, #27]
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d906      	bls.n	8009cd0 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	021b      	lsls	r3, r3, #8
 8009cca:	6a3a      	ldr	r2, [r7, #32]
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 8009cd0:	7efb      	ldrb	r3, [r7, #27]
 8009cd2:	2b02      	cmp	r3, #2
 8009cd4:	d906      	bls.n	8009ce4 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	3302      	adds	r3, #2
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	041b      	lsls	r3, r3, #16
 8009cde:	6a3a      	ldr	r2, [r7, #32]
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 8009ce4:	69fb      	ldr	r3, [r7, #28]
 8009ce6:	6a3a      	ldr	r2, [r7, #32]
 8009ce8:	601a      	str	r2, [r3, #0]
  }
}
 8009cea:	bf00      	nop
 8009cec:	372c      	adds	r7, #44	@ 0x2c
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf4:	4770      	bx	lr
	...

08009cf8 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b086      	sub	sp, #24
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	4603      	mov	r3, r0
 8009d00:	6039      	str	r1, [r7, #0]
 8009d02:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d11f      	bne.n	8009d4a <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	723b      	strb	r3, [r7, #8]
 8009d0e:	2300      	movs	r3, #0
 8009d10:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 8009d12:	f107 0308 	add.w	r3, r7, #8
 8009d16:	4619      	mov	r1, r3
 8009d18:	2000      	movs	r0, #0
 8009d1a:	f7fb fec3 	bl	8005aa4 <tud_rhport_init>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	f083 0301 	eor.w	r3, r3, #1
 8009d24:	b2db      	uxtb	r3, r3
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d00a      	beq.n	8009d40 <tusb_rhport_init+0x48>
 8009d2a:	4b23      	ldr	r3, [pc, #140]	@ (8009db8 <tusb_rhport_init+0xc0>)
 8009d2c:	60fb      	str	r3, [r7, #12]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f003 0301 	and.w	r3, r3, #1
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d000      	beq.n	8009d3c <tusb_rhport_init+0x44>
 8009d3a:	be00      	bkpt	0x0000
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	e036      	b.n	8009dae <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8009d40:	4b1e      	ldr	r3, [pc, #120]	@ (8009dbc <tusb_rhport_init+0xc4>)
 8009d42:	2201      	movs	r2, #1
 8009d44:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 8009d46:	2301      	movs	r3, #1
 8009d48:	e031      	b.n	8009dae <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 8009d4a:	79fb      	ldrb	r3, [r7, #7]
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d803      	bhi.n	8009d58 <tusb_rhport_init+0x60>
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d10a      	bne.n	8009d6e <tusb_rhport_init+0x76>
 8009d58:	4b17      	ldr	r3, [pc, #92]	@ (8009db8 <tusb_rhport_init+0xc0>)
 8009d5a:	613b      	str	r3, [r7, #16]
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f003 0301 	and.w	r3, r3, #1
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d000      	beq.n	8009d6a <tusb_rhport_init+0x72>
 8009d68:	be00      	bkpt	0x0000
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	e01f      	b.n	8009dae <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 8009d6e:	79fb      	ldrb	r3, [r7, #7]
 8009d70:	683a      	ldr	r2, [r7, #0]
 8009d72:	7811      	ldrb	r1, [r2, #0]
 8009d74:	4a11      	ldr	r2, [pc, #68]	@ (8009dbc <tusb_rhport_init+0xc4>)
 8009d76:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	2b01      	cmp	r3, #1
 8009d7e:	d115      	bne.n	8009dac <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 8009d80:	79fb      	ldrb	r3, [r7, #7]
 8009d82:	6839      	ldr	r1, [r7, #0]
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7fb fe8d 	bl	8005aa4 <tud_rhport_init>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	f083 0301 	eor.w	r3, r3, #1
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00a      	beq.n	8009dac <tusb_rhport_init+0xb4>
 8009d96:	4b08      	ldr	r3, [pc, #32]	@ (8009db8 <tusb_rhport_init+0xc0>)
 8009d98:	617b      	str	r3, [r7, #20]
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f003 0301 	and.w	r3, r3, #1
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d000      	beq.n	8009da8 <tusb_rhport_init+0xb0>
 8009da6:	be00      	bkpt	0x0000
 8009da8:	2300      	movs	r3, #0
 8009daa:	e000      	b.n	8009dae <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 8009dac:	2301      	movs	r3, #1
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3718      	adds	r7, #24
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
 8009db6:	bf00      	nop
 8009db8:	e000edf0 	.word	0xe000edf0
 8009dbc:	20004a78 	.word	0x20004a78

08009dc0 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8009dc0:	b480      	push	{r7}
 8009dc2:	b085      	sub	sp, #20
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	781b      	ldrb	r3, [r3, #0]
 8009dce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d001      	beq.n	8009ddc <tu_edpt_claim+0x1c>
 8009dd8:	2300      	movs	r3, #0
 8009dda:	e027      	b.n	8009e2c <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d001      	beq.n	8009dee <tu_edpt_claim+0x2e>
 8009dea:	2300      	movs	r3, #0
 8009dec:	e01e      	b.n	8009e2c <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009df6:	b2db      	uxtb	r3, r3
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d108      	bne.n	8009e0e <tu_edpt_claim+0x4e>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	781b      	ldrb	r3, [r3, #0]
 8009e00:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d101      	bne.n	8009e0e <tu_edpt_claim+0x4e>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e000      	b.n	8009e10 <tu_edpt_claim+0x50>
 8009e0e:	2300      	movs	r3, #0
 8009e10:	73fb      	strb	r3, [r7, #15]
 8009e12:	7bfb      	ldrb	r3, [r7, #15]
 8009e14:	f003 0301 	and.w	r3, r3, #1
 8009e18:	73fb      	strb	r3, [r7, #15]
  if (available) {
 8009e1a:	7bfb      	ldrb	r3, [r7, #15]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d004      	beq.n	8009e2a <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	7813      	ldrb	r3, [r2, #0]
 8009e24:	f043 0304 	orr.w	r3, r3, #4
 8009e28:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 8009e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3714      	adds	r7, #20
 8009e30:	46bd      	mov	sp, r7
 8009e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e36:	4770      	bx	lr

08009e38 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d108      	bne.n	8009e62 <tu_edpt_release+0x2a>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d101      	bne.n	8009e62 <tu_edpt_release+0x2a>
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e000      	b.n	8009e64 <tu_edpt_release+0x2c>
 8009e62:	2300      	movs	r3, #0
 8009e64:	73fb      	strb	r3, [r7, #15]
 8009e66:	7bfb      	ldrb	r3, [r7, #15]
 8009e68:	f003 0301 	and.w	r3, r3, #1
 8009e6c:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 8009e6e:	7bfb      	ldrb	r3, [r7, #15]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d004      	beq.n	8009e7e <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	7813      	ldrb	r3, [r2, #0]
 8009e78:	f023 0304 	bic.w	r3, r3, #4
 8009e7c:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 8009e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3714      	adds	r7, #20
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 8009e8c:	b480      	push	{r7}
 8009e8e:	b08b      	sub	sp, #44	@ 0x2c
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	460b      	mov	r3, r1
 8009e96:	70fb      	strb	r3, [r7, #3]
 8009e98:	4613      	mov	r3, r2
 8009e9a:	70bb      	strb	r3, [r7, #2]
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	889b      	ldrh	r3, [r3, #4]
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009eaa:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 8009eac:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	78db      	ldrb	r3, [r3, #3]
 8009eb2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009eb6:	b2db      	uxtb	r3, r3
 8009eb8:	2b03      	cmp	r3, #3
 8009eba:	d059      	beq.n	8009f70 <tu_edpt_validate+0xe4>
 8009ebc:	2b03      	cmp	r3, #3
 8009ebe:	dc6e      	bgt.n	8009f9e <tu_edpt_validate+0x112>
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d002      	beq.n	8009eca <tu_edpt_validate+0x3e>
 8009ec4:	2b02      	cmp	r3, #2
 8009ec6:	d018      	beq.n	8009efa <tu_edpt_validate+0x6e>
 8009ec8:	e069      	b.n	8009f9e <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 8009eca:	78fb      	ldrb	r3, [r7, #3]
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	d102      	bne.n	8009ed6 <tu_edpt_validate+0x4a>
 8009ed0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ed4:	e001      	b.n	8009eda <tu_edpt_validate+0x4e>
 8009ed6:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8009eda:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 8009edc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009ede:	8a7b      	ldrh	r3, [r7, #18]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d95e      	bls.n	8009fa2 <tu_edpt_validate+0x116>
 8009ee4:	4b35      	ldr	r3, [pc, #212]	@ (8009fbc <tu_edpt_validate+0x130>)
 8009ee6:	60fb      	str	r3, [r7, #12]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f003 0301 	and.w	r3, r3, #1
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d000      	beq.n	8009ef6 <tu_edpt_validate+0x6a>
 8009ef4:	be00      	bkpt	0x0000
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	e059      	b.n	8009fae <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 8009efa:	78fb      	ldrb	r3, [r7, #3]
 8009efc:	2b02      	cmp	r3, #2
 8009efe:	d10e      	bne.n	8009f1e <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 8009f00:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f06:	d04e      	beq.n	8009fa6 <tu_edpt_validate+0x11a>
 8009f08:	4b2c      	ldr	r3, [pc, #176]	@ (8009fbc <tu_edpt_validate+0x130>)
 8009f0a:	617b      	str	r3, [r7, #20]
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f003 0301 	and.w	r3, r3, #1
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d000      	beq.n	8009f1a <tu_edpt_validate+0x8e>
 8009f18:	be00      	bkpt	0x0000
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	e047      	b.n	8009fae <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 8009f1e:	78bb      	ldrb	r3, [r7, #2]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d00e      	beq.n	8009f42 <tu_edpt_validate+0xb6>
 8009f24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f2a:	d10a      	bne.n	8009f42 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	2200      	movs	r2, #0
 8009f34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f38:	711a      	strb	r2, [r3, #4]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 8009f3e:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 8009f40:	e031      	b.n	8009fa6 <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 8009f42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f44:	2b08      	cmp	r3, #8
 8009f46:	d02e      	beq.n	8009fa6 <tu_edpt_validate+0x11a>
 8009f48:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f4a:	2b10      	cmp	r3, #16
 8009f4c:	d02b      	beq.n	8009fa6 <tu_edpt_validate+0x11a>
 8009f4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f50:	2b20      	cmp	r3, #32
 8009f52:	d028      	beq.n	8009fa6 <tu_edpt_validate+0x11a>
 8009f54:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009f56:	2b40      	cmp	r3, #64	@ 0x40
 8009f58:	d025      	beq.n	8009fa6 <tu_edpt_validate+0x11a>
 8009f5a:	4b18      	ldr	r3, [pc, #96]	@ (8009fbc <tu_edpt_validate+0x130>)
 8009f5c:	61bb      	str	r3, [r7, #24]
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f003 0301 	and.w	r3, r3, #1
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d000      	beq.n	8009f6c <tu_edpt_validate+0xe0>
 8009f6a:	be00      	bkpt	0x0000
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	e01e      	b.n	8009fae <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8009f70:	78fb      	ldrb	r3, [r7, #3]
 8009f72:	2b02      	cmp	r3, #2
 8009f74:	d102      	bne.n	8009f7c <tu_edpt_validate+0xf0>
 8009f76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f7a:	e000      	b.n	8009f7e <tu_edpt_validate+0xf2>
 8009f7c:	2340      	movs	r3, #64	@ 0x40
 8009f7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8009f80:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009f82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d910      	bls.n	8009faa <tu_edpt_validate+0x11e>
 8009f88:	4b0c      	ldr	r3, [pc, #48]	@ (8009fbc <tu_edpt_validate+0x130>)
 8009f8a:	623b      	str	r3, [r7, #32]
 8009f8c:	6a3b      	ldr	r3, [r7, #32]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f003 0301 	and.w	r3, r3, #1
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d000      	beq.n	8009f9a <tu_edpt_validate+0x10e>
 8009f98:	be00      	bkpt	0x0000
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e007      	b.n	8009fae <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	e005      	b.n	8009fae <tu_edpt_validate+0x122>
      break;
 8009fa2:	bf00      	nop
 8009fa4:	e002      	b.n	8009fac <tu_edpt_validate+0x120>
      break;
 8009fa6:	bf00      	nop
 8009fa8:	e000      	b.n	8009fac <tu_edpt_validate+0x120>
      break;
 8009faa:	bf00      	nop
  }

  return true;
 8009fac:	2301      	movs	r3, #1
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	372c      	adds	r7, #44	@ 0x2c
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr
 8009fba:	bf00      	nop
 8009fbc:	e000edf0 	.word	0xe000edf0

08009fc0 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 8009fc0:	b480      	push	{r7}
 8009fc2:	b08d      	sub	sp, #52	@ 0x34
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	60b9      	str	r1, [r7, #8]
 8009fca:	4611      	mov	r1, r2
 8009fcc:	461a      	mov	r2, r3
 8009fce:	460b      	mov	r3, r1
 8009fd0:	80fb      	strh	r3, [r7, #6]
 8009fd2:	4613      	mov	r3, r2
 8009fd4:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 8009fda:	88fb      	ldrh	r3, [r7, #6]
 8009fdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fde:	4413      	add	r3, r2
 8009fe0:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 8009fe2:	e027      	b.n	800a034 <tu_edpt_bind_driver+0x74>
 8009fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe6:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009fe8:	6a3b      	ldr	r3, [r7, #32]
 8009fea:	3301      	adds	r3, #1
 8009fec:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8009fee:	2b05      	cmp	r3, #5
 8009ff0:	d116      	bne.n	800a020 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8009ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ff4:	789b      	ldrb	r3, [r3, #2]
 8009ff6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009ffa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ffe:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a000:	7fbb      	ldrb	r3, [r7, #30]
 800a002:	f003 030f 	and.w	r3, r3, #15
 800a006:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	68fa      	ldr	r2, [r7, #12]
 800a00c:	4413      	add	r3, r2
 800a00e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a012:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a014:	7ffa      	ldrb	r2, [r7, #31]
 800a016:	09d2      	lsrs	r2, r2, #7
 800a018:	b2d2      	uxtb	r2, r2
 800a01a:	4611      	mov	r1, r2
 800a01c:	797a      	ldrb	r2, [r7, #5]
 800a01e:	545a      	strb	r2, [r3, r1]
 800a020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a022:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	781b      	ldrb	r3, [r3, #0]
 800a02c:	461a      	mov	r2, r3
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 800a032:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 800a034:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a038:	429a      	cmp	r2, r3
 800a03a:	d3d3      	bcc.n	8009fe4 <tu_edpt_bind_driver+0x24>
  }
}
 800a03c:	bf00      	nop
 800a03e:	bf00      	nop
 800a040:	3734      	adds	r7, #52	@ 0x34
 800a042:	46bd      	mov	sp, r7
 800a044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a048:	4770      	bx	lr

0800a04a <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 800a04a:	b580      	push	{r7, lr}
 800a04c:	b084      	sub	sp, #16
 800a04e:	af02      	add	r7, sp, #8
 800a050:	6078      	str	r0, [r7, #4]
 800a052:	4608      	mov	r0, r1
 800a054:	4611      	mov	r1, r2
 800a056:	461a      	mov	r2, r3
 800a058:	4603      	mov	r3, r0
 800a05a:	70fb      	strb	r3, [r7, #3]
 800a05c:	460b      	mov	r3, r1
 800a05e:	70bb      	strb	r3, [r7, #2]
 800a060:	4613      	mov	r3, r2
 800a062:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 800a064:	687a      	ldr	r2, [r7, #4]
 800a066:	7813      	ldrb	r3, [r2, #0]
 800a068:	78f9      	ldrb	r1, [r7, #3]
 800a06a:	f361 0300 	bfi	r3, r1, #0, #1
 800a06e:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f103 0008 	add.w	r0, r3, #8
 800a076:	8aba      	ldrh	r2, [r7, #20]
 800a078:	787b      	ldrb	r3, [r7, #1]
 800a07a:	9300      	str	r3, [sp, #0]
 800a07c:	2301      	movs	r3, #1
 800a07e:	6939      	ldr	r1, [r7, #16]
 800a080:	f7fa fed8 	bl	8004e34 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	69ba      	ldr	r2, [r7, #24]
 800a088:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	8bba      	ldrh	r2, [r7, #28]
 800a08e:	805a      	strh	r2, [r3, #2]

  return true;
 800a090:	2301      	movs	r3, #1
}
 800a092:	4618      	mov	r0, r3
 800a094:	3708      	adds	r7, #8
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 800a09a:	b480      	push	{r7}
 800a09c:	b083      	sub	sp, #12
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 800a0a2:	2301      	movs	r3, #1
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 800a0b0:	b590      	push	{r4, r7, lr}
 800a0b2:	b091      	sub	sp, #68	@ 0x44
 800a0b4:	af02      	add	r7, sp, #8
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	607a      	str	r2, [r7, #4]
 800a0bc:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	f003 0302 	and.w	r3, r3, #2
 800a0c6:	b2db      	uxtb	r3, r3
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d002      	beq.n	800a0d2 <tu_edpt_stream_write_zlp_if_needed+0x22>
 800a0cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0d0:	e000      	b.n	800a0d4 <tu_edpt_stream_write_zlp_if_needed+0x24>
 800a0d2:	2340      	movs	r3, #64	@ 0x40
 800a0d4:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	3308      	adds	r3, #8
 800a0da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 800a0dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0de:	891b      	ldrh	r3, [r3, #8]
 800a0e0:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 800a0e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0e4:	895b      	ldrh	r3, [r3, #10]
 800a0e6:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 800a0e8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a0ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	bf0c      	ite	eq
 800a0f0:	2301      	moveq	r3, #1
 800a0f2:	2300      	movne	r3, #0
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	f083 0301 	eor.w	r3, r3, #1
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d109      	bne.n	800a114 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d006      	beq.n	800a114 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800a106:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a108:	3b01      	subs	r3, #1
 800a10a:	461a      	mov	r2, r3
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4013      	ands	r3, r2
 800a110:	2b00      	cmp	r3, #0
 800a112:	d001      	beq.n	800a118 <tu_edpt_stream_write_zlp_if_needed+0x68>
 800a114:	2300      	movs	r3, #0
 800a116:	e05e      	b.n	800a1d6 <tu_edpt_stream_write_zlp_if_needed+0x126>
 800a118:	7bfb      	ldrb	r3, [r7, #15]
 800a11a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 800a122:	6a3b      	ldr	r3, [r7, #32]
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	f003 0301 	and.w	r3, r3, #1
 800a12a:	b2db      	uxtb	r3, r3
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d109      	bne.n	800a144 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a130:	6a3b      	ldr	r3, [r7, #32]
 800a132:	785a      	ldrb	r2, [r3, #1]
 800a134:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a138:	4611      	mov	r1, r2
 800a13a:	4618      	mov	r0, r3
 800a13c:	f7fd f88e 	bl	800725c <usbd_edpt_claim>
 800a140:	4603      	mov	r3, r0
 800a142:	e000      	b.n	800a146 <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 800a144:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 800a146:	f083 0301 	eor.w	r3, r3, #1
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d001      	beq.n	800a154 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 800a150:	2300      	movs	r3, #0
 800a152:	e040      	b.n	800a1d6 <tu_edpt_stream_write_zlp_if_needed+0x126>
 800a154:	7bfb      	ldrb	r3, [r7, #15]
 800a156:	77fb      	strb	r3, [r7, #31]
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	61bb      	str	r3, [r7, #24]
 800a15c:	2300      	movs	r3, #0
 800a15e:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	f003 0301 	and.w	r3, r3, #1
 800a168:	b2db      	uxtb	r3, r3
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d121      	bne.n	800a1b2 <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d10c      	bne.n	800a190 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	7859      	ldrb	r1, [r3, #1]
 800a17a:	69bb      	ldr	r3, [r7, #24]
 800a17c:	f103 0208 	add.w	r2, r3, #8
 800a180:	8afb      	ldrh	r3, [r7, #22]
 800a182:	7ff8      	ldrb	r0, [r7, #31]
 800a184:	2400      	movs	r4, #0
 800a186:	9400      	str	r4, [sp, #0]
 800a188:	f7fd f932 	bl	80073f0 <usbd_edpt_xfer_fifo>
 800a18c:	4603      	mov	r3, r0
 800a18e:	e011      	b.n	800a1b4 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	7859      	ldrb	r1, [r3, #1]
 800a194:	8afb      	ldrh	r3, [r7, #22]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d002      	beq.n	800a1a0 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 800a19a:	69bb      	ldr	r3, [r7, #24]
 800a19c:	685a      	ldr	r2, [r3, #4]
 800a19e:	e000      	b.n	800a1a2 <tu_edpt_stream_write_zlp_if_needed+0xf2>
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	8afb      	ldrh	r3, [r7, #22]
 800a1a4:	7ff8      	ldrb	r0, [r7, #31]
 800a1a6:	2400      	movs	r4, #0
 800a1a8:	9400      	str	r4, [sp, #0]
 800a1aa:	f7fd f8a7 	bl	80072fc <usbd_edpt_xfer>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	e000      	b.n	800a1b4 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 800a1b2:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 800a1b4:	f083 0301 	eor.w	r3, r3, #1
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d00a      	beq.n	800a1d4 <tu_edpt_stream_write_zlp_if_needed+0x124>
 800a1be:	4b08      	ldr	r3, [pc, #32]	@ (800a1e0 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 800a1c0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f003 0301 	and.w	r3, r3, #1
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d000      	beq.n	800a1d0 <tu_edpt_stream_write_zlp_if_needed+0x120>
 800a1ce:	be00      	bkpt	0x0000
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	e000      	b.n	800a1d6 <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 800a1d4:	2301      	movs	r3, #1
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	373c      	adds	r7, #60	@ 0x3c
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd90      	pop	{r4, r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	e000edf0 	.word	0xe000edf0

0800a1e4 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800a1e4:	b590      	push	{r4, r7, lr}
 800a1e6:	b093      	sub	sp, #76	@ 0x4c
 800a1e8:	af02      	add	r7, sp, #8
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	6039      	str	r1, [r7, #0]
 800a1ee:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	3308      	adds	r3, #8
 800a1f4:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a1f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1f8:	8899      	ldrh	r1, [r3, #4]
 800a1fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1fc:	891b      	ldrh	r3, [r3, #8]
 800a1fe:	b29a      	uxth	r2, r3
 800a200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a202:	895b      	ldrh	r3, [r3, #10]
 800a204:	b29b      	uxth	r3, r3
 800a206:	8679      	strh	r1, [r7, #50]	@ 0x32
 800a208:	863a      	strh	r2, [r7, #48]	@ 0x30
 800a20a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 800a20c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800a20e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a210:	429a      	cmp	r2, r3
 800a212:	d304      	bcc.n	800a21e <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 800a214:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800a216:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a218:	1ad3      	subs	r3, r2, r3
 800a21a:	b29b      	uxth	r3, r3
 800a21c:	e008      	b.n	800a230 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a21e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a220:	005b      	lsls	r3, r3, #1
 800a222:	b29a      	uxth	r2, r3
 800a224:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800a226:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a228:	1acb      	subs	r3, r1, r3
 800a22a:	b29b      	uxth	r3, r3
 800a22c:	4413      	add	r3, r2
 800a22e:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a230:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a232:	8892      	ldrh	r2, [r2, #4]
 800a234:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a236:	4613      	mov	r3, r2
 800a238:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a23a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a23c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a23e:	4293      	cmp	r3, r2
 800a240:	bf28      	it	cs
 800a242:	4613      	movcs	r3, r2
 800a244:	b29b      	uxth	r3, r3
 800a246:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800a248:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d101      	bne.n	800a252 <tu_edpt_stream_write_xfer+0x6e>
 800a24e:	2300      	movs	r3, #0
 800a250:	e091      	b.n	800a376 <tu_edpt_stream_write_xfer+0x192>
 800a252:	79fb      	ldrb	r3, [r7, #7]
 800a254:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 800a25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a25e:	781b      	ldrb	r3, [r3, #0]
 800a260:	f003 0301 	and.w	r3, r3, #1
 800a264:	b2db      	uxtb	r3, r3
 800a266:	2b00      	cmp	r3, #0
 800a268:	d109      	bne.n	800a27e <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26c:	785a      	ldrb	r2, [r3, #1]
 800a26e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a272:	4611      	mov	r1, r2
 800a274:	4618      	mov	r0, r3
 800a276:	f7fc fff1 	bl	800725c <usbd_edpt_claim>
 800a27a:	4603      	mov	r3, r0
 800a27c:	e000      	b.n	800a280 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 800a27e:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 800a280:	f083 0301 	eor.w	r3, r3, #1
 800a284:	b2db      	uxtb	r3, r3
 800a286:	2b00      	cmp	r3, #0
 800a288:	d001      	beq.n	800a28e <tu_edpt_stream_write_xfer+0xaa>
 800a28a:	2300      	movs	r3, #0
 800a28c:	e073      	b.n	800a376 <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d102      	bne.n	800a29c <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 800a296:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a298:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a29a:	e012      	b.n	800a2c2 <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	f103 0208 	add.w	r2, r3, #8
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	6839      	ldr	r1, [r7, #0]
 800a2a8:	8849      	ldrh	r1, [r1, #2]
 800a2aa:	623a      	str	r2, [r7, #32]
 800a2ac:	61fb      	str	r3, [r7, #28]
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800a2b2:	8b7a      	ldrh	r2, [r7, #26]
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	69f9      	ldr	r1, [r7, #28]
 800a2b8:	6a38      	ldr	r0, [r7, #32]
 800a2ba:	f7fb f8da 	bl	8005472 <tu_fifo_read_n_access_mode>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 800a2c2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d041      	beq.n	800a34c <tu_edpt_stream_write_xfer+0x168>
 800a2c8:	79fb      	ldrb	r3, [r7, #7]
 800a2ca:	767b      	strb	r3, [r7, #25]
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	617b      	str	r3, [r7, #20]
 800a2d0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a2d2:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	781b      	ldrb	r3, [r3, #0]
 800a2d8:	f003 0301 	and.w	r3, r3, #1
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d121      	bne.n	800a326 <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d10c      	bne.n	800a304 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	7859      	ldrb	r1, [r3, #1]
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	f103 0208 	add.w	r2, r3, #8
 800a2f4:	8a7b      	ldrh	r3, [r7, #18]
 800a2f6:	7e78      	ldrb	r0, [r7, #25]
 800a2f8:	2400      	movs	r4, #0
 800a2fa:	9400      	str	r4, [sp, #0]
 800a2fc:	f7fd f878 	bl	80073f0 <usbd_edpt_xfer_fifo>
 800a300:	4603      	mov	r3, r0
 800a302:	e011      	b.n	800a328 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a304:	697b      	ldr	r3, [r7, #20]
 800a306:	7859      	ldrb	r1, [r3, #1]
 800a308:	8a7b      	ldrh	r3, [r7, #18]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d002      	beq.n	800a314 <tu_edpt_stream_write_xfer+0x130>
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	685a      	ldr	r2, [r3, #4]
 800a312:	e000      	b.n	800a316 <tu_edpt_stream_write_xfer+0x132>
 800a314:	2200      	movs	r2, #0
 800a316:	8a7b      	ldrh	r3, [r7, #18]
 800a318:	7e78      	ldrb	r0, [r7, #25]
 800a31a:	2400      	movs	r4, #0
 800a31c:	9400      	str	r4, [sp, #0]
 800a31e:	f7fc ffed 	bl	80072fc <usbd_edpt_xfer>
 800a322:	4603      	mov	r3, r0
 800a324:	e000      	b.n	800a328 <tu_edpt_stream_write_xfer+0x144>
  return false;
 800a326:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800a328:	f083 0301 	eor.w	r3, r3, #1
 800a32c:	b2db      	uxtb	r3, r3
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d00a      	beq.n	800a348 <tu_edpt_stream_write_xfer+0x164>
 800a332:	4b13      	ldr	r3, [pc, #76]	@ (800a380 <tu_edpt_stream_write_xfer+0x19c>)
 800a334:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f003 0301 	and.w	r3, r3, #1
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d000      	beq.n	800a344 <tu_edpt_stream_write_xfer+0x160>
 800a342:	be00      	bkpt	0x0000
 800a344:	2300      	movs	r3, #0
 800a346:	e016      	b.n	800a376 <tu_edpt_stream_write_xfer+0x192>
    return count;
 800a348:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a34a:	e014      	b.n	800a376 <tu_edpt_stream_write_xfer+0x192>
 800a34c:	79fb      	ldrb	r3, [r7, #7]
 800a34e:	747b      	strb	r3, [r7, #17]
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	f003 0301 	and.w	r3, r3, #1
 800a35c:	b2db      	uxtb	r3, r3
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d107      	bne.n	800a372 <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	785a      	ldrb	r2, [r3, #1]
 800a366:	7c7b      	ldrb	r3, [r7, #17]
 800a368:	4611      	mov	r1, r2
 800a36a:	4618      	mov	r0, r3
 800a36c:	f7fc ff9e 	bl	80072ac <usbd_edpt_release>
 800a370:	e000      	b.n	800a374 <tu_edpt_stream_write_xfer+0x190>
  return false;
 800a372:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 800a374:	2300      	movs	r3, #0
  }
}
 800a376:	4618      	mov	r0, r3
 800a378:	3744      	adds	r7, #68	@ 0x44
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd90      	pop	{r4, r7, pc}
 800a37e:	bf00      	nop
 800a380:	e000edf0 	.word	0xe000edf0

0800a384 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800a384:	b590      	push	{r4, r7, lr}
 800a386:	b09b      	sub	sp, #108	@ 0x6c
 800a388:	af02      	add	r7, sp, #8
 800a38a:	60b9      	str	r1, [r7, #8]
 800a38c:	607a      	str	r2, [r7, #4]
 800a38e:	603b      	str	r3, [r7, #0]
 800a390:	4603      	mov	r3, r0
 800a392:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d101      	bne.n	800a39e <tu_edpt_stream_write+0x1a>
 800a39a:	2300      	movs	r3, #0
 800a39c:	e0e3      	b.n	800a566 <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	3308      	adds	r3, #8
 800a3a2:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 800a3a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3a6:	889b      	ldrh	r3, [r3, #4]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d17e      	bne.n	800a4aa <tu_edpt_stream_write+0x126>
 800a3ac:	7bfb      	ldrb	r3, [r7, #15]
 800a3ae:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 800a3b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	f003 0301 	and.w	r3, r3, #1
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d109      	bne.n	800a3d8 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a3c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3c6:	785a      	ldrb	r2, [r3, #1]
 800a3c8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a3cc:	4611      	mov	r1, r2
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f7fc ff44 	bl	800725c <usbd_edpt_claim>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	e000      	b.n	800a3da <tu_edpt_stream_write+0x56>
  return false;
 800a3d8:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 800a3da:	f083 0301 	eor.w	r3, r3, #1
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d001      	beq.n	800a3e8 <tu_edpt_stream_write+0x64>
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	e0be      	b.n	800a566 <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d013      	beq.n	800a418 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	885b      	ldrh	r3, [r3, #2]
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a3fa:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800a3fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a3fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a400:	4293      	cmp	r3, r2
 800a402:	bf28      	it	cs
 800a404:	4613      	movcs	r3, r2
 800a406:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a40e:	6879      	ldr	r1, [r7, #4]
 800a410:	4618      	mov	r0, r3
 800a412:	f000 faa7 	bl	800a964 <memcpy>
 800a416:	e001      	b.n	800a41c <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800a41c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a41e:	b29a      	uxth	r2, r3
 800a420:	7bfb      	ldrb	r3, [r7, #15]
 800a422:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a42a:	4613      	mov	r3, r2
 800a42c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 800a42e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a430:	781b      	ldrb	r3, [r3, #0]
 800a432:	f003 0301 	and.w	r3, r3, #1
 800a436:	b2db      	uxtb	r3, r3
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d123      	bne.n	800a484 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 800a43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10d      	bne.n	800a460 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a446:	7859      	ldrb	r1, [r3, #1]
 800a448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a44a:	f103 0208 	add.w	r2, r3, #8
 800a44e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a450:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800a454:	2400      	movs	r4, #0
 800a456:	9400      	str	r4, [sp, #0]
 800a458:	f7fc ffca 	bl	80073f0 <usbd_edpt_xfer_fifo>
 800a45c:	4603      	mov	r3, r0
 800a45e:	e012      	b.n	800a486 <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a462:	7859      	ldrb	r1, [r3, #1]
 800a464:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a466:	2b00      	cmp	r3, #0
 800a468:	d002      	beq.n	800a470 <tu_edpt_stream_write+0xec>
 800a46a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46c:	685a      	ldr	r2, [r3, #4]
 800a46e:	e000      	b.n	800a472 <tu_edpt_stream_write+0xee>
 800a470:	2200      	movs	r2, #0
 800a472:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a474:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800a478:	2400      	movs	r4, #0
 800a47a:	9400      	str	r4, [sp, #0]
 800a47c:	f7fc ff3e 	bl	80072fc <usbd_edpt_xfer>
 800a480:	4603      	mov	r3, r0
 800a482:	e000      	b.n	800a486 <tu_edpt_stream_write+0x102>
  return false;
 800a484:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800a486:	f083 0301 	eor.w	r3, r3, #1
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00a      	beq.n	800a4a6 <tu_edpt_stream_write+0x122>
 800a490:	4b37      	ldr	r3, [pc, #220]	@ (800a570 <tu_edpt_stream_write+0x1ec>)
 800a492:	657b      	str	r3, [r7, #84]	@ 0x54
 800a494:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f003 0301 	and.w	r3, r3, #1
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d000      	beq.n	800a4a2 <tu_edpt_stream_write+0x11e>
 800a4a0:	be00      	bkpt	0x0000
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	e05f      	b.n	800a566 <tu_edpt_stream_write+0x1e2>

    return xact_len;
 800a4a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4a8:	e05d      	b.n	800a566 <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	3308      	adds	r3, #8
 800a4ae:	683a      	ldr	r2, [r7, #0]
 800a4b0:	b292      	uxth	r2, r2
 800a4b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a4b8:	4613      	mov	r3, r2
 800a4ba:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800a4bc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a4be:	2300      	movs	r3, #0
 800a4c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a4c4:	f7fb f819 	bl	80054fa <tu_fifo_write_n_access_mode>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	f003 0302 	and.w	r3, r3, #2
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d002      	beq.n	800a4e2 <tu_edpt_stream_write+0x15e>
 800a4dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a4e0:	e000      	b.n	800a4e4 <tu_edpt_stream_write+0x160>
 800a4e2:	2340      	movs	r3, #64	@ 0x40
 800a4e4:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	3308      	adds	r3, #8
 800a4ec:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f0:	8899      	ldrh	r1, [r3, #4]
 800a4f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f4:	891b      	ldrh	r3, [r3, #8]
 800a4f6:	b29a      	uxth	r2, r3
 800a4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fa:	895b      	ldrh	r3, [r3, #10]
 800a4fc:	b29b      	uxth	r3, r3
 800a4fe:	8479      	strh	r1, [r7, #34]	@ 0x22
 800a500:	843a      	strh	r2, [r7, #32]
 800a502:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800a504:	8c3a      	ldrh	r2, [r7, #32]
 800a506:	8bfb      	ldrh	r3, [r7, #30]
 800a508:	429a      	cmp	r2, r3
 800a50a:	d304      	bcc.n	800a516 <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 800a50c:	8c3a      	ldrh	r2, [r7, #32]
 800a50e:	8bfb      	ldrh	r3, [r7, #30]
 800a510:	1ad3      	subs	r3, r2, r3
 800a512:	b29b      	uxth	r3, r3
 800a514:	e008      	b.n	800a528 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a516:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a518:	005b      	lsls	r3, r3, #1
 800a51a:	b29a      	uxth	r2, r3
 800a51c:	8c39      	ldrh	r1, [r7, #32]
 800a51e:	8bfb      	ldrh	r3, [r7, #30]
 800a520:	1acb      	subs	r3, r1, r3
 800a522:	b29b      	uxth	r3, r3
 800a524:	4413      	add	r3, r2
 800a526:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a528:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a52a:	8892      	ldrh	r2, [r2, #4]
 800a52c:	83bb      	strh	r3, [r7, #28]
 800a52e:	4613      	mov	r3, r2
 800a530:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a532:	8bba      	ldrh	r2, [r7, #28]
 800a534:	8b7b      	ldrh	r3, [r7, #26]
 800a536:	4293      	cmp	r3, r2
 800a538:	bf28      	it	cs
 800a53a:	4613      	movcs	r3, r2
 800a53c:	b29b      	uxth	r3, r3
 800a53e:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800a542:	429a      	cmp	r2, r3
 800a544:	d908      	bls.n	800a558 <tu_edpt_stream_write+0x1d4>
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	3308      	adds	r3, #8
 800a54a:	617b      	str	r3, [r7, #20]
  return f->depth;
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	889b      	ldrh	r3, [r3, #4]
 800a550:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800a554:	429a      	cmp	r2, r3
 800a556:	d904      	bls.n	800a562 <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 800a558:	7bfb      	ldrb	r3, [r7, #15]
 800a55a:	68b9      	ldr	r1, [r7, #8]
 800a55c:	4618      	mov	r0, r3
 800a55e:	f7ff fe41 	bl	800a1e4 <tu_edpt_stream_write_xfer>
    }
    return ret;
 800a562:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 800a566:	4618      	mov	r0, r3
 800a568:	3764      	adds	r7, #100	@ 0x64
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd90      	pop	{r4, r7, pc}
 800a56e:	bf00      	nop
 800a570:	e000edf0 	.word	0xe000edf0

0800a574 <tu_edpt_stream_read_xfer>:
}

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800a574:	b590      	push	{r4, r7, lr}
 800a576:	b09f      	sub	sp, #124	@ 0x7c
 800a578:	af02      	add	r7, sp, #8
 800a57a:	4603      	mov	r3, r0
 800a57c:	6039      	str	r1, [r7, #0]
 800a57e:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	3308      	adds	r3, #8
 800a584:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a586:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a588:	889b      	ldrh	r3, [r3, #4]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d16f      	bne.n	800a66e <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	685b      	ldr	r3, [r3, #4]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d101      	bne.n	800a59a <tu_edpt_stream_read_xfer+0x26>
 800a596:	2300      	movs	r3, #0
 800a598:	e181      	b.n	800a89e <tu_edpt_stream_read_xfer+0x32a>
 800a59a:	79fb      	ldrb	r3, [r7, #7]
 800a59c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 800a5a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5a6:	781b      	ldrb	r3, [r3, #0]
 800a5a8:	f003 0301 	and.w	r3, r3, #1
 800a5ac:	b2db      	uxtb	r3, r3
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d109      	bne.n	800a5c6 <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a5b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5b4:	785a      	ldrb	r2, [r3, #1]
 800a5b6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800a5ba:	4611      	mov	r1, r2
 800a5bc:	4618      	mov	r0, r3
 800a5be:	f7fc fe4d 	bl	800725c <usbd_edpt_claim>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	e000      	b.n	800a5c8 <tu_edpt_stream_read_xfer+0x54>
  return false;
 800a5c6:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800a5c8:	f083 0301 	eor.w	r3, r3, #1
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d001      	beq.n	800a5d6 <tu_edpt_stream_read_xfer+0x62>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	e163      	b.n	800a89e <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	885a      	ldrh	r2, [r3, #2]
 800a5da:	79fb      	ldrb	r3, [r7, #7]
 800a5dc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a5e4:	4613      	mov	r3, r2
 800a5e6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 800a5ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	f003 0301 	and.w	r3, r3, #1
 800a5f2:	b2db      	uxtb	r3, r3
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d126      	bne.n	800a646 <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 800a5f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d10e      	bne.n	800a61e <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a602:	7859      	ldrb	r1, [r3, #1]
 800a604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a606:	f103 0208 	add.w	r2, r3, #8
 800a60a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a60e:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800a612:	2400      	movs	r4, #0
 800a614:	9400      	str	r4, [sp, #0]
 800a616:	f7fc feeb 	bl	80073f0 <usbd_edpt_xfer_fifo>
 800a61a:	4603      	mov	r3, r0
 800a61c:	e014      	b.n	800a648 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a61e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a620:	7859      	ldrb	r1, [r3, #1]
 800a622:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a626:	2b00      	cmp	r3, #0
 800a628:	d002      	beq.n	800a630 <tu_edpt_stream_read_xfer+0xbc>
 800a62a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a62c:	685a      	ldr	r2, [r3, #4]
 800a62e:	e000      	b.n	800a632 <tu_edpt_stream_read_xfer+0xbe>
 800a630:	2200      	movs	r2, #0
 800a632:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a636:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800a63a:	2400      	movs	r4, #0
 800a63c:	9400      	str	r4, [sp, #0]
 800a63e:	f7fc fe5d 	bl	80072fc <usbd_edpt_xfer>
 800a642:	4603      	mov	r3, r0
 800a644:	e000      	b.n	800a648 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 800a646:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800a648:	f083 0301 	eor.w	r3, r3, #1
 800a64c:	b2db      	uxtb	r3, r3
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d00a      	beq.n	800a668 <tu_edpt_stream_read_xfer+0xf4>
 800a652:	4b95      	ldr	r3, [pc, #596]	@ (800a8a8 <tu_edpt_stream_read_xfer+0x334>)
 800a654:	663b      	str	r3, [r7, #96]	@ 0x60
 800a656:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f003 0301 	and.w	r3, r3, #1
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d000      	beq.n	800a664 <tu_edpt_stream_read_xfer+0xf0>
 800a662:	be00      	bkpt	0x0000
 800a664:	2300      	movs	r3, #0
 800a666:	e11a      	b.n	800a89e <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	885b      	ldrh	r3, [r3, #2]
 800a66c:	e117      	b.n	800a89e <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	f003 0302 	and.w	r3, r3, #2
 800a676:	b2db      	uxtb	r3, r3
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d002      	beq.n	800a682 <tu_edpt_stream_read_xfer+0x10e>
 800a67c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a680:	e000      	b.n	800a684 <tu_edpt_stream_read_xfer+0x110>
 800a682:	2340      	movs	r3, #64	@ 0x40
 800a684:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	3308      	adds	r3, #8
 800a68c:	647b      	str	r3, [r7, #68]	@ 0x44
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a68e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a690:	8899      	ldrh	r1, [r3, #4]
 800a692:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a694:	891b      	ldrh	r3, [r3, #8]
 800a696:	b29a      	uxth	r2, r3
 800a698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a69a:	895b      	ldrh	r3, [r3, #10]
 800a69c:	b29b      	uxth	r3, r3
 800a69e:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 800a6a2:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 800a6a6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a6a8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a6ac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a6ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a6b2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800a6b4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a6b6:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 800a6b8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a6ba:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d304      	bcc.n	800a6ca <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 800a6c0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a6c2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a6c4:	1ad3      	subs	r3, r2, r3
 800a6c6:	b29b      	uxth	r3, r3
 800a6c8:	e008      	b.n	800a6dc <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a6ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a6cc:	005b      	lsls	r3, r3, #1
 800a6ce:	b29a      	uxth	r2, r3
 800a6d0:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800a6d2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a6d4:	1acb      	subs	r3, r1, r3
 800a6d6:	b29b      	uxth	r3, r3
 800a6d8:	4413      	add	r3, r2
 800a6da:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a6dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a6de:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800a6e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d905      	bls.n	800a6f4 <tu_edpt_stream_read_xfer+0x180>
 800a6e8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800a6ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a6ee:	1ad3      	subs	r3, r2, r3
 800a6f0:	b29b      	uxth	r3, r3
 800a6f2:	e000      	b.n	800a6f6 <tu_edpt_stream_read_xfer+0x182>
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 800a6fa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a6fe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a702:	429a      	cmp	r2, r3
 800a704:	d201      	bcs.n	800a70a <tu_edpt_stream_read_xfer+0x196>
 800a706:	2300      	movs	r3, #0
 800a708:	e0c9      	b.n	800a89e <tu_edpt_stream_read_xfer+0x32a>
 800a70a:	79fb      	ldrb	r3, [r7, #7]
 800a70c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 800a714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a716:	781b      	ldrb	r3, [r3, #0]
 800a718:	f003 0301 	and.w	r3, r3, #1
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d109      	bne.n	800a736 <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a724:	785a      	ldrb	r2, [r3, #1]
 800a726:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a72a:	4611      	mov	r1, r2
 800a72c:	4618      	mov	r0, r3
 800a72e:	f7fc fd95 	bl	800725c <usbd_edpt_claim>
 800a732:	4603      	mov	r3, r0
 800a734:	e000      	b.n	800a738 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 800a736:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800a738:	f083 0301 	eor.w	r3, r3, #1
 800a73c:	b2db      	uxtb	r3, r3
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d001      	beq.n	800a746 <tu_edpt_stream_read_xfer+0x1d2>
 800a742:	2300      	movs	r3, #0
 800a744:	e0ab      	b.n	800a89e <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	3308      	adds	r3, #8
 800a74a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a74e:	8899      	ldrh	r1, [r3, #4]
 800a750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a752:	891b      	ldrh	r3, [r3, #8]
 800a754:	b29a      	uxth	r2, r3
 800a756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a758:	895b      	ldrh	r3, [r3, #10]
 800a75a:	b29b      	uxth	r3, r3
 800a75c:	8579      	strh	r1, [r7, #42]	@ 0x2a
 800a75e:	853a      	strh	r2, [r7, #40]	@ 0x28
 800a760:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800a762:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a764:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a766:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a768:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a76a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a76c:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 800a76e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a770:	8c3b      	ldrh	r3, [r7, #32]
 800a772:	429a      	cmp	r2, r3
 800a774:	d304      	bcc.n	800a780 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 800a776:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a778:	8c3b      	ldrh	r3, [r7, #32]
 800a77a:	1ad3      	subs	r3, r2, r3
 800a77c:	b29b      	uxth	r3, r3
 800a77e:	e008      	b.n	800a792 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a780:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a782:	005b      	lsls	r3, r3, #1
 800a784:	b29a      	uxth	r2, r3
 800a786:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800a788:	8c3b      	ldrh	r3, [r7, #32]
 800a78a:	1acb      	subs	r3, r1, r3
 800a78c:	b29b      	uxth	r3, r3
 800a78e:	4413      	add	r3, r2
 800a790:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a792:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a794:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a796:	8bfb      	ldrh	r3, [r7, #30]
 800a798:	429a      	cmp	r2, r3
 800a79a:	d904      	bls.n	800a7a6 <tu_edpt_stream_read_xfer+0x232>
 800a79c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a79e:	8bfb      	ldrh	r3, [r7, #30]
 800a7a0:	1ad3      	subs	r3, r2, r3
 800a7a2:	b29b      	uxth	r3, r3
 800a7a4:	e000      	b.n	800a7a8 <tu_edpt_stream_read_xfer+0x234>
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 800a7ac:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a7b0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a7b4:	429a      	cmp	r2, r3
 800a7b6:	d35d      	bcc.n	800a874 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 800a7b8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a7bc:	425b      	negs	r3, r3
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	b21a      	sxth	r2, r3
 800a7c2:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	b21b      	sxth	r3, r3
 800a7ca:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	885a      	ldrh	r2, [r3, #2]
 800a7d2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a7d6:	82bb      	strh	r3, [r7, #20]
 800a7d8:	4613      	mov	r3, r2
 800a7da:	827b      	strh	r3, [r7, #18]
 800a7dc:	8aba      	ldrh	r2, [r7, #20]
 800a7de:	8a7b      	ldrh	r3, [r7, #18]
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	bf28      	it	cs
 800a7e4:	4613      	movcs	r3, r2
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800a7ec:	79fb      	ldrb	r3, [r7, #7]
 800a7ee:	777b      	strb	r3, [r7, #29]
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	61bb      	str	r3, [r7, #24]
 800a7f4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a7f8:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800a7fa:	69bb      	ldr	r3, [r7, #24]
 800a7fc:	781b      	ldrb	r3, [r3, #0]
 800a7fe:	f003 0301 	and.w	r3, r3, #1
 800a802:	b2db      	uxtb	r3, r3
 800a804:	2b00      	cmp	r3, #0
 800a806:	d121      	bne.n	800a84c <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	685b      	ldr	r3, [r3, #4]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d10c      	bne.n	800a82a <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	7859      	ldrb	r1, [r3, #1]
 800a814:	69bb      	ldr	r3, [r7, #24]
 800a816:	f103 0208 	add.w	r2, r3, #8
 800a81a:	8afb      	ldrh	r3, [r7, #22]
 800a81c:	7f78      	ldrb	r0, [r7, #29]
 800a81e:	2400      	movs	r4, #0
 800a820:	9400      	str	r4, [sp, #0]
 800a822:	f7fc fde5 	bl	80073f0 <usbd_edpt_xfer_fifo>
 800a826:	4603      	mov	r3, r0
 800a828:	e011      	b.n	800a84e <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a82a:	69bb      	ldr	r3, [r7, #24]
 800a82c:	7859      	ldrb	r1, [r3, #1]
 800a82e:	8afb      	ldrh	r3, [r7, #22]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d002      	beq.n	800a83a <tu_edpt_stream_read_xfer+0x2c6>
 800a834:	69bb      	ldr	r3, [r7, #24]
 800a836:	685a      	ldr	r2, [r3, #4]
 800a838:	e000      	b.n	800a83c <tu_edpt_stream_read_xfer+0x2c8>
 800a83a:	2200      	movs	r2, #0
 800a83c:	8afb      	ldrh	r3, [r7, #22]
 800a83e:	7f78      	ldrb	r0, [r7, #29]
 800a840:	2400      	movs	r4, #0
 800a842:	9400      	str	r4, [sp, #0]
 800a844:	f7fc fd5a 	bl	80072fc <usbd_edpt_xfer>
 800a848:	4603      	mov	r3, r0
 800a84a:	e000      	b.n	800a84e <tu_edpt_stream_read_xfer+0x2da>
  return false;
 800a84c:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800a84e:	f083 0301 	eor.w	r3, r3, #1
 800a852:	b2db      	uxtb	r3, r3
 800a854:	2b00      	cmp	r3, #0
 800a856:	d00a      	beq.n	800a86e <tu_edpt_stream_read_xfer+0x2fa>
 800a858:	4b13      	ldr	r3, [pc, #76]	@ (800a8a8 <tu_edpt_stream_read_xfer+0x334>)
 800a85a:	667b      	str	r3, [r7, #100]	@ 0x64
 800a85c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f003 0301 	and.w	r3, r3, #1
 800a864:	2b00      	cmp	r3, #0
 800a866:	d000      	beq.n	800a86a <tu_edpt_stream_read_xfer+0x2f6>
 800a868:	be00      	bkpt	0x0000
 800a86a:	2300      	movs	r3, #0
 800a86c:	e017      	b.n	800a89e <tu_edpt_stream_read_xfer+0x32a>
      return count;
 800a86e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a872:	e014      	b.n	800a89e <tu_edpt_stream_read_xfer+0x32a>
 800a874:	79fb      	ldrb	r3, [r7, #7]
 800a876:	747b      	strb	r3, [r7, #17]
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	781b      	ldrb	r3, [r3, #0]
 800a880:	f003 0301 	and.w	r3, r3, #1
 800a884:	b2db      	uxtb	r3, r3
 800a886:	2b00      	cmp	r3, #0
 800a888:	d107      	bne.n	800a89a <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	785a      	ldrb	r2, [r3, #1]
 800a88e:	7c7b      	ldrb	r3, [r7, #17]
 800a890:	4611      	mov	r1, r2
 800a892:	4618      	mov	r0, r3
 800a894:	f7fc fd0a 	bl	80072ac <usbd_edpt_release>
 800a898:	e000      	b.n	800a89c <tu_edpt_stream_read_xfer+0x328>
  return false;
 800a89a:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 800a89c:	2300      	movs	r3, #0
    }
  }
}
 800a89e:	4618      	mov	r0, r3
 800a8a0:	3774      	adds	r7, #116	@ 0x74
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd90      	pop	{r4, r7, pc}
 800a8a6:	bf00      	nop
 800a8a8:	e000edf0 	.word	0xe000edf0

0800a8ac <memmove>:
 800a8ac:	4288      	cmp	r0, r1
 800a8ae:	b510      	push	{r4, lr}
 800a8b0:	eb01 0402 	add.w	r4, r1, r2
 800a8b4:	d902      	bls.n	800a8bc <memmove+0x10>
 800a8b6:	4284      	cmp	r4, r0
 800a8b8:	4623      	mov	r3, r4
 800a8ba:	d807      	bhi.n	800a8cc <memmove+0x20>
 800a8bc:	1e43      	subs	r3, r0, #1
 800a8be:	42a1      	cmp	r1, r4
 800a8c0:	d008      	beq.n	800a8d4 <memmove+0x28>
 800a8c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8ca:	e7f8      	b.n	800a8be <memmove+0x12>
 800a8cc:	4402      	add	r2, r0
 800a8ce:	4601      	mov	r1, r0
 800a8d0:	428a      	cmp	r2, r1
 800a8d2:	d100      	bne.n	800a8d6 <memmove+0x2a>
 800a8d4:	bd10      	pop	{r4, pc}
 800a8d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8de:	e7f7      	b.n	800a8d0 <memmove+0x24>

0800a8e0 <memset>:
 800a8e0:	4402      	add	r2, r0
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	d100      	bne.n	800a8ea <memset+0xa>
 800a8e8:	4770      	bx	lr
 800a8ea:	f803 1b01 	strb.w	r1, [r3], #1
 800a8ee:	e7f9      	b.n	800a8e4 <memset+0x4>

0800a8f0 <strstr>:
 800a8f0:	780a      	ldrb	r2, [r1, #0]
 800a8f2:	b570      	push	{r4, r5, r6, lr}
 800a8f4:	b96a      	cbnz	r2, 800a912 <strstr+0x22>
 800a8f6:	bd70      	pop	{r4, r5, r6, pc}
 800a8f8:	429a      	cmp	r2, r3
 800a8fa:	d109      	bne.n	800a910 <strstr+0x20>
 800a8fc:	460c      	mov	r4, r1
 800a8fe:	4605      	mov	r5, r0
 800a900:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a904:	2b00      	cmp	r3, #0
 800a906:	d0f6      	beq.n	800a8f6 <strstr+0x6>
 800a908:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a90c:	429e      	cmp	r6, r3
 800a90e:	d0f7      	beq.n	800a900 <strstr+0x10>
 800a910:	3001      	adds	r0, #1
 800a912:	7803      	ldrb	r3, [r0, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d1ef      	bne.n	800a8f8 <strstr+0x8>
 800a918:	4618      	mov	r0, r3
 800a91a:	e7ec      	b.n	800a8f6 <strstr+0x6>

0800a91c <__libc_init_array>:
 800a91c:	b570      	push	{r4, r5, r6, lr}
 800a91e:	4d0d      	ldr	r5, [pc, #52]	@ (800a954 <__libc_init_array+0x38>)
 800a920:	4c0d      	ldr	r4, [pc, #52]	@ (800a958 <__libc_init_array+0x3c>)
 800a922:	1b64      	subs	r4, r4, r5
 800a924:	10a4      	asrs	r4, r4, #2
 800a926:	2600      	movs	r6, #0
 800a928:	42a6      	cmp	r6, r4
 800a92a:	d109      	bne.n	800a940 <__libc_init_array+0x24>
 800a92c:	4d0b      	ldr	r5, [pc, #44]	@ (800a95c <__libc_init_array+0x40>)
 800a92e:	4c0c      	ldr	r4, [pc, #48]	@ (800a960 <__libc_init_array+0x44>)
 800a930:	f000 f826 	bl	800a980 <_init>
 800a934:	1b64      	subs	r4, r4, r5
 800a936:	10a4      	asrs	r4, r4, #2
 800a938:	2600      	movs	r6, #0
 800a93a:	42a6      	cmp	r6, r4
 800a93c:	d105      	bne.n	800a94a <__libc_init_array+0x2e>
 800a93e:	bd70      	pop	{r4, r5, r6, pc}
 800a940:	f855 3b04 	ldr.w	r3, [r5], #4
 800a944:	4798      	blx	r3
 800a946:	3601      	adds	r6, #1
 800a948:	e7ee      	b.n	800a928 <__libc_init_array+0xc>
 800a94a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a94e:	4798      	blx	r3
 800a950:	3601      	adds	r6, #1
 800a952:	e7f2      	b.n	800a93a <__libc_init_array+0x1e>
 800a954:	0800abc4 	.word	0x0800abc4
 800a958:	0800abc4 	.word	0x0800abc4
 800a95c:	0800abc4 	.word	0x0800abc4
 800a960:	0800abc8 	.word	0x0800abc8

0800a964 <memcpy>:
 800a964:	440a      	add	r2, r1
 800a966:	4291      	cmp	r1, r2
 800a968:	f100 33ff 	add.w	r3, r0, #4294967295
 800a96c:	d100      	bne.n	800a970 <memcpy+0xc>
 800a96e:	4770      	bx	lr
 800a970:	b510      	push	{r4, lr}
 800a972:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a976:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a97a:	4291      	cmp	r1, r2
 800a97c:	d1f9      	bne.n	800a972 <memcpy+0xe>
 800a97e:	bd10      	pop	{r4, pc}

0800a980 <_init>:
 800a980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a982:	bf00      	nop
 800a984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a986:	bc08      	pop	{r3}
 800a988:	469e      	mov	lr, r3
 800a98a:	4770      	bx	lr

0800a98c <_fini>:
 800a98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a98e:	bf00      	nop
 800a990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a992:	bc08      	pop	{r3}
 800a994:	469e      	mov	lr, r3
 800a996:	4770      	bx	lr
