// Seed: 1447769324
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    output tri0 id_8
);
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wor id_8,
    output tri id_9,
    output tri0 id_10,
    input wand id_11,
    input tri id_12,
    output wor id_13,
    input uwire id_14
);
  module_0(
      id_8, id_11, id_11, id_4, id_2, id_2, id_7, id_8, id_4
  );
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
