# do processor.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:55:52 on Dec 16,2021
# vlog -work work processor.vo 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 20:55:52 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:55:52 on Dec 16,2021
# vlog -work work test1.vwf.vt 
# -- Compiling module processor_vlg_vec_tst
# 
# Top level modules:
# 	processor_vlg_vec_tst
# End time: 20:55:53 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.processor_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 20:55:53 on Dec 16,2021
# Loading work.processor_vlg_vec_tst
# Loading work.processor
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 19037 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Note: $finish    : test1.vwf.vt(71)
#    Time: 100 us  Iteration: 0  Instance: /processor_vlg_vec_tst
# End time: 20:56:04 on Dec 16,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
