//Verilog generated by VPR  from post-place-and-route implementation
module single_port_ram_mem (
    input \we ,
    input \clk ,
    input \addr[5] ,
    input \addr[4] ,
    input \addr[3] ,
    input \addr[2] ,
    input \addr[1] ,
    input \addr[0] ,
    input \data[7] ,
    input \data[6] ,
    input \data[5] ,
    input \data[4] ,
    input \data[3] ,
    input \data[2] ,
    input \data[1] ,
    input \data[0] ,
    output \q[7] ,
    output \q[6] ,
    output \q[5] ,
    output \q[4] ,
    output \q[3] ,
    output \q[2] ,
    output \q[1] ,
    output \q[0] 
);

    //Wires
    wire \we_output_0_0 ;
    wire \clk_output_0_0 ;
    wire \addr[5]_output_0_0 ;
    wire \addr[4]_output_0_0 ;
    wire \addr[3]_output_0_0 ;
    wire \addr[2]_output_0_0 ;
    wire \addr[1]_output_0_0 ;
    wire \addr[0]_output_0_0 ;
    wire \data[7]_output_0_0 ;
    wire \data[6]_output_0_0 ;
    wire \data[5]_output_0_0 ;
    wire \data[4]_output_0_0 ;
    wire \data[3]_output_0_0 ;
    wire \data[2]_output_0_0 ;
    wire \data[1]_output_0_0 ;
    wire \data[0]_output_0_0 ;
    wire \RS_TDP36K_q[0]_output_0_7 ;
    wire \RS_TDP36K_q[0]_output_0_6 ;
    wire \RS_TDP36K_q[0]_output_0_5 ;
    wire \RS_TDP36K_q[0]_output_0_4 ;
    wire \RS_TDP36K_q[0]_output_0_3 ;
    wire \RS_TDP36K_q[0]_output_0_2 ;
    wire \RS_TDP36K_q[0]_output_0_1 ;
    wire \RS_TDP36K_q[0]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$undef_output_0_0 ;
    wire \RS_TDP36K_q[0]_input_17_0 ;
    wire \RS_TDP36K_q[0]_input_19_0 ;
    wire \RS_TDP36K_q[0]_clock_0_0 ;
    wire \RS_TDP36K_q[0]_clock_2_0 ;
    wire \RS_TDP36K_q[0]_input_2_8 ;
    wire \RS_TDP36K_q[0]_input_13_8 ;
    wire \RS_TDP36K_q[0]_input_2_7 ;
    wire \RS_TDP36K_q[0]_input_13_7 ;
    wire \RS_TDP36K_q[0]_input_2_6 ;
    wire \RS_TDP36K_q[0]_input_13_6 ;
    wire \RS_TDP36K_q[0]_input_2_5 ;
    wire \RS_TDP36K_q[0]_input_13_5 ;
    wire \RS_TDP36K_q[0]_input_2_4 ;
    wire \RS_TDP36K_q[0]_input_13_4 ;
    wire \RS_TDP36K_q[0]_input_2_3 ;
    wire \RS_TDP36K_q[0]_input_13_3 ;
    wire \RS_TDP36K_q[0]_input_11_7 ;
    wire \RS_TDP36K_q[0]_input_11_6 ;
    wire \RS_TDP36K_q[0]_input_11_5 ;
    wire \RS_TDP36K_q[0]_input_11_4 ;
    wire \RS_TDP36K_q[0]_input_11_3 ;
    wire \RS_TDP36K_q[0]_input_11_2 ;
    wire \RS_TDP36K_q[0]_input_11_1 ;
    wire \RS_TDP36K_q[0]_input_11_0 ;
    wire \q[7]_input_0_0 ;
    wire \q[6]_input_0_0 ;
    wire \q[5]_input_0_0 ;
    wire \q[4]_input_0_0 ;
    wire \q[3]_input_0_0 ;
    wire \q[2]_input_0_0 ;
    wire \q[1]_input_0_0 ;
    wire \q[0]_input_0_0 ;
    wire \RS_TDP36K_q[0]_input_0_0 ;
    wire \RS_TDP36K_q[0]_input_0_1 ;
    wire \RS_TDP36K_q[0]_input_0_2 ;
    wire \RS_TDP36K_q[0]_input_0_3 ;
    wire \RS_TDP36K_q[0]_input_0_4 ;
    wire \RS_TDP36K_q[0]_input_0_5 ;
    wire \RS_TDP36K_q[0]_input_0_6 ;
    wire \RS_TDP36K_q[0]_input_0_7 ;
    wire \RS_TDP36K_q[0]_input_0_8 ;
    wire \RS_TDP36K_q[0]_input_0_9 ;
    wire \RS_TDP36K_q[0]_input_0_10 ;
    wire \RS_TDP36K_q[0]_input_0_11 ;
    wire \RS_TDP36K_q[0]_input_0_12 ;
    wire \RS_TDP36K_q[0]_input_0_13 ;
    wire \RS_TDP36K_q[0]_input_0_14 ;
    wire \RS_TDP36K_q[0]_input_0_15 ;
    wire \RS_TDP36K_q[0]_input_0_16 ;
    wire \RS_TDP36K_q[0]_input_0_17 ;
    wire \RS_TDP36K_q[0]_input_1_0 ;
    wire \RS_TDP36K_q[0]_input_1_1 ;
    wire \RS_TDP36K_q[0]_input_1_2 ;
    wire \RS_TDP36K_q[0]_input_1_3 ;
    wire \RS_TDP36K_q[0]_input_1_4 ;
    wire \RS_TDP36K_q[0]_input_1_5 ;
    wire \RS_TDP36K_q[0]_input_1_6 ;
    wire \RS_TDP36K_q[0]_input_1_7 ;
    wire \RS_TDP36K_q[0]_input_1_8 ;
    wire \RS_TDP36K_q[0]_input_1_9 ;
    wire \RS_TDP36K_q[0]_input_1_10 ;
    wire \RS_TDP36K_q[0]_input_1_11 ;
    wire \RS_TDP36K_q[0]_input_1_12 ;
    wire \RS_TDP36K_q[0]_input_1_13 ;
    wire \RS_TDP36K_q[0]_input_1_14 ;
    wire \RS_TDP36K_q[0]_input_1_15 ;
    wire \RS_TDP36K_q[0]_input_1_16 ;
    wire \RS_TDP36K_q[0]_input_1_17 ;
    wire \RS_TDP36K_q[0]_input_2_0 ;
    wire \RS_TDP36K_q[0]_input_2_1 ;
    wire \RS_TDP36K_q[0]_input_2_2 ;
    wire \RS_TDP36K_q[0]_input_2_9 ;
    wire \RS_TDP36K_q[0]_input_2_10 ;
    wire \RS_TDP36K_q[0]_input_2_11 ;
    wire \RS_TDP36K_q[0]_input_2_12 ;
    wire \RS_TDP36K_q[0]_input_2_13 ;
    wire \RS_TDP36K_q[0]_input_2_14 ;
    wire \RS_TDP36K_q[0]_input_6_0 ;
    wire \RS_TDP36K_q[0]_input_7_0 ;
    wire \RS_TDP36K_q[0]_input_8_0 ;
    wire \RS_TDP36K_q[0]_input_8_1 ;
    wire \RS_TDP36K_q[0]_input_9_0 ;
    wire \RS_TDP36K_q[0]_input_9_1 ;
    wire \RS_TDP36K_q[0]_input_10_0 ;
    wire \RS_TDP36K_q[0]_input_13_0 ;
    wire \RS_TDP36K_q[0]_input_13_1 ;
    wire \RS_TDP36K_q[0]_input_13_2 ;
    wire \RS_TDP36K_q[0]_input_13_9 ;
    wire \RS_TDP36K_q[0]_input_13_10 ;
    wire \RS_TDP36K_q[0]_input_13_11 ;
    wire \RS_TDP36K_q[0]_input_13_12 ;
    wire \RS_TDP36K_q[0]_input_13_13 ;
    wire \RS_TDP36K_q[0]_input_13_14 ;
    wire \RS_TDP36K_q[0]_input_15_0 ;
    wire \RS_TDP36K_q[0]_input_16_0 ;
    wire \RS_TDP36K_q[0]_input_19_1 ;
    wire \RS_TDP36K_q[0]_input_21_0 ;
    wire \RS_TDP36K_q[0]_input_4_0 ;
    wire \RS_TDP36K_q[0]_input_3_0 ;
    wire \RS_TDP36K_q[0]_input_3_1 ;
    wire \RS_TDP36K_q[0]_input_3_2 ;
    wire \RS_TDP36K_q[0]_input_3_3 ;
    wire \RS_TDP36K_q[0]_input_3_4 ;
    wire \RS_TDP36K_q[0]_input_3_5 ;
    wire \RS_TDP36K_q[0]_input_3_6 ;
    wire \RS_TDP36K_q[0]_input_3_7 ;
    wire \RS_TDP36K_q[0]_input_3_8 ;
    wire \RS_TDP36K_q[0]_input_3_9 ;
    wire \RS_TDP36K_q[0]_input_3_10 ;
    wire \RS_TDP36K_q[0]_input_3_11 ;
    wire \RS_TDP36K_q[0]_input_3_12 ;
    wire \RS_TDP36K_q[0]_input_3_13 ;
    wire \RS_TDP36K_q[0]_input_5_0 ;
    wire \RS_TDP36K_q[0]_input_11_8 ;
    wire \RS_TDP36K_q[0]_input_11_9 ;
    wire \RS_TDP36K_q[0]_input_11_10 ;
    wire \RS_TDP36K_q[0]_input_11_11 ;
    wire \RS_TDP36K_q[0]_input_11_12 ;
    wire \RS_TDP36K_q[0]_input_11_13 ;
    wire \RS_TDP36K_q[0]_input_11_14 ;
    wire \RS_TDP36K_q[0]_input_11_15 ;
    wire \RS_TDP36K_q[0]_input_11_16 ;
    wire \RS_TDP36K_q[0]_input_11_17 ;
    wire \RS_TDP36K_q[0]_input_12_0 ;
    wire \RS_TDP36K_q[0]_input_12_1 ;
    wire \RS_TDP36K_q[0]_input_12_2 ;
    wire \RS_TDP36K_q[0]_input_12_3 ;
    wire \RS_TDP36K_q[0]_input_12_4 ;
    wire \RS_TDP36K_q[0]_input_12_5 ;
    wire \RS_TDP36K_q[0]_input_12_6 ;
    wire \RS_TDP36K_q[0]_input_12_7 ;
    wire \RS_TDP36K_q[0]_input_12_8 ;
    wire \RS_TDP36K_q[0]_input_12_9 ;
    wire \RS_TDP36K_q[0]_input_12_10 ;
    wire \RS_TDP36K_q[0]_input_12_11 ;
    wire \RS_TDP36K_q[0]_input_12_12 ;
    wire \RS_TDP36K_q[0]_input_12_13 ;
    wire \RS_TDP36K_q[0]_input_12_14 ;
    wire \RS_TDP36K_q[0]_input_12_15 ;
    wire \RS_TDP36K_q[0]_input_12_16 ;
    wire \RS_TDP36K_q[0]_input_12_17 ;
    wire \RS_TDP36K_q[0]_input_14_0 ;
    wire \RS_TDP36K_q[0]_input_14_1 ;
    wire \RS_TDP36K_q[0]_input_14_2 ;
    wire \RS_TDP36K_q[0]_input_14_3 ;
    wire \RS_TDP36K_q[0]_input_14_4 ;
    wire \RS_TDP36K_q[0]_input_14_5 ;
    wire \RS_TDP36K_q[0]_input_14_6 ;
    wire \RS_TDP36K_q[0]_input_14_7 ;
    wire \RS_TDP36K_q[0]_input_14_8 ;
    wire \RS_TDP36K_q[0]_input_14_9 ;
    wire \RS_TDP36K_q[0]_input_14_10 ;
    wire \RS_TDP36K_q[0]_input_14_11 ;
    wire \RS_TDP36K_q[0]_input_14_12 ;
    wire \RS_TDP36K_q[0]_input_14_13 ;
    wire \RS_TDP36K_q[0]_input_18_0 ;
    wire \RS_TDP36K_q[0]_input_20_0 ;
    wire \RS_TDP36K_q[0]_input_20_1 ;
    wire \RS_TDP36K_q[0]_clock_1_0 ;
    wire \RS_TDP36K_q[0]_clock_3_0 ;

    //IO assignments
    assign \q[7]  = \q[7]_input_0_0 ;
    assign \q[6]  = \q[6]_input_0_0 ;
    assign \q[5]  = \q[5]_input_0_0 ;
    assign \q[4]  = \q[4]_input_0_0 ;
    assign \q[3]  = \q[3]_input_0_0 ;
    assign \q[2]  = \q[2]_input_0_0 ;
    assign \q[1]  = \q[1]_input_0_0 ;
    assign \q[0]  = \q[0]_input_0_0 ;
    assign \we_output_0_0  = \we ;
    assign \clk_output_0_0  = \clk ;
    assign \addr[5]_output_0_0  = \addr[5] ;
    assign \addr[4]_output_0_0  = \addr[4] ;
    assign \addr[3]_output_0_0  = \addr[3] ;
    assign \addr[2]_output_0_0  = \addr[2] ;
    assign \addr[1]_output_0_0  = \addr[1] ;
    assign \addr[0]_output_0_0  = \addr[0] ;
    assign \data[7]_output_0_0  = \data[7] ;
    assign \data[6]_output_0_0  = \data[6] ;
    assign \data[5]_output_0_0  = \data[5] ;
    assign \data[4]_output_0_0  = \data[4] ;
    assign \data[3]_output_0_0  = \data[3] ;
    assign \data[2]_output_0_0  = \data[2] ;
    assign \data[1]_output_0_0  = \data[1] ;
    assign \data[0]_output_0_0  = \data[0] ;

    //Interconnect
    fpga_interconnect \routing_segment_we_output_0_0_to_RS_TDP36K_q[0]_input_17_0  (
        .datain(\we_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_17_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_RS_TDP36K_q[0]_input_19_0  (
        .datain(\we_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_19_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_RS_TDP36K_q[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_RS_TDP36K_q[0]_clock_2_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_addr[5]_output_0_0_to_RS_TDP36K_q[0]_input_2_8  (
        .datain(\addr[5]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_8 )
    );

    fpga_interconnect \routing_segment_addr[5]_output_0_0_to_RS_TDP36K_q[0]_input_13_8  (
        .datain(\addr[5]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_8 )
    );

    fpga_interconnect \routing_segment_addr[4]_output_0_0_to_RS_TDP36K_q[0]_input_2_7  (
        .datain(\addr[4]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_7 )
    );

    fpga_interconnect \routing_segment_addr[4]_output_0_0_to_RS_TDP36K_q[0]_input_13_7  (
        .datain(\addr[4]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_7 )
    );

    fpga_interconnect \routing_segment_addr[3]_output_0_0_to_RS_TDP36K_q[0]_input_2_6  (
        .datain(\addr[3]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_6 )
    );

    fpga_interconnect \routing_segment_addr[3]_output_0_0_to_RS_TDP36K_q[0]_input_13_6  (
        .datain(\addr[3]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_6 )
    );

    fpga_interconnect \routing_segment_addr[2]_output_0_0_to_RS_TDP36K_q[0]_input_2_5  (
        .datain(\addr[2]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_5 )
    );

    fpga_interconnect \routing_segment_addr[2]_output_0_0_to_RS_TDP36K_q[0]_input_13_5  (
        .datain(\addr[2]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_5 )
    );

    fpga_interconnect \routing_segment_addr[1]_output_0_0_to_RS_TDP36K_q[0]_input_2_4  (
        .datain(\addr[1]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_4 )
    );

    fpga_interconnect \routing_segment_addr[1]_output_0_0_to_RS_TDP36K_q[0]_input_13_4  (
        .datain(\addr[1]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_4 )
    );

    fpga_interconnect \routing_segment_addr[0]_output_0_0_to_RS_TDP36K_q[0]_input_2_3  (
        .datain(\addr[0]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_3 )
    );

    fpga_interconnect \routing_segment_addr[0]_output_0_0_to_RS_TDP36K_q[0]_input_13_3  (
        .datain(\addr[0]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_3 )
    );

    fpga_interconnect \routing_segment_data[7]_output_0_0_to_RS_TDP36K_q[0]_input_11_7  (
        .datain(\data[7]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_7 )
    );

    fpga_interconnect \routing_segment_data[6]_output_0_0_to_RS_TDP36K_q[0]_input_11_6  (
        .datain(\data[6]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_6 )
    );

    fpga_interconnect \routing_segment_data[5]_output_0_0_to_RS_TDP36K_q[0]_input_11_5  (
        .datain(\data[5]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_5 )
    );

    fpga_interconnect \routing_segment_data[4]_output_0_0_to_RS_TDP36K_q[0]_input_11_4  (
        .datain(\data[4]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_4 )
    );

    fpga_interconnect \routing_segment_data[3]_output_0_0_to_RS_TDP36K_q[0]_input_11_3  (
        .datain(\data[3]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_3 )
    );

    fpga_interconnect \routing_segment_data[2]_output_0_0_to_RS_TDP36K_q[0]_input_11_2  (
        .datain(\data[2]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_2 )
    );

    fpga_interconnect \routing_segment_data[1]_output_0_0_to_RS_TDP36K_q[0]_input_11_1  (
        .datain(\data[1]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_1 )
    );

    fpga_interconnect \routing_segment_data[0]_output_0_0_to_RS_TDP36K_q[0]_input_11_0  (
        .datain(\data[0]_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_q[0]_output_0_7_to_q[7]_input_0_0  (
        .datain(\RS_TDP36K_q[0]_output_0_7 ),
        .dataout(\q[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_q[0]_output_0_6_to_q[6]_input_0_0  (
        .datain(\RS_TDP36K_q[0]_output_0_6 ),
        .dataout(\q[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_q[0]_output_0_5_to_q[5]_input_0_0  (
        .datain(\RS_TDP36K_q[0]_output_0_5 ),
        .dataout(\q[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_q[0]_output_0_4_to_q[4]_input_0_0  (
        .datain(\RS_TDP36K_q[0]_output_0_4 ),
        .dataout(\q[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_q[0]_output_0_3_to_q[3]_input_0_0  (
        .datain(\RS_TDP36K_q[0]_output_0_3 ),
        .dataout(\q[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_q[0]_output_0_2_to_q[2]_input_0_0  (
        .datain(\RS_TDP36K_q[0]_output_0_2 ),
        .dataout(\q[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_q[0]_output_0_1_to_q[1]_input_0_0  (
        .datain(\RS_TDP36K_q[0]_output_0_1 ),
        .dataout(\q[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_q[0]_output_0_0_to_q[0]_input_0_0  (
        .datain(\RS_TDP36K_q[0]_output_0_0 ),
        .dataout(\q[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_5  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_6  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_7  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_8  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_9  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_10  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_11  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_12  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_15  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_16  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_0_17  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_5  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_6  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_7  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_8  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_9  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_10  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_11  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_12  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_15  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_16  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_1_17  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_9  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_9 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_10  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_10 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_11  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_11 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_12  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_12 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_2_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_2_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_6_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_6_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_7_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_7_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_8_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_8_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_10_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_10_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_9  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_9 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_10  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_10 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_11  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_11 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_12  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_12 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_13_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_13_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_15_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_16_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_16_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_19_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_19_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_q[0]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_q[0]_input_4_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_3_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_3_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_5_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_11_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_11_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_12_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_12_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_14_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_14_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_18_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_18_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_20_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_input_20_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_input_20_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_clock_1_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_q[0]_clock_3_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_q[0]_clock_3_0 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;
    wire \__vpr__unconn4 ;
    wire \__vpr__unconn5 ;
    wire \__vpr__unconn6 ;
    wire \__vpr__unconn7 ;
    wire \__vpr__unconn8 ;
    wire \__vpr__unconn9 ;

    //Cell instances
    RS_TDP36K #(
        .MODE_BITS(81'b100000001010000000010100000001001001001000000000101000000000101000000010010010010)
    ) \RS_TDP36K_q[0]  (
        .ADDR_A1({
            \RS_TDP36K_q[0]_input_2_14 ,
            \RS_TDP36K_q[0]_input_2_13 ,
            \RS_TDP36K_q[0]_input_2_12 ,
            \RS_TDP36K_q[0]_input_2_11 ,
            \RS_TDP36K_q[0]_input_2_10 ,
            \RS_TDP36K_q[0]_input_2_9 ,
            \RS_TDP36K_q[0]_input_2_8 ,
            \RS_TDP36K_q[0]_input_2_7 ,
            \RS_TDP36K_q[0]_input_2_6 ,
            \RS_TDP36K_q[0]_input_2_5 ,
            \RS_TDP36K_q[0]_input_2_4 ,
            \RS_TDP36K_q[0]_input_2_3 ,
            \RS_TDP36K_q[0]_input_2_2 ,
            \RS_TDP36K_q[0]_input_2_1 ,
            \RS_TDP36K_q[0]_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_q[0]_input_3_13 ,
            \RS_TDP36K_q[0]_input_3_12 ,
            \RS_TDP36K_q[0]_input_3_11 ,
            \RS_TDP36K_q[0]_input_3_10 ,
            \RS_TDP36K_q[0]_input_3_9 ,
            \RS_TDP36K_q[0]_input_3_8 ,
            \RS_TDP36K_q[0]_input_3_7 ,
            \RS_TDP36K_q[0]_input_3_6 ,
            \RS_TDP36K_q[0]_input_3_5 ,
            \RS_TDP36K_q[0]_input_3_4 ,
            \RS_TDP36K_q[0]_input_3_3 ,
            \RS_TDP36K_q[0]_input_3_2 ,
            \RS_TDP36K_q[0]_input_3_1 ,
            \RS_TDP36K_q[0]_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_q[0]_input_13_14 ,
            \RS_TDP36K_q[0]_input_13_13 ,
            \RS_TDP36K_q[0]_input_13_12 ,
            \RS_TDP36K_q[0]_input_13_11 ,
            \RS_TDP36K_q[0]_input_13_10 ,
            \RS_TDP36K_q[0]_input_13_9 ,
            \RS_TDP36K_q[0]_input_13_8 ,
            \RS_TDP36K_q[0]_input_13_7 ,
            \RS_TDP36K_q[0]_input_13_6 ,
            \RS_TDP36K_q[0]_input_13_5 ,
            \RS_TDP36K_q[0]_input_13_4 ,
            \RS_TDP36K_q[0]_input_13_3 ,
            \RS_TDP36K_q[0]_input_13_2 ,
            \RS_TDP36K_q[0]_input_13_1 ,
            \RS_TDP36K_q[0]_input_13_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_q[0]_input_14_13 ,
            \RS_TDP36K_q[0]_input_14_12 ,
            \RS_TDP36K_q[0]_input_14_11 ,
            \RS_TDP36K_q[0]_input_14_10 ,
            \RS_TDP36K_q[0]_input_14_9 ,
            \RS_TDP36K_q[0]_input_14_8 ,
            \RS_TDP36K_q[0]_input_14_7 ,
            \RS_TDP36K_q[0]_input_14_6 ,
            \RS_TDP36K_q[0]_input_14_5 ,
            \RS_TDP36K_q[0]_input_14_4 ,
            \RS_TDP36K_q[0]_input_14_3 ,
            \RS_TDP36K_q[0]_input_14_2 ,
            \RS_TDP36K_q[0]_input_14_1 ,
            \RS_TDP36K_q[0]_input_14_0 
         }),
        .BE_A1({
            \RS_TDP36K_q[0]_input_8_1 ,
            \RS_TDP36K_q[0]_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_q[0]_input_9_1 ,
            \RS_TDP36K_q[0]_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_q[0]_input_19_1 ,
            \RS_TDP36K_q[0]_input_19_0 
         }),
        .BE_B2({
            \RS_TDP36K_q[0]_input_20_1 ,
            \RS_TDP36K_q[0]_input_20_0 
         }),
        .CLK_A1(\RS_TDP36K_q[0]_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_q[0]_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_q[0]_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_q[0]_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_q[0]_input_10_0 ),
        .FLUSH2(\RS_TDP36K_q[0]_input_21_0 ),
        .REN_A1(\RS_TDP36K_q[0]_input_4_0 ),
        .REN_A2(\RS_TDP36K_q[0]_input_5_0 ),
        .REN_B1(\RS_TDP36K_q[0]_input_15_0 ),
        .REN_B2(\RS_TDP36K_q[0]_input_16_0 ),
        .WDATA_A1({
            \RS_TDP36K_q[0]_input_0_17 ,
            \RS_TDP36K_q[0]_input_0_16 ,
            \RS_TDP36K_q[0]_input_0_15 ,
            \RS_TDP36K_q[0]_input_0_14 ,
            \RS_TDP36K_q[0]_input_0_13 ,
            \RS_TDP36K_q[0]_input_0_12 ,
            \RS_TDP36K_q[0]_input_0_11 ,
            \RS_TDP36K_q[0]_input_0_10 ,
            \RS_TDP36K_q[0]_input_0_9 ,
            \RS_TDP36K_q[0]_input_0_8 ,
            \RS_TDP36K_q[0]_input_0_7 ,
            \RS_TDP36K_q[0]_input_0_6 ,
            \RS_TDP36K_q[0]_input_0_5 ,
            \RS_TDP36K_q[0]_input_0_4 ,
            \RS_TDP36K_q[0]_input_0_3 ,
            \RS_TDP36K_q[0]_input_0_2 ,
            \RS_TDP36K_q[0]_input_0_1 ,
            \RS_TDP36K_q[0]_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_q[0]_input_1_17 ,
            \RS_TDP36K_q[0]_input_1_16 ,
            \RS_TDP36K_q[0]_input_1_15 ,
            \RS_TDP36K_q[0]_input_1_14 ,
            \RS_TDP36K_q[0]_input_1_13 ,
            \RS_TDP36K_q[0]_input_1_12 ,
            \RS_TDP36K_q[0]_input_1_11 ,
            \RS_TDP36K_q[0]_input_1_10 ,
            \RS_TDP36K_q[0]_input_1_9 ,
            \RS_TDP36K_q[0]_input_1_8 ,
            \RS_TDP36K_q[0]_input_1_7 ,
            \RS_TDP36K_q[0]_input_1_6 ,
            \RS_TDP36K_q[0]_input_1_5 ,
            \RS_TDP36K_q[0]_input_1_4 ,
            \RS_TDP36K_q[0]_input_1_3 ,
            \RS_TDP36K_q[0]_input_1_2 ,
            \RS_TDP36K_q[0]_input_1_1 ,
            \RS_TDP36K_q[0]_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_q[0]_input_11_17 ,
            \RS_TDP36K_q[0]_input_11_16 ,
            \RS_TDP36K_q[0]_input_11_15 ,
            \RS_TDP36K_q[0]_input_11_14 ,
            \RS_TDP36K_q[0]_input_11_13 ,
            \RS_TDP36K_q[0]_input_11_12 ,
            \RS_TDP36K_q[0]_input_11_11 ,
            \RS_TDP36K_q[0]_input_11_10 ,
            \RS_TDP36K_q[0]_input_11_9 ,
            \RS_TDP36K_q[0]_input_11_8 ,
            \RS_TDP36K_q[0]_input_11_7 ,
            \RS_TDP36K_q[0]_input_11_6 ,
            \RS_TDP36K_q[0]_input_11_5 ,
            \RS_TDP36K_q[0]_input_11_4 ,
            \RS_TDP36K_q[0]_input_11_3 ,
            \RS_TDP36K_q[0]_input_11_2 ,
            \RS_TDP36K_q[0]_input_11_1 ,
            \RS_TDP36K_q[0]_input_11_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_q[0]_input_12_17 ,
            \RS_TDP36K_q[0]_input_12_16 ,
            \RS_TDP36K_q[0]_input_12_15 ,
            \RS_TDP36K_q[0]_input_12_14 ,
            \RS_TDP36K_q[0]_input_12_13 ,
            \RS_TDP36K_q[0]_input_12_12 ,
            \RS_TDP36K_q[0]_input_12_11 ,
            \RS_TDP36K_q[0]_input_12_10 ,
            \RS_TDP36K_q[0]_input_12_9 ,
            \RS_TDP36K_q[0]_input_12_8 ,
            \RS_TDP36K_q[0]_input_12_7 ,
            \RS_TDP36K_q[0]_input_12_6 ,
            \RS_TDP36K_q[0]_input_12_5 ,
            \RS_TDP36K_q[0]_input_12_4 ,
            \RS_TDP36K_q[0]_input_12_3 ,
            \RS_TDP36K_q[0]_input_12_2 ,
            \RS_TDP36K_q[0]_input_12_1 ,
            \RS_TDP36K_q[0]_input_12_0 
         }),
        .WEN_A1(\RS_TDP36K_q[0]_input_6_0 ),
        .WEN_A2(\RS_TDP36K_q[0]_input_7_0 ),
        .WEN_B1(\RS_TDP36K_q[0]_input_17_0 ),
        .WEN_B2(\RS_TDP36K_q[0]_input_18_0 ),
        .RDATA_A1({
            __vpr__unconn0,
            __vpr__unconn1,
            __vpr__unconn2,
            __vpr__unconn3,
            __vpr__unconn4,
            __vpr__unconn5,
            __vpr__unconn6,
            __vpr__unconn7,
            __vpr__unconn8,
            __vpr__unconn9,
            \RS_TDP36K_q[0]_output_0_7 ,
            \RS_TDP36K_q[0]_output_0_6 ,
            \RS_TDP36K_q[0]_output_0_5 ,
            \RS_TDP36K_q[0]_output_0_4 ,
            \RS_TDP36K_q[0]_output_0_3 ,
            \RS_TDP36K_q[0]_output_0_2 ,
            \RS_TDP36K_q[0]_output_0_1 ,
            \RS_TDP36K_q[0]_output_0_0 
         }),
        .RDATA_A2(),
        .RDATA_B1(),
        .RDATA_B2()
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$undef  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut_$undef_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut_$true_output_0_0 )
    );


endmodule
