package dev.zieger.utils.statemachine.dsl

import dev.zieger.utils.statemachine.IMachineExProcessor

interface MachineDslRoot {

    val processor: IMachineExProcessor
}

