/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_RXE0_MASKS_H_
#define ASIC_REG_NIC0_RXE0_MASKS_H_

/*****************************************
 *   NIC0_RXE0
 *   (Prototype: NIC_RXE)
 *****************************************
 */

/* NIC0_RXE0_CONTROL */
#define NIC0_RXE0_CONTROL_SCATTER_BARRIER_SHIFT 0
#define NIC0_RXE0_CONTROL_SCATTER_BARRIER_MASK 0x1
#define NIC0_RXE0_CONTROL_IGNORE_RNR_NAK_SHIFT 1
#define NIC0_RXE0_CONTROL_IGNORE_RNR_NAK_MASK 0x2
#define NIC0_RXE0_CONTROL_SOB_CQ_MUTEX_SHIFT 2
#define NIC0_RXE0_CONTROL_SOB_CQ_MUTEX_MASK 0x4
#define NIC0_RXE0_CONTROL_SPARE0_SHIFT 3
#define NIC0_RXE0_CONTROL_SPARE0_MASK 0xFFF8
#define NIC0_RXE0_CONTROL_SPARE1_SHIFT 16
#define NIC0_RXE0_CONTROL_SPARE1_MASK 0xFFFF0000

/* NIC0_RXE0_SCATTER_CFG */
#define NIC0_RXE0_SCATTER_CFG_FORCE_SOB_DATA_SHIFT 0
#define NIC0_RXE0_SCATTER_CFG_FORCE_SOB_DATA_MASK 0x1
#define NIC0_RXE0_SCATTER_CFG_SOB_ADDR_MSB_SHIFT 1
#define NIC0_RXE0_SCATTER_CFG_SOB_ADDR_MSB_MASK 0x2
#define NIC0_RXE0_SCATTER_CFG_REDUC_OP_NEW_DST_SHIFT 2
#define NIC0_RXE0_SCATTER_CFG_REDUC_OP_NEW_DST_MASK 0x4
#define NIC0_RXE0_SCATTER_CFG_RETH_VA_MSB_SHIFT 3
#define NIC0_RXE0_SCATTER_CFG_RETH_VA_MSB_MASK 0x1FFF8

/* NIC0_RXE0_SCATTER_CQ_ADDR */
#define NIC0_RXE0_SCATTER_CQ_ADDR_VAL_SHIFT 0
#define NIC0_RXE0_SCATTER_CQ_ADDR_VAL_MASK 0x3FFFFFF

/* NIC0_RXE0_RAW_QPN_P0 */
#define NIC0_RXE0_RAW_QPN_P0_RAW_QPN_P0_SHIFT 0
#define NIC0_RXE0_RAW_QPN_P0_RAW_QPN_P0_MASK 0xFFFFFF

/* NIC0_RXE0_RAW_QPN_P1 */
#define NIC0_RXE0_RAW_QPN_P1_RAW_QPN_P1_SHIFT 0
#define NIC0_RXE0_RAW_QPN_P1_RAW_QPN_P1_MASK 0xFFFFFF

/* NIC0_RXE0_RAW_QPN_P2 */
#define NIC0_RXE0_RAW_QPN_P2_RAW_QPN_P2_SHIFT 0
#define NIC0_RXE0_RAW_QPN_P2_RAW_QPN_P2_MASK 0xFFFFFF

/* NIC0_RXE0_RAW_QPN_P3 */
#define NIC0_RXE0_RAW_QPN_P3_RAW_QPN_P3_SHIFT 0
#define NIC0_RXE0_RAW_QPN_P3_RAW_QPN_P3_MASK 0xFFFFFF

/* NIC0_RXE0_RXE_CHECKS */
#define NIC0_RXE0_RXE_CHECKS_QP_INVALID_EN_SHIFT 0
#define NIC0_RXE0_RXE_CHECKS_QP_INVALID_EN_MASK 0x1
#define NIC0_RXE0_RXE_CHECKS_TS_MISMATCH_EN_SHIFT 1
#define NIC0_RXE0_RXE_CHECKS_TS_MISMATCH_EN_MASK 0x2
#define NIC0_RXE0_RXE_CHECKS_REQ_CS_INVALID_EN_SHIFT 2
#define NIC0_RXE0_RXE_CHECKS_REQ_CS_INVALID_EN_MASK 0x4
#define NIC0_RXE0_RXE_CHECKS_RES_CS_INVALID_EN_SHIFT 3
#define NIC0_RXE0_RXE_CHECKS_RES_CS_INVALID_EN_MASK 0x8
#define NIC0_RXE0_RXE_CHECKS_REQ_PSN_INVALID_EN_SHIFT 4
#define NIC0_RXE0_RXE_CHECKS_REQ_PSN_INVALID_EN_MASK 0x10
#define NIC0_RXE0_RXE_CHECKS_REQ_PSN_UNSENT_EN_SHIFT 5
#define NIC0_RXE0_RXE_CHECKS_REQ_PSN_UNSENT_EN_MASK 0x20
#define NIC0_RXE0_RXE_CHECKS_RES_RKEY_INVALID_EN_SHIFT 6
#define NIC0_RXE0_RXE_CHECKS_RES_RKEY_INVALID_EN_MASK 0x40
#define NIC0_RXE0_RXE_CHECKS_RES_RESYNC_INVALID_EN_SHIFT 7
#define NIC0_RXE0_RXE_CHECKS_RES_RESYNC_INVALID_EN_MASK 0x80
#define NIC0_RXE0_RXE_CHECKS_PKT_BAD_FORMAT_EN_SHIFT 8
#define NIC0_RXE0_RXE_CHECKS_PKT_BAD_FORMAT_EN_MASK 0x100
#define NIC0_RXE0_RXE_CHECKS_INV_OPCODE_EN_SHIFT 9
#define NIC0_RXE0_RXE_CHECKS_INV_OPCODE_EN_MASK 0x200
#define NIC0_RXE0_RXE_CHECKS_INV_SYNDROME_EN_SHIFT 10
#define NIC0_RXE0_RXE_CHECKS_INV_SYNDROME_EN_MASK 0x400
#define NIC0_RXE0_RXE_CHECKS_INV_MIN_PKT_SIZE_RC_EN_SHIFT 11
#define NIC0_RXE0_RXE_CHECKS_INV_MIN_PKT_SIZE_RC_EN_MASK 0x800
#define NIC0_RXE0_RXE_CHECKS_INV_MAX_PKT_SIZE_RC_EN_SHIFT 12
#define NIC0_RXE0_RXE_CHECKS_INV_MAX_PKT_SIZE_RC_EN_MASK 0x1000
#define NIC0_RXE0_RXE_CHECKS_INV_MIN_PKT_SIZE_RAW_EN_SHIFT 13
#define NIC0_RXE0_RXE_CHECKS_INV_MIN_PKT_SIZE_RAW_EN_MASK 0x2000
#define NIC0_RXE0_RXE_CHECKS_INV_MAX_PKT_SIZE_RAW_EN_SHIFT 14
#define NIC0_RXE0_RXE_CHECKS_INV_MAX_PKT_SIZE_RAW_EN_MASK 0x4000
#define NIC0_RXE0_RXE_CHECKS_TUNNEL_INV_EN_SHIFT 15
#define NIC0_RXE0_RXE_CHECKS_TUNNEL_INV_EN_MASK 0x8000
#define NIC0_RXE0_RXE_CHECKS_WQE_IDX_MISMATCH_EN_SHIFT 16
#define NIC0_RXE0_RXE_CHECKS_WQE_IDX_MISMATCH_EN_MASK 0x10000
#define NIC0_RXE0_RXE_CHECKS_WQ_WR_OPCODE_INV_EN_SHIFT 17
#define NIC0_RXE0_RXE_CHECKS_WQ_WR_OPCODE_INV_EN_MASK 0x20000
#define NIC0_RXE0_RXE_CHECKS_WQ_RDV_OPCODE_INV_EN_SHIFT 18
#define NIC0_RXE0_RXE_CHECKS_WQ_RDV_OPCODE_INV_EN_MASK 0x40000
#define NIC0_RXE0_RXE_CHECKS_WQ_RD_OPCODE_INV_EN_SHIFT 19
#define NIC0_RXE0_RXE_CHECKS_WQ_RD_OPCODE_INV_EN_MASK 0x80000
#define NIC0_RXE0_RXE_CHECKS_WQE_WR_ZERO_EN_SHIFT 20
#define NIC0_RXE0_RXE_CHECKS_WQE_WR_ZERO_EN_MASK 0x100000
#define NIC0_RXE0_RXE_CHECKS_WQE_MULTI_ZERO_EN_SHIFT 21
#define NIC0_RXE0_RXE_CHECKS_WQE_MULTI_ZERO_EN_MASK 0x200000
#define NIC0_RXE0_RXE_CHECKS_WQE_WR_SEND_BIG_EN_SHIFT 22
#define NIC0_RXE0_RXE_CHECKS_WQE_WR_SEND_BIG_EN_MASK 0x400000
#define NIC0_RXE0_RXE_CHECKS_WQE_MULTI_BIG_EN_SHIFT 23
#define NIC0_RXE0_RXE_CHECKS_WQE_MULTI_BIG_EN_MASK 0x800000

/* NIC0_RXE0_PKT_DROP */
#define NIC0_RXE0_PKT_DROP_ERR_QP_INVALID_SHIFT 0
#define NIC0_RXE0_PKT_DROP_ERR_QP_INVALID_MASK 0x1
#define NIC0_RXE0_PKT_DROP_ERR_TS_MISMATCH_SHIFT 1
#define NIC0_RXE0_PKT_DROP_ERR_TS_MISMATCH_MASK 0x2
#define NIC0_RXE0_PKT_DROP_ERR_REQ_CS_INVALID_SHIFT 2
#define NIC0_RXE0_PKT_DROP_ERR_REQ_CS_INVALID_MASK 0x4
#define NIC0_RXE0_PKT_DROP_ERR_RES_CS_INVALID_SHIFT 3
#define NIC0_RXE0_PKT_DROP_ERR_RES_CS_INVALID_MASK 0x8
#define NIC0_RXE0_PKT_DROP_ERR_REQ_PSN_INVALID_SHIFT 4
#define NIC0_RXE0_PKT_DROP_ERR_REQ_PSN_INVALID_MASK 0x10
#define NIC0_RXE0_PKT_DROP_ERR_REQ_PSN_UNSENT_SHIFT 5
#define NIC0_RXE0_PKT_DROP_ERR_REQ_PSN_UNSENT_MASK 0x20
#define NIC0_RXE0_PKT_DROP_ERR_RES_RKEY_INVALID_SHIFT 6
#define NIC0_RXE0_PKT_DROP_ERR_RES_RKEY_INVALID_MASK 0x40
#define NIC0_RXE0_PKT_DROP_ERR_RES_RESYNC_INVALID_SHIFT 7
#define NIC0_RXE0_PKT_DROP_ERR_RES_RESYNC_INVALID_MASK 0x80
#define NIC0_RXE0_PKT_DROP_ERR_PKT_BAD_FORMAT_SHIFT 8
#define NIC0_RXE0_PKT_DROP_ERR_PKT_BAD_FORMAT_MASK 0x100
#define NIC0_RXE0_PKT_DROP_ERR_INV_OPCODE_SHIFT 9
#define NIC0_RXE0_PKT_DROP_ERR_INV_OPCODE_MASK 0x200
#define NIC0_RXE0_PKT_DROP_ERR_INV_SYNDROME_SHIFT 10
#define NIC0_RXE0_PKT_DROP_ERR_INV_SYNDROME_MASK 0x400
#define NIC0_RXE0_PKT_DROP_ERR_INV_MIN_PKT_SIZE_RC_SHIFT 11
#define NIC0_RXE0_PKT_DROP_ERR_INV_MIN_PKT_SIZE_RC_MASK 0x800
#define NIC0_RXE0_PKT_DROP_ERR_INV_MAX_PKT_SIZE_RC_SHIFT 12
#define NIC0_RXE0_PKT_DROP_ERR_INV_MAX_PKT_SIZE_RC_MASK 0x1000
#define NIC0_RXE0_PKT_DROP_ERR_INV_MIN_PKT_SIZE_RAW_SHIFT 13
#define NIC0_RXE0_PKT_DROP_ERR_INV_MIN_PKT_SIZE_RAW_MASK 0x2000
#define NIC0_RXE0_PKT_DROP_ERR_INV_MAX_PKT_SIZE_RAW_SHIFT 14
#define NIC0_RXE0_PKT_DROP_ERR_INV_MAX_PKT_SIZE_RAW_MASK 0x4000
#define NIC0_RXE0_PKT_DROP_ERR_TUNNEL_INV_SHIFT 15
#define NIC0_RXE0_PKT_DROP_ERR_TUNNEL_INV_MASK 0x8000
#define NIC0_RXE0_PKT_DROP_ERR_WQE_IDX_MISMATCH_SHIFT 16
#define NIC0_RXE0_PKT_DROP_ERR_WQE_IDX_MISMATCH_MASK 0x10000
#define NIC0_RXE0_PKT_DROP_ERR_WQ_WR_OPCODE_INV_SHIFT 17
#define NIC0_RXE0_PKT_DROP_ERR_WQ_WR_OPCODE_INV_MASK 0x20000
#define NIC0_RXE0_PKT_DROP_ERR_WQ_RDV_OPCODE_INV_SHIFT 18
#define NIC0_RXE0_PKT_DROP_ERR_WQ_RDV_OPCODE_INV_MASK 0x40000
#define NIC0_RXE0_PKT_DROP_ERR_WQ_RD_OPCODE_INV_SHIFT 19
#define NIC0_RXE0_PKT_DROP_ERR_WQ_RD_OPCODE_INV_MASK 0x80000
#define NIC0_RXE0_PKT_DROP_ERR_WQE_WR_ZERO_SHIFT 20
#define NIC0_RXE0_PKT_DROP_ERR_WQE_WR_ZERO_MASK 0x100000
#define NIC0_RXE0_PKT_DROP_ERR_WQE_MULTI_ZERO_SHIFT 21
#define NIC0_RXE0_PKT_DROP_ERR_WQE_MULTI_ZERO_MASK 0x200000
#define NIC0_RXE0_PKT_DROP_ERR_WQE_WR_SEND_BIG_SHIFT 22
#define NIC0_RXE0_PKT_DROP_ERR_WQE_WR_SEND_BIG_MASK 0x400000
#define NIC0_RXE0_PKT_DROP_ERR_WQE_MULTI_BIG_SHIFT 23
#define NIC0_RXE0_PKT_DROP_ERR_WQE_MULTI_BIG_MASK 0x800000

/* NIC0_RXE0_PKT_SIZE_CHECK_RC */
#define NIC0_RXE0_PKT_SIZE_CHECK_RC_MIN_SHIFT 0
#define NIC0_RXE0_PKT_SIZE_CHECK_RC_MIN_MASK 0xFFFF
#define NIC0_RXE0_PKT_SIZE_CHECK_RC_MAX_SHIFT 16
#define NIC0_RXE0_PKT_SIZE_CHECK_RC_MAX_MASK 0xFFFF0000

/* NIC0_RXE0_PKT_SIZE_CHECK_RAW */
#define NIC0_RXE0_PKT_SIZE_CHECK_RAW_MIN_SHIFT 0
#define NIC0_RXE0_PKT_SIZE_CHECK_RAW_MIN_MASK 0xFFFF

/* NIC0_RXE0_ARUSER_MMU_BP */
#define NIC0_RXE0_ARUSER_MMU_BP_VAL_SHIFT 0
#define NIC0_RXE0_ARUSER_MMU_BP_VAL_MASK 0xF

/* NIC0_RXE0_AWUSER_LBW */
#define NIC0_RXE0_AWUSER_LBW_AWUSER_LBW_SHIFT 0
#define NIC0_RXE0_AWUSER_LBW_AWUSER_LBW_MASK 0xFFFFFFFF

/* NIC0_RXE0_ARPROT_HBW */
#define NIC0_RXE0_ARPROT_HBW_ARPROT_HBW_UNSECURED_SHIFT 0
#define NIC0_RXE0_ARPROT_HBW_ARPROT_HBW_UNSECURED_MASK 0x7
#define NIC0_RXE0_ARPROT_HBW_ARPROT_HBW_SECURED_SHIFT 4
#define NIC0_RXE0_ARPROT_HBW_ARPROT_HBW_SECURED_MASK 0x70
#define NIC0_RXE0_ARPROT_HBW_ARPROT_HBW_PRIVILEGED_SHIFT 8
#define NIC0_RXE0_ARPROT_HBW_ARPROT_HBW_PRIVILEGED_MASK 0x700

/* NIC0_RXE0_AWPROT_LBW */
#define NIC0_RXE0_AWPROT_LBW_AWPROT_LBW_UNSECURED_SHIFT 0
#define NIC0_RXE0_AWPROT_LBW_AWPROT_LBW_UNSECURED_MASK 0x7
#define NIC0_RXE0_AWPROT_LBW_AWPROT_LBW_SECURED_SHIFT 4
#define NIC0_RXE0_AWPROT_LBW_AWPROT_LBW_SECURED_MASK 0x70
#define NIC0_RXE0_AWPROT_LBW_AWPROT_LBW_PRIVILEGED_SHIFT 8
#define NIC0_RXE0_AWPROT_LBW_AWPROT_LBW_PRIVILEGED_MASK 0x700

/* NIC0_RXE0_WIN0_WQ_BASE_LO */
#define NIC0_RXE0_WIN0_WQ_BASE_LO_WQ_BASE_ADDR_LO_SHIFT 0
#define NIC0_RXE0_WIN0_WQ_BASE_LO_WQ_BASE_ADDR_LO_MASK 0xFFFFFFFF

/* NIC0_RXE0_WIN0_WQ_BASE_HI */
#define NIC0_RXE0_WIN0_WQ_BASE_HI_WQ_BASE_ADDR_HI_SHIFT 0
#define NIC0_RXE0_WIN0_WQ_BASE_HI_WQ_BASE_ADDR_HI_MASK 0xFFFFFFFF

/* NIC0_RXE0_WIN0_WQ_MISC */
#define NIC0_RXE0_WIN0_WQ_MISC_LOG_MAX_WQ_SIZE_SHIFT 0
#define NIC0_RXE0_WIN0_WQ_MISC_LOG_MAX_WQ_SIZE_MASK 0x1F

/* NIC0_RXE0_WIN1_WQ_BASE_LO */
#define NIC0_RXE0_WIN1_WQ_BASE_LO_WQ_BASE_ADDR_LO_SHIFT 0
#define NIC0_RXE0_WIN1_WQ_BASE_LO_WQ_BASE_ADDR_LO_MASK 0xFFFFFFFF

/* NIC0_RXE0_WIN1_WQ_BASE_HI */
#define NIC0_RXE0_WIN1_WQ_BASE_HI_WQ_BASE_ADDR_HI_SHIFT 0
#define NIC0_RXE0_WIN1_WQ_BASE_HI_WQ_BASE_ADDR_HI_MASK 0xFFFFFFFF

/* NIC0_RXE0_WIN1_WQ_MISC */
#define NIC0_RXE0_WIN1_WQ_MISC_LOG_MAX_WQ_SIZE_SHIFT 0
#define NIC0_RXE0_WIN1_WQ_MISC_LOG_MAX_WQ_SIZE_MASK 0x1F

/* NIC0_RXE0_WIN2_WQ_BASE_LO */
#define NIC0_RXE0_WIN2_WQ_BASE_LO_WQ_BASE_ADDR_LO_SHIFT 0
#define NIC0_RXE0_WIN2_WQ_BASE_LO_WQ_BASE_ADDR_LO_MASK 0xFFFFFFFF

/* NIC0_RXE0_WIN2_WQ_BASE_HI */
#define NIC0_RXE0_WIN2_WQ_BASE_HI_WQ_BASE_ADDR_HI_SHIFT 0
#define NIC0_RXE0_WIN2_WQ_BASE_HI_WQ_BASE_ADDR_HI_MASK 0xFFFFFFFF

/* NIC0_RXE0_WIN2_WQ_MISC */
#define NIC0_RXE0_WIN2_WQ_MISC_LOG_MAX_WQ_SIZE_SHIFT 0
#define NIC0_RXE0_WIN2_WQ_MISC_LOG_MAX_WQ_SIZE_MASK 0x1F

/* NIC0_RXE0_WIN3_WQ_BASE_LO */
#define NIC0_RXE0_WIN3_WQ_BASE_LO_WQ_BASE_ADDR_LO_SHIFT 0
#define NIC0_RXE0_WIN3_WQ_BASE_LO_WQ_BASE_ADDR_LO_MASK 0xFFFFFFFF

/* NIC0_RXE0_WIN3_WQ_BASE_HI */
#define NIC0_RXE0_WIN3_WQ_BASE_HI_WQ_BASE_ADDR_HI_SHIFT 0
#define NIC0_RXE0_WIN3_WQ_BASE_HI_WQ_BASE_ADDR_HI_MASK 0xFFFFFFFF

/* NIC0_RXE0_WIN3_WQ_MISC */
#define NIC0_RXE0_WIN3_WQ_MISC_LOG_MAX_WQ_SIZE_SHIFT 0
#define NIC0_RXE0_WIN3_WQ_MISC_LOG_MAX_WQ_SIZE_MASK 0x1F

/* NIC0_RXE0_CG */
#define NIC0_RXE0_CG_DISABLE_SHIFT 0
#define NIC0_RXE0_CG_DISABLE_MASK 0x1
#define NIC0_RXE0_CG_GATED_CLK_ACTIVE_SHIFT 1
#define NIC0_RXE0_CG_GATED_CLK_ACTIVE_MASK 0x2

/* NIC0_RXE0_CG_TIMER */
#define NIC0_RXE0_CG_TIMER_VAL_SHIFT 0
#define NIC0_RXE0_CG_TIMER_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_WQE_WQ_WR_OP_DISABLE */
#define NIC0_RXE0_WQE_WQ_WR_OP_DISABLE_VAL_SHIFT 0
#define NIC0_RXE0_WQE_WQ_WR_OP_DISABLE_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_WQE_WQ_RDV_OP_DISABLE */
#define NIC0_RXE0_WQE_WQ_RDV_OP_DISABLE_VAL_SHIFT 0
#define NIC0_RXE0_WQE_WQ_RDV_OP_DISABLE_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_WQE_WQ_RD_OP_DISABLE */
#define NIC0_RXE0_WQE_WQ_RD_OP_DISABLE_VAL_SHIFT 0
#define NIC0_RXE0_WQE_WQ_RD_OP_DISABLE_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_WQE_MAX_WRITE_SEND_SIZE */
#define NIC0_RXE0_WQE_MAX_WRITE_SEND_SIZE_VAL_SHIFT 0
#define NIC0_RXE0_WQE_MAX_WRITE_SEND_SIZE_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_WQE_MAX_MULTI_STRIDE_SIZE */
#define NIC0_RXE0_WQE_MAX_MULTI_STRIDE_SIZE_VAL_SHIFT 0
#define NIC0_RXE0_WQE_MAX_MULTI_STRIDE_SIZE_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_CACHE_CFG */
#define NIC0_RXE0_CACHE_CFG_STOP_SHIFT 0
#define NIC0_RXE0_CACHE_CFG_STOP_MASK 0x1
#define NIC0_RXE0_CACHE_CFG_FORCE_BYPASS_SHIFT 1
#define NIC0_RXE0_CACHE_CFG_FORCE_BYPASS_MASK 0x2
#define NIC0_RXE0_CACHE_CFG_INVALIDATION_SHIFT 2
#define NIC0_RXE0_CACHE_CFG_INVALIDATION_MASK 0x4
#define NIC0_RXE0_CACHE_CFG_RELEASE_INVALIDATE_SHIFT 3
#define NIC0_RXE0_CACHE_CFG_RELEASE_INVALIDATE_MASK 0x8
#define NIC0_RXE0_CACHE_CFG_INVALIDATE_WRITEBACK_SHIFT 4
#define NIC0_RXE0_CACHE_CFG_INVALIDATE_WRITEBACK_MASK 0x10
#define NIC0_RXE0_CACHE_CFG_PLRU_EVICT_SHIFT 5
#define NIC0_RXE0_CACHE_CFG_PLRU_EVICT_MASK 0x20
#define NIC0_RXE0_CACHE_CFG_LOCK_SLICE_DIS_SHIFT 6
#define NIC0_RXE0_CACHE_CFG_LOCK_SLICE_DIS_MASK 0x40

/* NIC0_RXE0_CACHE_INFO */
#define NIC0_RXE0_CACHE_INFO_INVALIDATION_DONE_SHIFT 0
#define NIC0_RXE0_CACHE_INFO_INVALIDATION_DONE_MASK 0x1
#define NIC0_RXE0_CACHE_INFO_IDLE_SHIFT 1
#define NIC0_RXE0_CACHE_INFO_IDLE_MASK 0x2

/* NIC0_RXE0_CACHE_ADDR_LO */
#define NIC0_RXE0_CACHE_ADDR_LO_VAL_SHIFT 7
#define NIC0_RXE0_CACHE_ADDR_LO_VAL_MASK 0xFFFFFF80

/* NIC0_RXE0_CACHE_ADDR_HI */
#define NIC0_RXE0_CACHE_ADDR_HI_VAL_SHIFT 0
#define NIC0_RXE0_CACHE_ADDR_HI_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_BASE_ADDR_31_7 */
#define NIC0_RXE0_CQ_BASE_ADDR_31_7_R_SHIFT 7
#define NIC0_RXE0_CQ_BASE_ADDR_31_7_R_MASK 0xFFFFFF80

/* NIC0_RXE0_CQ_BASE_ADDR_63_32 */
#define NIC0_RXE0_CQ_BASE_ADDR_63_32_R_SHIFT 0
#define NIC0_RXE0_CQ_BASE_ADDR_63_32_R_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_LOG_MAX_SIZE */
#define NIC0_RXE0_CQ_LOG_MAX_SIZE_R_SHIFT 0
#define NIC0_RXE0_CQ_LOG_MAX_SIZE_R_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_ARM_TIMEOUT_EN */
#define NIC0_RXE0_CQ_ARM_TIMEOUT_EN_EN_SHIFT 0
#define NIC0_RXE0_CQ_ARM_TIMEOUT_EN_EN_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_ARM_TIMEOUT */
#define NIC0_RXE0_CQ_ARM_TIMEOUT_VAL_SHIFT 0
#define NIC0_RXE0_CQ_ARM_TIMEOUT_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_CFG */
#define NIC0_RXE0_CQ_CFG_ENABLE_SHIFT 0
#define NIC0_RXE0_CQ_CFG_ENABLE_MASK 0x1
#define NIC0_RXE0_CQ_CFG_OVERRUN_EN_SHIFT 1
#define NIC0_RXE0_CQ_CFG_OVERRUN_EN_MASK 0x2
#define NIC0_RXE0_CQ_CFG_WINDOW_WRAPAROUND_EN_SHIFT 2
#define NIC0_RXE0_CQ_CFG_WINDOW_WRAPAROUND_EN_MASK 0x4
#define NIC0_RXE0_CQ_CFG_WRITE_PI_EN_SHIFT 3
#define NIC0_RXE0_CQ_CFG_WRITE_PI_EN_MASK 0x8
#define NIC0_RXE0_CQ_CFG_CMPL_EVENT_PER_CQE_SHIFT 4
#define NIC0_RXE0_CQ_CFG_CMPL_EVENT_PER_CQE_MASK 0x10
#define NIC0_RXE0_CQ_CFG_CMPL_EVENT_FIRST_CQE_SHIFT 5
#define NIC0_RXE0_CQ_CFG_CMPL_EVENT_FIRST_CQE_MASK 0x20
#define NIC0_RXE0_CQ_CFG_CMPL_EVENT_CI_UPDATED_SHIFT 6
#define NIC0_RXE0_CQ_CFG_CMPL_EVENT_CI_UPDATED_MASK 0x40

/* NIC0_RXE0_CQ_WRITE_INDEX */
#define NIC0_RXE0_CQ_WRITE_INDEX_R_SHIFT 0
#define NIC0_RXE0_CQ_WRITE_INDEX_R_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_PRODUCER_INDEX */
#define NIC0_RXE0_CQ_PRODUCER_INDEX_R_SHIFT 0
#define NIC0_RXE0_CQ_PRODUCER_INDEX_R_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_CONSUMER_INDEX */
#define NIC0_RXE0_CQ_CONSUMER_INDEX_R_SHIFT 0
#define NIC0_RXE0_CQ_CONSUMER_INDEX_R_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_PI_ADDR_LO */
#define NIC0_RXE0_CQ_PI_ADDR_LO_R_SHIFT 0
#define NIC0_RXE0_CQ_PI_ADDR_LO_R_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_PI_ADDR_HI */
#define NIC0_RXE0_CQ_PI_ADDR_HI_R_SHIFT 0
#define NIC0_RXE0_CQ_PI_ADDR_HI_R_MASK 0xFFFFFFFF

/* NIC0_RXE0_CQ_AXI_PROT */
#define NIC0_RXE0_CQ_AXI_PROT_VAL_SHIFT 0
#define NIC0_RXE0_CQ_AXI_PROT_VAL_MASK 0x7

/* NIC0_RXE0_CQ_LOG_SIZE */
#define NIC0_RXE0_CQ_LOG_SIZE_R_SHIFT 0
#define NIC0_RXE0_CQ_LOG_SIZE_R_MASK 0xFFFFFFFF

/* NIC0_RXE0_RDV_SEND_WQ_BASE_ADDR_LO */
#define NIC0_RXE0_RDV_SEND_WQ_BASE_ADDR_LO_VAL_SHIFT 0
#define NIC0_RXE0_RDV_SEND_WQ_BASE_ADDR_LO_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_RDV_SEND_WQ_BASE_ADDR_HI */
#define NIC0_RXE0_RDV_SEND_WQ_BASE_ADDR_HI_VAL_SHIFT 0
#define NIC0_RXE0_RDV_SEND_WQ_BASE_ADDR_HI_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_RDV_LOG_MAX_WQ_SIZE */
#define NIC0_RXE0_RDV_LOG_MAX_WQ_SIZE_VAL_SHIFT 0
#define NIC0_RXE0_RDV_LOG_MAX_WQ_SIZE_VAL_MASK 0x3F

/* NIC0_RXE0_LBW_BASE_LO */
#define NIC0_RXE0_LBW_BASE_LO_LBW_BASE_ADDR_LO_SHIFT 0
#define NIC0_RXE0_LBW_BASE_LO_LBW_BASE_ADDR_LO_MASK 0xFFFFFFFF

/* NIC0_RXE0_LBW_BASE_HI */
#define NIC0_RXE0_LBW_BASE_HI_LBW_BASE_ADDR_HI_SHIFT 0
#define NIC0_RXE0_LBW_BASE_HI_LBW_BASE_ADDR_HI_MASK 0xFFFFFFFF

/* NIC0_RXE0_LBW_LOG_SIZE */
#define NIC0_RXE0_LBW_LOG_SIZE_LBW_LOG_SIZE_SHIFT 0
#define NIC0_RXE0_LBW_LOG_SIZE_LBW_LOG_SIZE_MASK 0x3F

/* NIC0_RXE0_RAW_BASE_LO_P0 */
#define NIC0_RXE0_RAW_BASE_LO_P0_RAW_BASE_ADDR_LO_P0_SHIFT 0
#define NIC0_RXE0_RAW_BASE_LO_P0_RAW_BASE_ADDR_LO_P0_MASK 0xFFFFFFFF

/* NIC0_RXE0_RAW_BASE_HI_P0 */
#define NIC0_RXE0_RAW_BASE_HI_P0_RAW_BASE_ADDR_HI_P0_SHIFT 0
#define NIC0_RXE0_RAW_BASE_HI_P0_RAW_BASE_ADDR_HI_P0_MASK 0xFFFFFFFF

/* NIC0_RXE0_RAW_MISC_P0 */
#define NIC0_RXE0_RAW_MISC_P0_LOG_RAW_ENTRY_SIZE_P0_SHIFT 0
#define NIC0_RXE0_RAW_MISC_P0_LOG_RAW_ENTRY_SIZE_P0_MASK 0xF
#define NIC0_RXE0_RAW_MISC_P0_RAW_REDUC_OP_P0_SHIFT 5
#define NIC0_RXE0_RAW_MISC_P0_RAW_REDUC_OP_P0_MASK 0x7FE0
#define NIC0_RXE0_RAW_MISC_P0_LOG_BUFFER_SIZE_MASK_P0_SHIFT 15
#define NIC0_RXE0_RAW_MISC_P0_LOG_BUFFER_SIZE_MASK_P0_MASK 0xF8000

/* NIC0_RXE0_RAW_BASE_LO_P1 */
#define NIC0_RXE0_RAW_BASE_LO_P1_RAW_BASE_ADDR_LO_P1_SHIFT 0
#define NIC0_RXE0_RAW_BASE_LO_P1_RAW_BASE_ADDR_LO_P1_MASK 0xFFFFFFFF

/* NIC0_RXE0_RAW_BASE_HI_P1 */
#define NIC0_RXE0_RAW_BASE_HI_P1_RAW_BASE_ADDR_HI_P1_SHIFT 0
#define NIC0_RXE0_RAW_BASE_HI_P1_RAW_BASE_ADDR_HI_P1_MASK 0xFFFFFFFF

/* NIC0_RXE0_RAW_MISC_P1 */
#define NIC0_RXE0_RAW_MISC_P1_LOG_RAW_ENTRY_SIZE_P1_SHIFT 0
#define NIC0_RXE0_RAW_MISC_P1_LOG_RAW_ENTRY_SIZE_P1_MASK 0xF
#define NIC0_RXE0_RAW_MISC_P1_RAW_REDUC_OP_P1_SHIFT 5
#define NIC0_RXE0_RAW_MISC_P1_RAW_REDUC_OP_P1_MASK 0x7FE0
#define NIC0_RXE0_RAW_MISC_P1_LOG_BUFFER_SIZE_MASK_P1_SHIFT 15
#define NIC0_RXE0_RAW_MISC_P1_LOG_BUFFER_SIZE_MASK_P1_MASK 0xF8000

/* NIC0_RXE0_RAW_BASE_LO_P2 */
#define NIC0_RXE0_RAW_BASE_LO_P2_RAW_BASE_ADDR_LO_P2_SHIFT 0
#define NIC0_RXE0_RAW_BASE_LO_P2_RAW_BASE_ADDR_LO_P2_MASK 0xFFFFFFFF

/* NIC0_RXE0_RAW_BASE_HI_P2 */
#define NIC0_RXE0_RAW_BASE_HI_P2_RAW_BASE_ADDR_HI_P2_SHIFT 0
#define NIC0_RXE0_RAW_BASE_HI_P2_RAW_BASE_ADDR_HI_P2_MASK 0xFFFFFFFF

/* NIC0_RXE0_RAW_MISC_P2 */
#define NIC0_RXE0_RAW_MISC_P2_LOG_RAW_ENTRY_SIZE_P2_SHIFT 0
#define NIC0_RXE0_RAW_MISC_P2_LOG_RAW_ENTRY_SIZE_P2_MASK 0xF
#define NIC0_RXE0_RAW_MISC_P2_RAW_REDUC_OP_P2_SHIFT 5
#define NIC0_RXE0_RAW_MISC_P2_RAW_REDUC_OP_P2_MASK 0x7FE0
#define NIC0_RXE0_RAW_MISC_P2_LOG_BUFFER_SIZE_MASK_P2_SHIFT 15
#define NIC0_RXE0_RAW_MISC_P2_LOG_BUFFER_SIZE_MASK_P2_MASK 0xF8000

/* NIC0_RXE0_RAW_BASE_LO_P3 */
#define NIC0_RXE0_RAW_BASE_LO_P3_RAW_BASE_ADDR_LO_P3_SHIFT 0
#define NIC0_RXE0_RAW_BASE_LO_P3_RAW_BASE_ADDR_LO_P3_MASK 0xFFFFFFFF

/* NIC0_RXE0_RAW_BASE_HI_P3 */
#define NIC0_RXE0_RAW_BASE_HI_P3_RAW_BASE_ADDR_HI_P3_SHIFT 0
#define NIC0_RXE0_RAW_BASE_HI_P3_RAW_BASE_ADDR_HI_P3_MASK 0xFFFFFFFF

/* NIC0_RXE0_RAW_MISC_P3 */
#define NIC0_RXE0_RAW_MISC_P3_LOG_RAW_ENTRY_SIZE_P3_SHIFT 0
#define NIC0_RXE0_RAW_MISC_P3_LOG_RAW_ENTRY_SIZE_P3_MASK 0xF
#define NIC0_RXE0_RAW_MISC_P3_RAW_REDUC_OP_P3_SHIFT 5
#define NIC0_RXE0_RAW_MISC_P3_RAW_REDUC_OP_P3_MASK 0x7FE0
#define NIC0_RXE0_RAW_MISC_P3_LOG_BUFFER_SIZE_MASK_P3_SHIFT 15
#define NIC0_RXE0_RAW_MISC_P3_LOG_BUFFER_SIZE_MASK_P3_MASK 0xF8000

/* NIC0_RXE0_SEI_INTR_CAUSE */
#define NIC0_RXE0_SEI_INTR_CAUSE_HBW_RRESP_ERR_WQE_SHIFT 0
#define NIC0_RXE0_SEI_INTR_CAUSE_HBW_RRESP_ERR_WQE_MASK 0x1
#define NIC0_RXE0_SEI_INTR_CAUSE_HBW_RRESP_ERR_FNA_SHIFT 1
#define NIC0_RXE0_SEI_INTR_CAUSE_HBW_RRESP_ERR_FNA_MASK 0x2
#define NIC0_RXE0_SEI_INTR_CAUSE_LBW_BRESP_ERR_SHIFT 2
#define NIC0_RXE0_SEI_INTR_CAUSE_LBW_BRESP_ERR_MASK 0x4
#define NIC0_RXE0_SEI_INTR_CAUSE_HBW_BRESP_ERR_SHIFT 3
#define NIC0_RXE0_SEI_INTR_CAUSE_HBW_BRESP_ERR_MASK 0x8

/* NIC0_RXE0_SEI_INTR_MASK */
#define NIC0_RXE0_SEI_INTR_MASK_HBW_RRESP_ERR_WQE_SHIFT 0
#define NIC0_RXE0_SEI_INTR_MASK_HBW_RRESP_ERR_WQE_MASK 0x1
#define NIC0_RXE0_SEI_INTR_MASK_HBW_RRESP_ERR_FNA_SHIFT 1
#define NIC0_RXE0_SEI_INTR_MASK_HBW_RRESP_ERR_FNA_MASK 0x2
#define NIC0_RXE0_SEI_INTR_MASK_LBW_BRESP_ERR_SHIFT 2
#define NIC0_RXE0_SEI_INTR_MASK_LBW_BRESP_ERR_MASK 0x4
#define NIC0_RXE0_SEI_INTR_MASK_HBW_BRESP_ERR_SHIFT 3
#define NIC0_RXE0_SEI_INTR_MASK_HBW_BRESP_ERR_MASK 0x8

/* NIC0_RXE0_SEI_INTR_CLEAR */
#define NIC0_RXE0_SEI_INTR_CLEAR_HBW_RRESP_ERR_WQE_SHIFT 0
#define NIC0_RXE0_SEI_INTR_CLEAR_HBW_RRESP_ERR_WQE_MASK 0x1
#define NIC0_RXE0_SEI_INTR_CLEAR_HBW_RRESP_ERR_FNA_SHIFT 1
#define NIC0_RXE0_SEI_INTR_CLEAR_HBW_RRESP_ERR_FNA_MASK 0x2
#define NIC0_RXE0_SEI_INTR_CLEAR_LBW_BRESP_ERR_SHIFT 2
#define NIC0_RXE0_SEI_INTR_CLEAR_LBW_BRESP_ERR_MASK 0x4
#define NIC0_RXE0_SEI_INTR_CLEAR_HBW_BRESP_ERR_SHIFT 3
#define NIC0_RXE0_SEI_INTR_CLEAR_HBW_BRESP_ERR_MASK 0x8

/* NIC0_RXE0_SPI_INTR_CAUSE */
#define NIC0_RXE0_SPI_INTR_CAUSE_QP_INVALID_SHIFT 0
#define NIC0_RXE0_SPI_INTR_CAUSE_QP_INVALID_MASK 0x1
#define NIC0_RXE0_SPI_INTR_CAUSE_TS_MISMATCH_SHIFT 1
#define NIC0_RXE0_SPI_INTR_CAUSE_TS_MISMATCH_MASK 0x2
#define NIC0_RXE0_SPI_INTR_CAUSE_REQ_CS_INVALID_SHIFT 2
#define NIC0_RXE0_SPI_INTR_CAUSE_REQ_CS_INVALID_MASK 0x4
#define NIC0_RXE0_SPI_INTR_CAUSE_RES_CS_INVALID_SHIFT 3
#define NIC0_RXE0_SPI_INTR_CAUSE_RES_CS_INVALID_MASK 0x8
#define NIC0_RXE0_SPI_INTR_CAUSE_REQ_PSN_INVALID_SHIFT 4
#define NIC0_RXE0_SPI_INTR_CAUSE_REQ_PSN_INVALID_MASK 0x10
#define NIC0_RXE0_SPI_INTR_CAUSE_REQ_PSN_UNSENT_SHIFT 5
#define NIC0_RXE0_SPI_INTR_CAUSE_REQ_PSN_UNSENT_MASK 0x20
#define NIC0_RXE0_SPI_INTR_CAUSE_RES_RKEY_INVALID_SHIFT 6
#define NIC0_RXE0_SPI_INTR_CAUSE_RES_RKEY_INVALID_MASK 0x40
#define NIC0_RXE0_SPI_INTR_CAUSE_RES_RESYNC_INVALID_SHIFT 7
#define NIC0_RXE0_SPI_INTR_CAUSE_RES_RESYNC_INVALID_MASK 0x80
#define NIC0_RXE0_SPI_INTR_CAUSE_PKT_BAD_FORMAT_SHIFT 8
#define NIC0_RXE0_SPI_INTR_CAUSE_PKT_BAD_FORMAT_MASK 0x100
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_OPCODE_SHIFT 9
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_OPCODE_MASK 0x200
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_SYNDROME_SHIFT 10
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_SYNDROME_MASK 0x400
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_MIN_PKT_SIZE_RC_SHIFT 11
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_MIN_PKT_SIZE_RC_MASK 0x800
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_MAX_PKT_SIZE_RC_SHIFT 12
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_MAX_PKT_SIZE_RC_MASK 0x1000
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_MIN_PKT_SIZE_RAW_SHIFT 13
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_MIN_PKT_SIZE_RAW_MASK 0x2000
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_MAX_PKT_SIZE_RAW_SHIFT 14
#define NIC0_RXE0_SPI_INTR_CAUSE_INV_MAX_PKT_SIZE_RAW_MASK 0x4000
#define NIC0_RXE0_SPI_INTR_CAUSE_TUNNEL_INV_SHIFT 15
#define NIC0_RXE0_SPI_INTR_CAUSE_TUNNEL_INV_MASK 0x8000
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_IDX_MISMATCH_SHIFT 16
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_IDX_MISMATCH_MASK 0x10000
#define NIC0_RXE0_SPI_INTR_CAUSE_WQ_WR_OPCODE_INV_SHIFT 17
#define NIC0_RXE0_SPI_INTR_CAUSE_WQ_WR_OPCODE_INV_MASK 0x20000
#define NIC0_RXE0_SPI_INTR_CAUSE_WQ_RDV_OPCODE_INV_SHIFT 18
#define NIC0_RXE0_SPI_INTR_CAUSE_WQ_RDV_OPCODE_INV_MASK 0x40000
#define NIC0_RXE0_SPI_INTR_CAUSE_WQ_RD_OPCODE_INV_SHIFT 19
#define NIC0_RXE0_SPI_INTR_CAUSE_WQ_RD_OPCODE_INV_MASK 0x80000
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_WR_ZERO_SHIFT 20
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_WR_ZERO_MASK 0x100000
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_MULTI_ZERO_SHIFT 21
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_MULTI_ZERO_MASK 0x200000
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_WR_SEND_BIG_SHIFT 22
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_WR_SEND_BIG_MASK 0x400000
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_MULTI_BIG_SHIFT 23
#define NIC0_RXE0_SPI_INTR_CAUSE_WQE_MULTI_BIG_MASK 0x800000

/* NIC0_RXE0_SPI_INTR_MASK */
#define NIC0_RXE0_SPI_INTR_MASK_QP_INVALID_SHIFT 0
#define NIC0_RXE0_SPI_INTR_MASK_QP_INVALID_MASK 0x1
#define NIC0_RXE0_SPI_INTR_MASK_TS_MISMATCH_SHIFT 1
#define NIC0_RXE0_SPI_INTR_MASK_TS_MISMATCH_MASK 0x2
#define NIC0_RXE0_SPI_INTR_MASK_REQ_CS_INVALID_SHIFT 2
#define NIC0_RXE0_SPI_INTR_MASK_REQ_CS_INVALID_MASK 0x4
#define NIC0_RXE0_SPI_INTR_MASK_RES_CS_INVALID_SHIFT 3
#define NIC0_RXE0_SPI_INTR_MASK_RES_CS_INVALID_MASK 0x8
#define NIC0_RXE0_SPI_INTR_MASK_REQ_PSN_INVALID_SHIFT 4
#define NIC0_RXE0_SPI_INTR_MASK_REQ_PSN_INVALID_MASK 0x10
#define NIC0_RXE0_SPI_INTR_MASK_REQ_PSN_UNSENT_SHIFT 5
#define NIC0_RXE0_SPI_INTR_MASK_REQ_PSN_UNSENT_MASK 0x20
#define NIC0_RXE0_SPI_INTR_MASK_RES_RKEY_INVALID_SHIFT 6
#define NIC0_RXE0_SPI_INTR_MASK_RES_RKEY_INVALID_MASK 0x40
#define NIC0_RXE0_SPI_INTR_MASK_RES_RESYNC_INVALID_SHIFT 7
#define NIC0_RXE0_SPI_INTR_MASK_RES_RESYNC_INVALID_MASK 0x80
#define NIC0_RXE0_SPI_INTR_MASK_PKT_BAD_FORMAT_SHIFT 8
#define NIC0_RXE0_SPI_INTR_MASK_PKT_BAD_FORMAT_MASK 0x100
#define NIC0_RXE0_SPI_INTR_MASK_INV_OPCODE_SHIFT 9
#define NIC0_RXE0_SPI_INTR_MASK_INV_OPCODE_MASK 0x200
#define NIC0_RXE0_SPI_INTR_MASK_INV_SYNDROME_SHIFT 10
#define NIC0_RXE0_SPI_INTR_MASK_INV_SYNDROME_MASK 0x400
#define NIC0_RXE0_SPI_INTR_MASK_INV_MIN_PKT_SIZE_RC_SHIFT 11
#define NIC0_RXE0_SPI_INTR_MASK_INV_MIN_PKT_SIZE_RC_MASK 0x800
#define NIC0_RXE0_SPI_INTR_MASK_INV_MAX_PKT_SIZE_RC_SHIFT 12
#define NIC0_RXE0_SPI_INTR_MASK_INV_MAX_PKT_SIZE_RC_MASK 0x1000
#define NIC0_RXE0_SPI_INTR_MASK_INV_MIN_PKT_SIZE_RAW_SHIFT 13
#define NIC0_RXE0_SPI_INTR_MASK_INV_MIN_PKT_SIZE_RAW_MASK 0x2000
#define NIC0_RXE0_SPI_INTR_MASK_INV_MAX_PKT_SIZE_RAW_SHIFT 14
#define NIC0_RXE0_SPI_INTR_MASK_INV_MAX_PKT_SIZE_RAW_MASK 0x4000
#define NIC0_RXE0_SPI_INTR_MASK_TUNNEL_INV_SHIFT 15
#define NIC0_RXE0_SPI_INTR_MASK_TUNNEL_INV_MASK 0x8000
#define NIC0_RXE0_SPI_INTR_MASK_WQE_IDX_MISMATCH_SHIFT 16
#define NIC0_RXE0_SPI_INTR_MASK_WQE_IDX_MISMATCH_MASK 0x10000
#define NIC0_RXE0_SPI_INTR_MASK_WQ_WR_OPCODE_INV_SHIFT 17
#define NIC0_RXE0_SPI_INTR_MASK_WQ_WR_OPCODE_INV_MASK 0x20000
#define NIC0_RXE0_SPI_INTR_MASK_WQ_RDV_OPCODE_INV_SHIFT 18
#define NIC0_RXE0_SPI_INTR_MASK_WQ_RDV_OPCODE_INV_MASK 0x40000
#define NIC0_RXE0_SPI_INTR_MASK_WQ_RD_OPCODE_INV_SHIFT 19
#define NIC0_RXE0_SPI_INTR_MASK_WQ_RD_OPCODE_INV_MASK 0x80000
#define NIC0_RXE0_SPI_INTR_MASK_WQE_WR_ZERO_SHIFT 20
#define NIC0_RXE0_SPI_INTR_MASK_WQE_WR_ZERO_MASK 0x100000
#define NIC0_RXE0_SPI_INTR_MASK_WQE_MULTI_ZERO_SHIFT 21
#define NIC0_RXE0_SPI_INTR_MASK_WQE_MULTI_ZERO_MASK 0x200000
#define NIC0_RXE0_SPI_INTR_MASK_WQE_WR_SEND_BIG_SHIFT 22
#define NIC0_RXE0_SPI_INTR_MASK_WQE_WR_SEND_BIG_MASK 0x400000
#define NIC0_RXE0_SPI_INTR_MASK_WQE_MULTI_BIG_SHIFT 23
#define NIC0_RXE0_SPI_INTR_MASK_WQE_MULTI_BIG_MASK 0x800000

/* NIC0_RXE0_SPI_INTR_CLEAR */
#define NIC0_RXE0_SPI_INTR_CLEAR_QP_INVALID_SHIFT 0
#define NIC0_RXE0_SPI_INTR_CLEAR_QP_INVALID_MASK 0x1
#define NIC0_RXE0_SPI_INTR_CLEAR_TS_MISMATCH_SHIFT 1
#define NIC0_RXE0_SPI_INTR_CLEAR_TS_MISMATCH_MASK 0x2
#define NIC0_RXE0_SPI_INTR_CLEAR_REQ_CS_INVALID_SHIFT 2
#define NIC0_RXE0_SPI_INTR_CLEAR_REQ_CS_INVALID_MASK 0x4
#define NIC0_RXE0_SPI_INTR_CLEAR_RES_CS_INVALID_SHIFT 3
#define NIC0_RXE0_SPI_INTR_CLEAR_RES_CS_INVALID_MASK 0x8
#define NIC0_RXE0_SPI_INTR_CLEAR_REQ_PSN_INVALID_SHIFT 4
#define NIC0_RXE0_SPI_INTR_CLEAR_REQ_PSN_INVALID_MASK 0x10
#define NIC0_RXE0_SPI_INTR_CLEAR_REQ_PSN_UNSENT_SHIFT 5
#define NIC0_RXE0_SPI_INTR_CLEAR_REQ_PSN_UNSENT_MASK 0x20
#define NIC0_RXE0_SPI_INTR_CLEAR_RES_RKEY_INVALID_SHIFT 6
#define NIC0_RXE0_SPI_INTR_CLEAR_RES_RKEY_INVALID_MASK 0x40
#define NIC0_RXE0_SPI_INTR_CLEAR_RES_RESYNC_INVALID_SHIFT 7
#define NIC0_RXE0_SPI_INTR_CLEAR_RES_RESYNC_INVALID_MASK 0x80
#define NIC0_RXE0_SPI_INTR_CLEAR_PKT_BAD_FORMAT_SHIFT 8
#define NIC0_RXE0_SPI_INTR_CLEAR_PKT_BAD_FORMAT_MASK 0x100
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_OPCODE_SHIFT 9
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_OPCODE_MASK 0x200
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_SYNDROME_SHIFT 10
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_SYNDROME_MASK 0x400
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_MIN_PKT_SIZE_RC_SHIFT 11
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_MIN_PKT_SIZE_RC_MASK 0x800
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_MAX_PKT_SIZE_RC_SHIFT 12
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_MAX_PKT_SIZE_RC_MASK 0x1000
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_MIN_PKT_SIZE_RAW_SHIFT 13
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_MIN_PKT_SIZE_RAW_MASK 0x2000
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_MAX_PKT_SIZE_RAW_SHIFT 14
#define NIC0_RXE0_SPI_INTR_CLEAR_INV_MAX_PKT_SIZE_RAW_MASK 0x4000
#define NIC0_RXE0_SPI_INTR_CLEAR_TUNNEL_INV_SHIFT 15
#define NIC0_RXE0_SPI_INTR_CLEAR_TUNNEL_INV_MASK 0x8000
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_IDX_MISMATCH_SHIFT 16
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_IDX_MISMATCH_MASK 0x10000
#define NIC0_RXE0_SPI_INTR_CLEAR_WQ_WR_OPCODE_INV_SHIFT 17
#define NIC0_RXE0_SPI_INTR_CLEAR_WQ_WR_OPCODE_INV_MASK 0x20000
#define NIC0_RXE0_SPI_INTR_CLEAR_WQ_RDV_OPCODE_INV_SHIFT 18
#define NIC0_RXE0_SPI_INTR_CLEAR_WQ_RDV_OPCODE_INV_MASK 0x40000
#define NIC0_RXE0_SPI_INTR_CLEAR_WQ_RD_OPCODE_INV_SHIFT 19
#define NIC0_RXE0_SPI_INTR_CLEAR_WQ_RD_OPCODE_INV_MASK 0x80000
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_WR_ZERO_SHIFT 20
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_WR_ZERO_MASK 0x100000
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_MULTI_ZERO_SHIFT 21
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_MULTI_ZERO_MASK 0x200000
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_WR_SEND_BIG_SHIFT 22
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_WR_SEND_BIG_MASK 0x400000
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_MULTI_BIG_SHIFT 23
#define NIC0_RXE0_SPI_INTR_CLEAR_WQE_MULTI_BIG_MASK 0x800000

/* NIC0_RXE0_DBG_SPMU_SELECT */
#define NIC0_RXE0_DBG_SPMU_SELECT_VAL_SHIFT 0
#define NIC0_RXE0_DBG_SPMU_SELECT_VAL_MASK 0x3

/* NIC0_RXE0_DBG_INV_OP_0 */
#define NIC0_RXE0_DBG_INV_OP_0_DBG_INV_OP_PSN_SHIFT 0
#define NIC0_RXE0_DBG_INV_OP_0_DBG_INV_OP_PSN_MASK 0xFFFFFF
#define NIC0_RXE0_DBG_INV_OP_0_DBG_INV_OP_LATCHED_SHIFT 31
#define NIC0_RXE0_DBG_INV_OP_0_DBG_INV_OP_LATCHED_MASK 0x80000000

/* NIC0_RXE0_DBG_INV_OP_1 */
#define NIC0_RXE0_DBG_INV_OP_1_DBG_INV_OP_QPN_SHIFT 0
#define NIC0_RXE0_DBG_INV_OP_1_DBG_INV_OP_QPN_MASK 0xFFFFFF
#define NIC0_RXE0_DBG_INV_OP_1_DBG_INV_OP_OPCODE_SHIFT 24
#define NIC0_RXE0_DBG_INV_OP_1_DBG_INV_OP_OPCODE_MASK 0xFF000000

/* NIC0_RXE0_DBG_AXI_ERR */
#define NIC0_RXE0_DBG_AXI_ERR_HBW_RRESP_ERR_WQE_LATCHED_SHIFT 0
#define NIC0_RXE0_DBG_AXI_ERR_HBW_RRESP_ERR_WQE_LATCHED_MASK 0x1
#define NIC0_RXE0_DBG_AXI_ERR_HBW_RRESP_ERR_FNA_LATCHED_SHIFT 16
#define NIC0_RXE0_DBG_AXI_ERR_HBW_RRESP_ERR_FNA_LATCHED_MASK 0xFFFF0000

/* NIC0_RXE0_DBG_AXI_CQE_ERR */
#define NIC0_RXE0_DBG_AXI_CQE_ERR_DBG_HBW_BRESP_ERR_LATCHED_SHIFT 0
#define NIC0_RXE0_DBG_AXI_CQE_ERR_DBG_HBW_BRESP_ERR_LATCHED_MASK 0xFFFFFFFF

/* NIC0_RXE0_DBG_AXI_LBW_ERR */
#define NIC0_RXE0_DBG_AXI_LBW_ERR_DBG_LBW_BRESP_ERR_LATCHED_SHIFT 0
#define NIC0_RXE0_DBG_AXI_LBW_ERR_DBG_LBW_BRESP_ERR_LATCHED_MASK 0xFFFF

/* NIC0_RXE0_DBG_EN */
#define NIC0_RXE0_DBG_EN_VAL_SHIFT 0
#define NIC0_RXE0_DBG_EN_VAL_MASK 0x1

/* NIC0_RXE0_DBG_CQ_ARM_ON */
#define NIC0_RXE0_DBG_CQ_ARM_ON_STATE_SHIFT 0
#define NIC0_RXE0_DBG_CQ_ARM_ON_STATE_MASK 0xFFFFFFFF

/* NIC0_RXE0_DBG_CQ_ARM_SEL */
#define NIC0_RXE0_DBG_CQ_ARM_SEL_VAL_SHIFT 0
#define NIC0_RXE0_DBG_CQ_ARM_SEL_VAL_MASK 0x1F

/* NIC0_RXE0_DBG_CQ_ARM_IDX */
#define NIC0_RXE0_DBG_CQ_ARM_IDX_VAL_SHIFT 0
#define NIC0_RXE0_DBG_CQ_ARM_IDX_VAL_MASK 0xFFFFFFFF

/* NIC0_RXE0_DBG_SLICE_MAIN */
#define NIC0_RXE0_DBG_SLICE_MAIN_PQ_OCCUPANCY_SHIFT 0
#define NIC0_RXE0_DBG_SLICE_MAIN_PQ_OCCUPANCY_MASK 0x1F
#define NIC0_RXE0_DBG_SLICE_MAIN_MAIN_OCCUPANCY_SHIFT 5
#define NIC0_RXE0_DBG_SLICE_MAIN_MAIN_OCCUPANCY_MASK 0x3E0
#define NIC0_RXE0_DBG_SLICE_MAIN_SLICE_SEL_SHIFT 10
#define NIC0_RXE0_DBG_SLICE_MAIN_SLICE_SEL_MASK 0x3C00
#define NIC0_RXE0_DBG_SLICE_MAIN_MAIN_SLICE_STATE_SHIFT 14
#define NIC0_RXE0_DBG_SLICE_MAIN_MAIN_SLICE_STATE_MASK 0x7C000
#define NIC0_RXE0_DBG_SLICE_MAIN_WQE_SLICE_STATE_SHIFT 19
#define NIC0_RXE0_DBG_SLICE_MAIN_WQE_SLICE_STATE_MASK 0x380000

/* NIC0_RXE0_DBG_SLICE_SCT */
#define NIC0_RXE0_DBG_SLICE_SCT_SQ_OCCUPANCY_SHIFT 0
#define NIC0_RXE0_DBG_SLICE_SCT_SQ_OCCUPANCY_MASK 0x1F
#define NIC0_RXE0_DBG_SLICE_SCT_SLICE_SEL_SHIFT 5
#define NIC0_RXE0_DBG_SLICE_SCT_SLICE_SEL_MASK 0x1E0
#define NIC0_RXE0_DBG_SLICE_SCT_SCT_SLICE_STATE_SHIFT 9
#define NIC0_RXE0_DBG_SLICE_SCT_SCT_SLICE_STATE_MASK 0x600

#endif /* ASIC_REG_NIC0_RXE0_MASKS_H_ */
