{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730744968466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730744968466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 13:29:28 2024 " "Processing started: Mon Nov 04 13:29:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730744968466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730744968466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GeneralPurposeProcessor -c lab6part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GeneralPurposeProcessor -c lab6part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730744968466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730744968810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969645 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730744969645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730744969647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "decod.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/decod.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969649 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/decod.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730744969649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969650 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730744969650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch2-Behavior " "Found design unit 1: latch2-Behavior" {  } { { "latch2.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/latch2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969651 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/latch2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730744969651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu2schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2Schematic " "Found entity 1: ALU2Schematic" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730744969653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969654 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730744969654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730744969654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU2Schematic " "Elaborating entity \"ALU2Schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730744969717 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 288 1216 1248 320 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1730744969727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6\"" {  } { { "ALU2Schematic.bdf" "inst6" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 40 1000 1200 120 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730744969729 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signled sseg.vhd(11) " "VHDL Process Statement warning at sseg.vhd(11): inferring latch(es) for signal or variable \"signled\", which holds its previous value in one or more paths through the process" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730744969741 "|ALU2Schematic|sseg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signled\[7\] sseg.vhd(11) " "Inferred latch for \"signled\[7\]\" at sseg.vhd(11)" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730744969741 "|ALU2Schematic|sseg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signled\[6\] sseg.vhd(11) " "Inferred latch for \"signled\[6\]\" at sseg.vhd(11)" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730744969741 "|ALU2Schematic|sseg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signled\[5\] sseg.vhd(11) " "Inferred latch for \"signled\[5\]\" at sseg.vhd(11)" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730744969741 "|ALU2Schematic|sseg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signled\[4\] sseg.vhd(11) " "Inferred latch for \"signled\[4\]\" at sseg.vhd(11)" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730744969741 "|ALU2Schematic|sseg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signled\[3\] sseg.vhd(11) " "Inferred latch for \"signled\[3\]\" at sseg.vhd(11)" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730744969741 "|ALU2Schematic|sseg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signled\[2\] sseg.vhd(11) " "Inferred latch for \"signled\[2\]\" at sseg.vhd(11)" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730744969742 "|ALU2Schematic|sseg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signled\[1\] sseg.vhd(11) " "Inferred latch for \"signled\[1\]\" at sseg.vhd(11)" {  } { { "sseg.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/sseg.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730744969742 "|ALU2Schematic|sseg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:inst7 " "Elaborating entity \"ALU2\" for hierarchy \"ALU2:inst7\"" {  } { { "ALU2Schematic.bdf" "inst7" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 88 680 872 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730744969743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst\"" {  } { { "ALU2Schematic.bdf" "inst" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 80 272 432 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730744969754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 latch2:inst1 " "Elaborating entity \"latch2\" for hierarchy \"latch2:inst1\"" {  } { { "ALU2Schematic.bdf" "inst1" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 208 272 432 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730744969763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:inst3 " "Elaborating entity \"decod\" for hierarchy \"decod:inst3\"" {  } { { "ALU2Schematic.bdf" "inst3" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 288 448 608 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730744969774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Enw decod.vhd(10) " "Verilog HDL or VHDL warning at decod.vhd(10): object \"Enw\" assigned a value but never read" {  } { { "decod.vhd" "" { Text "C:/Users/Theeshiikan/Documents/COE328/lab6/decod.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730744969781 "|decod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst2 " "Elaborating entity \"machine\" for hierarchy \"machine:inst2\"" {  } { { "ALU2Schematic.bdf" "inst2" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 352 32 232 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730744969782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sID\[2\] VCC " "Pin \"sID\[2\]\" is stuck at VCC" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 456 504 680 472 "sID\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730744970142 "|ALU2Schematic|sID[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIGN_R1\[0\] GND " "Pin \"SIGN_R1\[0\]\" is stuck at GND" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 80 1272 1448 96 "SIGN_R1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730744970142 "|ALU2Schematic|SIGN_R1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIGN_R1\[1\] GND " "Pin \"SIGN_R1\[1\]\" is stuck at GND" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 80 1272 1448 96 "SIGN_R1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730744970142 "|ALU2Schematic|SIGN_R1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIGN_R1\[2\] GND " "Pin \"SIGN_R1\[2\]\" is stuck at GND" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 80 1272 1448 96 "SIGN_R1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730744970142 "|ALU2Schematic|SIGN_R1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIGN_R1\[3\] GND " "Pin \"SIGN_R1\[3\]\" is stuck at GND" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 80 1272 1448 96 "SIGN_R1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730744970142 "|ALU2Schematic|SIGN_R1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIGN_R1\[4\] GND " "Pin \"SIGN_R1\[4\]\" is stuck at GND" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 80 1272 1448 96 "SIGN_R1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730744970142 "|ALU2Schematic|SIGN_R1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIGN_R1\[5\] GND " "Pin \"SIGN_R1\[5\]\" is stuck at GND" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 80 1272 1448 96 "SIGN_R1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730744970142 "|ALU2Schematic|SIGN_R1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730744970142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730744970908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730744970908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En " "No output dependent on input pin \"En\"" {  } { { "ALU2Schematic.bdf" "" { Schematic "C:/Users/Theeshiikan/Documents/COE328/lab6/ALU2Schematic.bdf" { { 400 360 528 416 "En" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730744971053 "|ALU2Schematic|En"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730744971053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730744971054 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730744971054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730744971054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730744971054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730744971072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 13:29:31 2024 " "Processing ended: Mon Nov 04 13:29:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730744971072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730744971072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730744971072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730744971072 ""}
