/*
 * cdc_base.h  --  CDC Display Controller base definitions
 *
 * Copyright by TES Electronic Solutions GmbH, www.tes-dst.com. All rights reserved.
 * Author: Christian Thaler <christian.thaler@tes-dst.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef CDC_BASE_H_INCLUDED
#define CDC_BASE_H_INCLUDED

#include "cdc.h"

#define CDC_DRIVER_VERSION 0x00000002
#define MIN_HW_VERSION 0x00000004
#define MAX_HW_VERSION 0x00000000

#ifndef NULL
  #define NULL ((void *) 0)
#endif

// Global registers
#define CDC_REG_GLOBAL_HW_REVISION                    0x00
#define CDC_REG_GLOBAL_LAYER_COUNT                    0x01
#define CDC_REG_GLOBAL_SYNC_SIZE                      0x02
#define CDC_REG_GLOBAL_BACK_PORCH                     0x03
#define CDC_REG_GLOBAL_ACTIVE_WIDTH                   0x04
#define CDC_REG_GLOBAL_TOTAL_WIDTH                    0x05
#define CDC_REG_GLOBAL_CONTROL                        0x06
#define CDC_REG_GLOBAL_CONFIG1                        0x07
#define CDC_REG_GLOBAL_CONFIG2                        0x08
#define CDC_REG_GLOBAL_SHADOW_RELOAD                  0x09
#define CDC_REG_GLOBAL_GAMMA                          0x0a
#define CDC_REG_GLOBAL_BG_COLOR                       0x0b
// reserved                                           0x0c
#define CDC_REG_GLOBAL_IRQ_ENABLE                     0x0d
#define CDC_REG_GLOBAL_IRQ_STATUS                     0x0e
#define CDC_REG_GLOBAL_IRQ_CLEAR                      0x0f
#define CDC_REG_GLOBAL_LINE_IRQ_POSITION              0x10
#define CDC_REG_GLOBAL_POSITION                       0x11
#define CDC_REG_GLOBAL_SYNC_STATUS                    0x12
#define CDC_REG_GLOBAL_BG_LAYER_BASE                  0x13
#define CDC_REG_GLOBAL_BG_LAYER_INC                   0x14
#define CDC_REG_GLOBAL_BG_LAYER_ADDR                  0x15
#define CDC_REG_GLOBAL_BG_LAYER_DATA                  0x16
#define CDC_REG_GLOBAL_SLAVE_TIMING_STATUS            0x17
#define CDC_REG_GLOBAL_EXT_DISPLAY                    0x18
#define CDC_REG_GLOBAL_SECONDARY_IRQ_ENABLE           0x19
#define CDC_REG_GLOBAL_SECONDARY_IRQ_STATUS           0x1A
#define CDC_REG_GLOBAL_SECONDARY_IRQ_CLEAR            0x1B
#define CDC_REG_GLOBAL_SECONDARY_LINE_IRQ_POS_CONTROL 0x1C
// reserved                                           0x1D
#define CDC_REG_GLOBAL_CRC_REFERENCE                  0x1E
#define CDC_REG_GLOBAL_CRC_RESULT                     0x1F
#define CDC_REG_GLOBAL_ROT_BUF0_START                 0x20
#define CDC_REG_GLOBAL_ROT_BUF1_START                 0x21
#define CDC_REG_GLOBAL_ROT_BUF_PITCH                  0x22
#define CDC_REG_GLOBAL_UNDERRUN_THRESHOLD             0x23
#define CDC_REG_GLOBAL_UNDERRUN_COUNT                 0x24

// Control bits (global control)
#define CDC_REG_GLOBAL_CONTROL_HSYNC            0x80000000u
#define CDC_REG_GLOBAL_CONTROL_VSYNC            0x40000000u
#define CDC_REG_GLOBAL_CONTROL_BLANK            0x20000000u
#define CDC_REG_GLOBAL_CONTROL_CLK_POL          0x10000000u
                                                      
#define CDC_REG_GLOBAL_CONTROL_SF_TRG_ENABLE    0x04000000u
#define CDC_REG_GLOBAL_CONTROL_SF_TRG           0x02000000u
#define CDC_REG_GLOBAL_CONTROL_SF_ENABLE        0x01000000u
                                                      
#define CDC_REG_GLOBAL_CONTROL_CRC_ENABLE       0x00080000u
#define CDC_REG_GLOBAL_CONTROL_SLAVE_TIMING     0x00040000u
#define CDC_REG_GLOBAL_CONTROL_BACKGROUND_LAYER 0x00020000u
#define CDC_REG_GLOBAL_CONTROL_DITHERING        0x00010000u
                                                      
#define CDC_REG_GLOBAL_CONTROL_ROTATION_ENABLE  0x00000004u
#define CDC_REG_GLOBAL_CONTROL_GAMMA_ENABLE     0x00000002u
#define CDC_REG_GLOBAL_CONTROL_ENABLE           0x00000001u

// Layer span
#define CDC_LAYER_SPAN 0x40

// Per layer registers
#define CDC_REG_LAYER_CONFIG_1                     0x00
#define CDC_REG_LAYER_CONFIG_2                     0x01
#define CDC_REG_LAYER_RELOAD                       0x02
#define CDC_REG_LAYER_CONTROL                      0x03
#define CDC_REG_LAYER_WINDOW_H                     0x04
#define CDC_REG_LAYER_WINDOW_V                     0x05
#define CDC_REG_LAYER_COLOR_KEY                    0x06
#define CDC_REG_LAYER_PIXEL_FORMAT                 0x07
#define CDC_REG_LAYER_ALPHA                        0x08
#define CDC_REG_LAYER_COLOR                        0x09
#define CDC_REG_LAYER_BLENDING                     0x0a
#define CDC_REG_LAYER_FB_BUS_CONTROL               0x0b
#define CDC_REG_LAYER_AUX_FB_CONTROL               0x0c
#define CDC_REG_LAYER_FB_START                     0x0d
#define CDC_REG_LAYER_FB_LENGTH                    0x0e
#define CDC_REG_LAYER_FB_LINES                     0x0f
#define CDC_REG_LAYER_AUX0_FB_START                0x10
#define CDC_REG_LAYER_AUX1_FB_START                0x11
#define CDC_REG_LAYER_AUX_FB_LENGTH                0x12
#define CDC_REG_LAYER_AUX_FB_LINES                 0x13
#define CDC_REG_LAYER_CLUT                         0x14
#define CDC_REG_LAYER_SCALER_INPUT_SIZE            0x15
#define CDC_REG_LAYER_SCALER_OUTPUT_SIZE           0x16
#define CDC_REG_LAYER_SCALER_V_SCALING_FACTOR      0x17
#define CDC_REG_LAYER_SCALER_V_SCALING_PHASE       0x18
#define CDC_REG_LAYER_SCALER_H_SCALING_FACTOR      0x19
#define CDC_REG_LAYER_SCALER_H_SCALING_PHASE       0x1a
#define CDC_REG_LAYER_YCBCR_SCALE_1                0x1b
#define CDC_REG_LAYER_YCBCR_SCALE_2                0x1c

// Fraction part of the internal scaler format
#define SCALER_FRACTION (13)

// Layer config 1 bits
#define CDC_REG_LAYER_CONFIG_ALPHA_PLANE  0x00000008u

// Layer config 2 bits
#define CDC_REG_LAYER_CONFIG_SCALER_ENABLED      0x80000000u
#define CDC_REG_LAYER_CONFIG_YCBCR_FULL_ENABLED  0x00000004u
#define CDC_REG_LAYER_CONFIG_YCBCR_SEMI_ENABLED  0x00000002u
#define CDC_REG_LAYER_CONFIG_YCBCR_INTER_ENABLED 0x00000001u
// Any of the above...
#define CDC_REG_LAYER_CONFIG_YCBCR_ENABLED       0x00000007u

// Layer control bits
#define CDC_REG_LAYER_CONTROL_DEFAULT_COLOR_BLENDING  0x00000200u
#define CDC_REG_LAYER_CONTROL_MIRRORING_ENABLE        0x00000100u
#define CDC_REG_LAYER_CONTROL_INSERTION_MODE          0x000000c0u
#define CDC_REG_LAYER_CONTROL_COLOR_KEY_REPLACE       0x00000020u
#define CDC_REG_LAYER_CONTROL_CLUT_ENABLE             0x00000010u
#define CDC_REG_LAYER_CONTROL_H_DUPLICATION           0x00000008u
#define CDC_REG_LAYER_CONTROL_V_DUPLICATION           0x00000004u
#define CDC_REG_LAYER_CONTROL_COLOR_KEY_ENABLE        0x00000002u
#define CDC_REG_LAYER_CONTROL_ENABLE                  0x00000001u

// Layer state
typedef struct cdc_layer_tag
{
  cdc_uint32 m_config_1;
  cdc_uint32 m_config_2;
  cdc_uint32 m_control;
  cdc_uint16 m_window_width;
  cdc_uint16 m_window_height;
  cdc_uint8  m_pixel_format;
  cdc_uint32 m_AuxFB_control;
  cdc_sint16 m_CB_pitch;
  cdc_sint16 m_AuxFB_pitch;
  cdc_uint16 m_CB_width;
  cdc_uint16 m_CB_height;
} cdc_layer;

// CDC state
typedef struct cdc_context_tag
{
  cdc_uint32 m_hash;
  cdc_platform_settings m_platform;
  cdc_bool   m_enabled;
  
  // cdc configuration registers
  cdc_uint32 m_hw_revision;
  cdc_uint32 m_layer_count;
  cdc_uint32 m_global_config1;
  cdc_uint32 m_global_config2;
  cdc_uint32 m_irq_enabled;
  cdc_bool   m_shadow_regs;
  cdc_layer *m_layers; 
  
  // isr callbacks and isr callback data
  cdc_isr_callback m_irq_line;
  cdc_uint32 m_irq_line_data;
  cdc_isr_callback m_irq_fifo_underrun_warn;
  cdc_uint32 m_irq_fifo_underrun_warn_data;
  cdc_isr_callback m_irq_bus_error;
  cdc_uint32 m_irq_bus_error_data;
  cdc_isr_callback m_irq_reload;
  cdc_uint32 m_irq_reload_data;
  cdc_isr_callback m_irq_slave_timing_no_signal;
  cdc_uint32 m_irq_slave_timing_no_signal_data;
  cdc_isr_callback m_irq_slave_timing_no_sync;
  cdc_uint32 m_irq_slave_timing_no_sync_data;
  cdc_isr_callback m_irq_fifo_underrun;
  cdc_uint32 m_irq_fifo_underrun_data;
  cdc_isr_callback m_irq_crc_error;
  cdc_uint32 m_irq_crc_error_data;
} cdc_context;

// Platform function API
cdc_bool   cdc_arch_init(cdc_context* a_base, cdc_platform_settings a_platform);
void       cdc_arch_exit(cdc_context* a_base);
cdc_bool   cdc_arch_initIRQ(cdc_context *a_context);
void       cdc_arch_deinitIRQ(cdc_context *a_context);
cdc_ptr    cdc_arch_malloc(cdc_uint32 a_size);
void       cdc_arch_free(cdc_ptr a_ptr);
cdc_uint32 cdc_arch_readReg(cdc_context *a_context, cdc_uint32 a_regAddress);
void       cdc_arch_writeReg(cdc_context *a_context, cdc_uint32 a_regAddress, cdc_uint32 a_value);
cdc_uint32 cdc_arch_readLayerReg(cdc_context *a_context, cdc_uint8 a_layer, cdc_uint32 a_regAddress);
void       cdc_arch_writeLayerReg(cdc_context *a_context, cdc_uint8 a_layer, cdc_uint32 a_regAddress, cdc_uint32 a_value);
int        cdc_arch_queryirq(cdc_context *a_context, int irqmask, int timeout);

// We cannot use floating points in linux kernel mode
#ifdef __linux
cdc_bool cdc_arch_setPixelClk(cdc_uint32 a_clk);
#else
cdc_bool cdc_arch_setPixelClk(cdc_float a_clk);
#endif

// Internal functions
void         cdc_int_setError(cdc_context *a_context, cdc_error_code a_error);
cdc_context *cdc_int_validateContext(cdc_ptr a_context);
cdc_context *cdc_int_validateLayerContext(cdc_ptr a_context, cdc_uint8 a_layer);
void         cdc_int_resetRegisters(cdc_context *a_context);
void         cdc_int_updateBufferLength(cdc_context *a_context, cdc_uint8 a_layer);
void         cdc_int_setEnabled(cdc_context *a_context, cdc_bool a_enable);
cdc_uint16   cdc_int_calculateScalingFactor(cdc_uint16 a_in, cdc_uint16 a_out);
void         cdc_int_updateScalingFactors(cdc_context *a_context, cdc_uint8 a_layer);

#endif // CDC_BASE_H_INCLUDED
