// Seed: 2592317392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input tri0 id_6,
    input tri id_7,
    input tri id_8,
    output wor id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    output uwire id_13
);
  supply1 id_15 = 1;
  assign id_12 = ~1;
  module_0(
      id_15, id_15, id_15, id_15
  );
endmodule
