
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6717)
Generating RTLIL representation for module `\dual_port_ram'.
Generating RTLIL representation for module `\mkDelayWorker32B'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2246.3-2262.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2322.3-2332.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2333.3-2343.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2613.3-2621.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2628.3-2641.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2706.3-2714.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2720.3-2727.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2789.3-2802.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2812.3-2820.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2877.3-2885.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2916.3-2930.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2937.3-2950.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2985.3-3000.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3007.3-3022.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3050.3-3065.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3072.3-3086.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3222.3-3238.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3245.3-3262.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3397.3-3406.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3526.3-3565.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3566.3-3583.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3584.3-3593.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\ResetToBool'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3915.1-3921.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\arSRLFIFO_a'.
Generating RTLIL representation for module `\generic_fifo_sc_a'.
Generating RTLIL representation for module `\arSRLFIFO_b'.
Generating RTLIL representation for module `\generic_fifo_sc_b'.
Generating RTLIL representation for module `\arSRLFIFO_c'.
Generating RTLIL representation for module `\generic_fifo_sc_c'.
Generating RTLIL representation for module `\arSRLFIFO_d'.
Generating RTLIL representation for module `\generic_fifo_sc_d'.
Generating RTLIL representation for module `\SizedFIFO_a'.
Generating RTLIL representation for module `\generic_fifo_sc_f'.
Generating RTLIL representation for module `\SizedFIFO_b'.
Generating RTLIL representation for module `\generic_fifo_sc_g'.
Generating RTLIL representation for module `\SizedFIFO_x'.
Generating RTLIL representation for module `\generic_fifo_sc_x'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   1 design levels: generic_fifo_sc_x   
root of   2 design levels: SizedFIFO_x         
root of   1 design levels: generic_fifo_sc_g   
root of   2 design levels: SizedFIFO_b         
root of   1 design levels: generic_fifo_sc_f   
root of   2 design levels: SizedFIFO_a         
root of   1 design levels: generic_fifo_sc_d   
root of   2 design levels: arSRLFIFO_d         
root of   1 design levels: generic_fifo_sc_c   
root of   2 design levels: arSRLFIFO_c         
root of   1 design levels: generic_fifo_sc_b   
root of   2 design levels: arSRLFIFO_b         
root of   1 design levels: generic_fifo_sc_a   
root of   2 design levels: arSRLFIFO_a         
root of   0 design levels: ResetToBool         
root of   3 design levels: mkDelayWorker32B    
root of   0 design levels: dual_port_ram       
Automatically selected mkDelayWorker32B as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mkDelayWorker32B
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_g
Used module:             \dual_port_ram
Used module:     \ResetToBool
Used module:     \SizedFIFO_x
Used module:         \generic_fifo_sc_x
Used module:     \arSRLFIFO_d
Used module:         \generic_fifo_sc_d
Used module:     \arSRLFIFO_c
Used module:         \generic_fifo_sc_c
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_f
Used module:     \arSRLFIFO_b
Used module:         \generic_fifo_sc_b
Used module:     \arSRLFIFO_a
Used module:         \generic_fifo_sc_a
Parameter \DATA_WIDTH = 256
Parameter \ADDR_WIDTH = 10

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 256
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram'.
Parameter \DATA_WIDTH = 256
Parameter \ADDR_WIDTH = 10
Found cached RTLIL representation for module `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 4

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 4
Found cached RTLIL representation for module `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram'.
Parameter \DATA_WIDTH = 128
Parameter \ADDR_WIDTH = 4

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 128
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram'.
Parameter \DATA_WIDTH = 128
Parameter \ADDR_WIDTH = 4
Found cached RTLIL representation for module `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram'.
Parameter \DATA_WIDTH = 60
Parameter \ADDR_WIDTH = 3

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 60
Parameter \ADDR_WIDTH = 3
Generating RTLIL representation for module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Parameter \DATA_WIDTH = 313
Parameter \ADDR_WIDTH = 3

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 313
Parameter \ADDR_WIDTH = 3
Generating RTLIL representation for module `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram'.
Parameter \DATA_WIDTH = 131
Parameter \ADDR_WIDTH = 2

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 131
Parameter \ADDR_WIDTH = 2
Generating RTLIL representation for module `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram'.

2.9. Analyzing design hierarchy..
Top module:  \mkDelayWorker32B
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_g
Used module:             $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram
Used module:     \ResetToBool
Used module:     \SizedFIFO_x
Used module:         \generic_fifo_sc_x
Used module:             $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram
Used module:     \arSRLFIFO_d
Used module:         \generic_fifo_sc_d
Used module:             $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram
Used module:     \arSRLFIFO_c
Used module:         \generic_fifo_sc_c
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_f
Used module:             $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram
Used module:     \arSRLFIFO_b
Used module:         \generic_fifo_sc_b
Used module:             $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram
Used module:     \arSRLFIFO_a
Used module:         \generic_fifo_sc_a
Used module:     $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram

2.10. Analyzing design hierarchy..
Top module:  \mkDelayWorker32B
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_g
Used module:             $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram
Used module:     \ResetToBool
Used module:     \SizedFIFO_x
Used module:         \generic_fifo_sc_x
Used module:             $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram
Used module:     \arSRLFIFO_d
Used module:         \generic_fifo_sc_d
Used module:             $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram
Used module:     \arSRLFIFO_c
Used module:         \generic_fifo_sc_c
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_f
Used module:             $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram
Used module:     \arSRLFIFO_b
Used module:         \generic_fifo_sc_b
Used module:             $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram
Used module:     \arSRLFIFO_a
Used module:         \generic_fifo_sc_a
Used module:     $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram
Removing unused module `\dual_port_ram'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1513 in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1505 in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1495 in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1487 in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1477 in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1469 in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1459 in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1451 in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1441 in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1433 in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6735$1421 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6726$1411 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6712$1403 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6693$1386 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6684$1373 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6675$1367 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6660$1363 in module generic_fifo_sc_x.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6642$1355 in module generic_fifo_sc_x.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6632$1351 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6330$1341 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6321$1331 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6307$1323 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6288$1306 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6279$1293 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6270$1287 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6255$1283 in module generic_fifo_sc_g.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6237$1275 in module generic_fifo_sc_g.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6227$1271 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5928$1261 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5919$1251 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5905$1243 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5886$1226 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5877$1213 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5868$1207 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5853$1203 in module generic_fifo_sc_f.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5835$1195 in module generic_fifo_sc_f.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5825$1191 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5523$1181 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5514$1171 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5500$1163 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5481$1146 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5472$1133 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5463$1127 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5448$1123 in module generic_fifo_sc_d.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5430$1115 in module generic_fifo_sc_d.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5420$1111 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5119$1101 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5110$1091 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5096$1083 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5077$1066 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5068$1053 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5059$1047 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5044$1043 in module generic_fifo_sc_c.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5026$1035 in module generic_fifo_sc_c.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5016$1031 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4715$1021 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4706$1011 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4692$1003 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4673$986 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4664$973 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4655$967 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4640$963 in module generic_fifo_sc_b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4622$955 in module generic_fifo_sc_b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4612$951 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4315$941 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4306$931 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4292$923 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4273$906 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4264$893 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4255$887 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4240$883 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4222$875 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4212$871 in module generic_fifo_sc_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3915$869 in module ResetToBool.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867 in module mkDelayWorker32B.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3584$866 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3584$866 in module mkDelayWorker32B.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3566$863 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3566$863 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3526$862 in module mkDelayWorker32B.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3397$790 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3397$790 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3245$741 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3222$736 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3072$666 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3050$661 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3007$653 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2985$648 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2937$642 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2916$637 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2877$604 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2812$585 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2789$582 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2720$556 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2706$553 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2628$532 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2613$527 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2333$438 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2322$437 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2246$402 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1531 in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1523 in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
Removed a total of 3 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 59 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1513'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1504_EN[312:0]$1519
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1504_DATA[312:0]$1518
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1504_ADDR[2:0]$1517
     4/4: $0\out2[312:0]
Creating decoders for process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1505'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1503_EN[312:0]$1511
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1503_DATA[312:0]$1510
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1503_ADDR[2:0]$1509
     4/4: $0\out1[312:0]
Creating decoders for process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1495'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1486_EN[59:0]$1501
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1486_DATA[59:0]$1500
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1486_ADDR[2:0]$1499
     4/4: $0\out2[59:0]
Creating decoders for process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1487'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1485_EN[59:0]$1493
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1485_DATA[59:0]$1492
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1485_ADDR[2:0]$1491
     4/4: $0\out1[59:0]
Creating decoders for process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1477'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1468_EN[127:0]$1483
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1468_DATA[127:0]$1482
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1468_ADDR[3:0]$1481
     4/4: $0\out2[127:0]
Creating decoders for process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1469'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1467_EN[127:0]$1475
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1467_DATA[127:0]$1474
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1467_ADDR[3:0]$1473
     4/4: $0\out1[127:0]
Creating decoders for process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1459'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1450_EN[31:0]$1465
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1450_DATA[31:0]$1464
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1450_ADDR[3:0]$1463
     4/4: $0\out2[31:0]
Creating decoders for process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1451'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1449_EN[31:0]$1457
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1449_DATA[31:0]$1456
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1449_ADDR[3:0]$1455
     4/4: $0\out1[31:0]
Creating decoders for process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1441'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1432_EN[255:0]$1447
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1432_DATA[255:0]$1446
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1432_ADDR[9:0]$1445
     4/4: $0\out2[255:0]
Creating decoders for process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1433'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1431_EN[255:0]$1439
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1431_DATA[255:0]$1438
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1431_ADDR[9:0]$1437
     4/4: $0\out1[255:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6735$1421'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6726$1411'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6712$1403'.
     1/1: $0\cnt[2:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6693$1386'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6684$1373'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6675$1367'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6660$1363'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6642$1355'.
     1/1: $0\rp[1:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6632$1351'.
     1/1: $0\wp[1:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6330$1341'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6321$1331'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6307$1323'.
     1/1: $0\cnt[3:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6288$1306'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6279$1293'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6270$1287'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6255$1283'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6237$1275'.
     1/1: $0\rp[2:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6227$1271'.
     1/1: $0\wp[2:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5928$1261'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5919$1251'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5905$1243'.
     1/1: $0\cnt[3:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5886$1226'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5877$1213'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5868$1207'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5853$1203'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5835$1195'.
     1/1: $0\rp[2:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5825$1191'.
     1/1: $0\wp[2:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5523$1181'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5514$1171'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5500$1163'.
     1/1: $0\cnt[4:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5481$1146'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5472$1133'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5463$1127'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5448$1123'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5430$1115'.
     1/1: $0\rp[3:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5420$1111'.
     1/1: $0\wp[3:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5119$1101'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5110$1091'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5096$1083'.
     1/1: $0\cnt[4:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5077$1066'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5068$1053'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5059$1047'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5044$1043'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5026$1035'.
     1/1: $0\rp[3:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5016$1031'.
     1/1: $0\wp[3:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4715$1021'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4706$1011'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4692$1003'.
     1/1: $0\cnt[4:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4673$986'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4664$973'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4655$967'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4640$963'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4622$955'.
     1/1: $0\rp[3:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4612$951'.
     1/1: $0\wp[3:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4315$941'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4306$931'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4292$923'.
     1/1: $0\cnt[4:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4273$906'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4264$893'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4255$887'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4240$883'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4222$875'.
     1/1: $0\rp[3:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4212$871'.
     1/1: $0\wp[3:0]
Creating decoders for process `\ResetToBool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3915$869'.
     1/1: $1\VAL[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
     1/103: $0\zeroLengthMesg[0:0]
     2/103: $0\wsiWordsRemain[11:0]
     3/103: $0\wsiS_trafficSticky[0:0]
     4/103: $0\wsiS_tBusyCount[31:0]
     5/103: $0\wsiS_statusR[7:0]
     6/103: $0\wsiS_reqFifo_countReg[1:0]
     7/103: $0\wsiS_peerIsReady[0:0]
     8/103: $0\wsiS_pMesgCount[31:0]
     9/103: $0\wsiS_operateD[0:0]
    10/103: $0\wsiS_iMesgCount[31:0]
    11/103: $0\wsiS_errorSticky[0:0]
    12/103: $0\wsiS_burstKind[1:0]
    13/103: $0\wsiM_trafficSticky[0:0]
    14/103: $0\wsiM_tBusyCount[31:0]
    15/103: $0\wsiM_statusR[7:0]
    16/103: $0\wsiM_sThreadBusy_d[0:0]
    17/103: $0\wsiM_reqFifo_q_1[312:0]
    18/103: $0\wsiM_reqFifo_q_0[312:0]
    19/103: $0\wsiM_reqFifo_c_r[1:0]
    20/103: $0\wsiM_peerIsReady[0:0]
    21/103: $0\wsiM_pMesgCount[31:0]
    22/103: $0\wsiM_operateD[0:0]
    23/103: $0\wsiM_iMesgCount[31:0]
    24/103: $0\wsiM_errorSticky[0:0]
    25/103: $0\wsiM_burstKind[1:0]
    26/103: $0\wrtSerUnroll[15:0]
    27/103: $0\wrtSerStage_3[31:0]
    28/103: $0\wrtSerStage_2[31:0]
    29/103: $0\wrtSerStage_1[31:0]
    30/103: $0\wrtSerStage[31:0]
    31/103: $0\wrtSerPos[1:0]
    32/103: $0\wrtSerMeta[31:0]
    33/103: $0\wrtSerAddr[31:0]
    34/103: $0\wrtDutyCount[2:0]
    35/103: $0\wmemi_trafficSticky[0:0]
    36/103: $0\wmemi_statusR[7:0]
    37/103: $0\wmemi_reqF_q_1[51:0]
    38/103: $0\wmemi_reqF_q_0[51:0]
    39/103: $0\wmemi_reqF_c_r[1:0]
    40/103: $0\wmemi_peerIsReady[0:0]
    41/103: $0\wmemi_operateD[0:0]
    42/103: $0\wmemi_errorSticky[0:0]
    43/103: $0\wmemi_dhF_q_1[145:0]
    44/103: $0\wmemi_dhF_q_0[145:0]
    45/103: $0\wmemi_dhF_c_r[1:0]
    46/103: $0\wmemi_busyWithMessage[0:0]
    47/103: $0\wmemiWrReq[31:0]
    48/103: $0\wmemiRdResp[31:0]
    49/103: $0\wmemiRdReq[31:0]
    50/103: $0\wci_sThreadBusy_d[0:0]
    51/103: $0\wci_sFlagReg[0:0]
    52/103: $0\wci_respF_q_1[33:0]
    53/103: $0\wci_respF_q_0[33:0]
    54/103: $0\wci_respF_c_r[1:0]
    55/103: $0\wci_reqF_countReg[1:0]
    56/103: $0\wci_nState[2:0]
    57/103: $0\wci_illegalEdge[0:0]
    58/103: $0\wci_ctlOpActive[0:0]
    59/103: $0\wci_ctlAckReg[0:0]
    60/103: $0\wci_cState[2:0]
    61/103: $0\wci_cEdge[2:0]
    62/103: $0\unrollCnt[15:0]
    63/103: $0\readyToRequest[0:0]
    64/103: $0\readyToPush[0:0]
    65/103: $0\readMeta[31:0]
    66/103: $0\rdSyncWord[0:0]
    67/103: $0\rdSerUnroll[15:0]
    68/103: $0\rdSerStage_3[31:0]
    69/103: $0\rdSerStage_2[31:0]
    70/103: $0\rdSerStage_1[31:0]
    71/103: $0\rdSerStage[31:0]
    72/103: $0\rdSerPos[1:0]
    73/103: $0\rdSerMeta[31:0]
    74/103: $0\rdSerEmpty[0:0]
    75/103: $0\rdSerAddr[31:0]
    76/103: $0\preciseBurst[0:0]
    77/103: $0\opcode[8:0]
    78/103: $0\mesgWtCount[31:0]
    79/103: $0\mesgWF_rWrPtr[10:0]
    80/103: $0\mesgWF_rRdPtr[10:0]
    81/103: $0\mesgWF_rCache[267:0]
    82/103: $0\mesgReqValid[0:0]
    83/103: $0\mesgRdCount[31:0]
    84/103: $0\mesgRF_rWrPtr[10:0]
    85/103: $0\mesgRF_rRdPtr[10:0]
    86/103: $0\mesgRF_rCache[267:0]
    87/103: $0\mesgLengthSoFar[13:0]
    88/103: $0\mesgLength[14:0]
    89/103: $0\impreciseBurst[0:0]
    90/103: $0\endOfMessage[0:0]
    91/103: $0\doAbort[0:0]
    92/103: $0\dlyWordsStored_value[19:0]
    93/103: $0\dlyWAG[19:0]
    94/103: $0\dlyReadCredit_value[7:0]
    95/103: $0\dlyRAG[19:0]
    96/103: $0\dlyHoldoffCycles[31:0]
    97/103: $0\dlyHoldoffBytes[31:0]
    98/103: $0\dlyCtrl[31:0]
    99/103: $0\cyclesPassed[31:0]
   100/103: $0\bytesWritten[31:0]
   101/103: $0\bytesRead[31:0]
   102/103: $0\blockDelayWrite[0:0]
   103/103: $0\abortCount[31:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3584$866'.
     1/1: $1\CASE_wrtSerPos_0b1_0_1_1_1_2_1_3_0b1__q1[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3566$863'.
     1/1: $1\IF_wrtSerPos_11_EQ_0_12_OR_wrtSerPos_11_EQ_1_1_ETC___d904[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3526$862'.
     1/1: $1\x_data__h21804[31:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3397$790'.
     1/1: $1\metaRF__D_IN[31:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3245$741'.
     1/1: $1\wsiM_reqFifo_q_1__D_IN[312:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3222$736'.
     1/1: $1\wsiM_reqFifo_q_0__D_IN[312:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3072$666'.
     1/1: $1\wmemi_reqF_q_1__D_IN[51:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3050$661'.
     1/1: $1\wmemi_reqF_q_0__D_IN[51:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3007$653'.
     1/1: $1\wmemi_dhF_q_1__D_IN[145:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2985$648'.
     1/1: $1\wmemi_dhF_q_0__D_IN[145:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2937$642'.
     1/1: $1\wci_respF_q_1__D_IN[33:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2916$637'.
     1/1: $1\wci_respF_q_0__D_IN[33:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2877$604'.
     1/1: $1\wci_nState__D_IN[2:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2812$585'.
     1/1: $1\readyToPush__D_IN[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2789$582'.
     1/1: $1\rdSyncWord__D_IN[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2720$556'.
     1/1: $1\preciseBurst__D_IN[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2706$553'.
     1/1: $1\opcode__D_IN[8:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2628$532'.
     1/1: $1\mesgLength__D_IN[14:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2613$527'.
     1/1: $1\impreciseBurst__D_IN[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2333$438'.
     1/1: $1\MUX_wide16Fa__enq_1__VAL_1[127:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2322$437'.
     1/1: $1\MUX_wide16Fa__enq_1__VAL_2[127:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2246$402'.
     1/1: $1\MUX_wci_respF_q_0__write_1__VAL_2[33:0]
Creating decoders for process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1531'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1522_EN[130:0]$1537
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1522_DATA[130:0]$1536
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1522_ADDR[1:0]$1535
     4/4: $0\out2[130:0]
Creating decoders for process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1523'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1521_EN[130:0]$1529
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1521_DATA[130:0]$1528
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1521_ADDR[1:0]$1527
     4/4: $0\out1[130:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\ResetToBool.\VAL' from process `\ResetToBool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3915$869': $auto$proc_dlatch.cc:427:proc_dlatch$2952
No latch inferred for signal `\mkDelayWorker32B.\CASE_wrtSerPos_0b1_0_1_1_1_2_1_3_0b1__q1' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3584$866'.
No latch inferred for signal `\mkDelayWorker32B.\IF_wrtSerPos_11_EQ_0_12_OR_wrtSerPos_11_EQ_1_1_ETC___d904' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3566$863'.
No latch inferred for signal `\mkDelayWorker32B.\x_data__h21804' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3526$862'.
No latch inferred for signal `\mkDelayWorker32B.\metaRF__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3397$790'.
No latch inferred for signal `\mkDelayWorker32B.\wsiM_reqFifo_q_1__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3245$741'.
No latch inferred for signal `\mkDelayWorker32B.\wsiM_reqFifo_q_0__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3222$736'.
No latch inferred for signal `\mkDelayWorker32B.\wmemi_reqF_q_1__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3072$666'.
No latch inferred for signal `\mkDelayWorker32B.\wmemi_reqF_q_0__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3050$661'.
No latch inferred for signal `\mkDelayWorker32B.\wmemi_dhF_q_1__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3007$653'.
No latch inferred for signal `\mkDelayWorker32B.\wmemi_dhF_q_0__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2985$648'.
No latch inferred for signal `\mkDelayWorker32B.\wci_respF_q_1__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2937$642'.
No latch inferred for signal `\mkDelayWorker32B.\wci_respF_q_0__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2916$637'.
No latch inferred for signal `\mkDelayWorker32B.\wci_nState__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2877$604'.
No latch inferred for signal `\mkDelayWorker32B.\readyToPush__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2812$585'.
No latch inferred for signal `\mkDelayWorker32B.\rdSyncWord__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2789$582'.
No latch inferred for signal `\mkDelayWorker32B.\preciseBurst__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2720$556'.
No latch inferred for signal `\mkDelayWorker32B.\opcode__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2706$553'.
No latch inferred for signal `\mkDelayWorker32B.\mesgLength__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2628$532'.
No latch inferred for signal `\mkDelayWorker32B.\impreciseBurst__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2613$527'.
No latch inferred for signal `\mkDelayWorker32B.\MUX_wide16Fa__enq_1__VAL_1' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2333$438'.
No latch inferred for signal `\mkDelayWorker32B.\MUX_wide16Fa__enq_1__VAL_2' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2322$437'.
No latch inferred for signal `\mkDelayWorker32B.\MUX_wci_respF_q_0__write_1__VAL_2' from process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2246$402'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.\out2' using process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1513'.
  created $dff cell `$procdff$2953' with positive edge clock.
Creating register for signal `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1504_ADDR' using process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1513'.
  created $dff cell `$procdff$2954' with positive edge clock.
Creating register for signal `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1504_DATA' using process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1513'.
  created $dff cell `$procdff$2955' with positive edge clock.
Creating register for signal `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1504_EN' using process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1513'.
  created $dff cell `$procdff$2956' with positive edge clock.
Creating register for signal `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.\out1' using process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1505'.
  created $dff cell `$procdff$2957' with positive edge clock.
Creating register for signal `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1503_ADDR' using process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1505'.
  created $dff cell `$procdff$2958' with positive edge clock.
Creating register for signal `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1503_DATA' using process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1505'.
  created $dff cell `$procdff$2959' with positive edge clock.
Creating register for signal `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1503_EN' using process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1505'.
  created $dff cell `$procdff$2960' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.\out2' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1495'.
  created $dff cell `$procdff$2961' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1486_ADDR' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1495'.
  created $dff cell `$procdff$2962' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1486_DATA' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1495'.
  created $dff cell `$procdff$2963' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1486_EN' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1495'.
  created $dff cell `$procdff$2964' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.\out1' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1487'.
  created $dff cell `$procdff$2965' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1485_ADDR' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1487'.
  created $dff cell `$procdff$2966' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1485_DATA' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1487'.
  created $dff cell `$procdff$2967' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1485_EN' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1487'.
  created $dff cell `$procdff$2968' with positive edge clock.
Creating register for signal `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.\out2' using process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1477'.
  created $dff cell `$procdff$2969' with positive edge clock.
Creating register for signal `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1468_ADDR' using process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1477'.
  created $dff cell `$procdff$2970' with positive edge clock.
Creating register for signal `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1468_DATA' using process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1477'.
  created $dff cell `$procdff$2971' with positive edge clock.
Creating register for signal `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1468_EN' using process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1477'.
  created $dff cell `$procdff$2972' with positive edge clock.
Creating register for signal `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.\out1' using process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1469'.
  created $dff cell `$procdff$2973' with positive edge clock.
Creating register for signal `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1467_ADDR' using process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1469'.
  created $dff cell `$procdff$2974' with positive edge clock.
Creating register for signal `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1467_DATA' using process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1469'.
  created $dff cell `$procdff$2975' with positive edge clock.
Creating register for signal `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1467_EN' using process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1469'.
  created $dff cell `$procdff$2976' with positive edge clock.
Creating register for signal `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.\out2' using process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1459'.
  created $dff cell `$procdff$2977' with positive edge clock.
Creating register for signal `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1450_ADDR' using process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1459'.
  created $dff cell `$procdff$2978' with positive edge clock.
Creating register for signal `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1450_DATA' using process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1459'.
  created $dff cell `$procdff$2979' with positive edge clock.
Creating register for signal `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1450_EN' using process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1459'.
  created $dff cell `$procdff$2980' with positive edge clock.
Creating register for signal `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.\out1' using process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1451'.
  created $dff cell `$procdff$2981' with positive edge clock.
Creating register for signal `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1449_ADDR' using process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1451'.
  created $dff cell `$procdff$2982' with positive edge clock.
Creating register for signal `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1449_DATA' using process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1451'.
  created $dff cell `$procdff$2983' with positive edge clock.
Creating register for signal `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1449_EN' using process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1451'.
  created $dff cell `$procdff$2984' with positive edge clock.
Creating register for signal `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.\out2' using process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1441'.
  created $dff cell `$procdff$2985' with positive edge clock.
Creating register for signal `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1432_ADDR' using process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1441'.
  created $dff cell `$procdff$2986' with positive edge clock.
Creating register for signal `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1432_DATA' using process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1441'.
  created $dff cell `$procdff$2987' with positive edge clock.
Creating register for signal `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1432_EN' using process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1441'.
  created $dff cell `$procdff$2988' with positive edge clock.
Creating register for signal `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.\out1' using process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1433'.
  created $dff cell `$procdff$2989' with positive edge clock.
Creating register for signal `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1431_ADDR' using process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1433'.
  created $dff cell `$procdff$2990' with positive edge clock.
Creating register for signal `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1431_DATA' using process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1433'.
  created $dff cell `$procdff$2991' with positive edge clock.
Creating register for signal `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1431_EN' using process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1433'.
  created $dff cell `$procdff$2992' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\full_n_r' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6735$1421'.
  created $dff cell `$procdff$2993' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\empty_n_r' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6726$1411'.
  created $dff cell `$procdff$2994' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\cnt' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6712$1403'.
  created $dff cell `$procdff$2995' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\empty_r' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6693$1386'.
  created $dff cell `$procdff$2996' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\full_r' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6684$1373'.
  created $dff cell `$procdff$2997' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\gb2' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6675$1367'.
  created $dff cell `$procdff$2998' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\gb' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6660$1363'.
  created $dff cell `$procdff$2999' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\rp' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6642$1355'.
  created $dff cell `$procdff$3000' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\wp' using process `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6632$1351'.
  created $dff cell `$procdff$3001' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\full_n_r' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6330$1341'.
  created $dff cell `$procdff$3002' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\empty_n_r' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6321$1331'.
  created $dff cell `$procdff$3003' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\cnt' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6307$1323'.
  created $dff cell `$procdff$3004' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\empty_r' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6288$1306'.
  created $dff cell `$procdff$3005' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\full_r' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6279$1293'.
  created $dff cell `$procdff$3006' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\gb2' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6270$1287'.
  created $dff cell `$procdff$3007' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\gb' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6255$1283'.
  created $dff cell `$procdff$3008' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\rp' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6237$1275'.
  created $dff cell `$procdff$3009' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\wp' using process `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6227$1271'.
  created $dff cell `$procdff$3010' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\full_n_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5928$1261'.
  created $dff cell `$procdff$3011' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\empty_n_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5919$1251'.
  created $dff cell `$procdff$3012' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\cnt' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5905$1243'.
  created $dff cell `$procdff$3013' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\empty_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5886$1226'.
  created $dff cell `$procdff$3014' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\full_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5877$1213'.
  created $dff cell `$procdff$3015' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\gb2' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5868$1207'.
  created $dff cell `$procdff$3016' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\gb' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5853$1203'.
  created $dff cell `$procdff$3017' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\rp' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5835$1195'.
  created $dff cell `$procdff$3018' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\wp' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5825$1191'.
  created $dff cell `$procdff$3019' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\full_n_r' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5523$1181'.
  created $dff cell `$procdff$3020' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\empty_n_r' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5514$1171'.
  created $dff cell `$procdff$3021' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\cnt' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5500$1163'.
  created $dff cell `$procdff$3022' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\empty_r' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5481$1146'.
  created $dff cell `$procdff$3023' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\full_r' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5472$1133'.
  created $dff cell `$procdff$3024' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\gb2' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5463$1127'.
  created $dff cell `$procdff$3025' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\gb' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5448$1123'.
  created $dff cell `$procdff$3026' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\rp' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5430$1115'.
  created $dff cell `$procdff$3027' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\wp' using process `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5420$1111'.
  created $dff cell `$procdff$3028' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\full_n_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5119$1101'.
  created $dff cell `$procdff$3029' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\empty_n_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5110$1091'.
  created $dff cell `$procdff$3030' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\cnt' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5096$1083'.
  created $dff cell `$procdff$3031' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\empty_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5077$1066'.
  created $dff cell `$procdff$3032' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\full_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5068$1053'.
  created $dff cell `$procdff$3033' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\gb2' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5059$1047'.
  created $dff cell `$procdff$3034' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\gb' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5044$1043'.
  created $dff cell `$procdff$3035' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\rp' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5026$1035'.
  created $dff cell `$procdff$3036' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\wp' using process `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5016$1031'.
  created $dff cell `$procdff$3037' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\full_n_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4715$1021'.
  created $dff cell `$procdff$3038' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\empty_n_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4706$1011'.
  created $dff cell `$procdff$3039' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\cnt' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4692$1003'.
  created $dff cell `$procdff$3040' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\empty_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4673$986'.
  created $dff cell `$procdff$3041' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\full_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4664$973'.
  created $dff cell `$procdff$3042' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\gb2' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4655$967'.
  created $dff cell `$procdff$3043' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\gb' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4640$963'.
  created $dff cell `$procdff$3044' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\rp' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4622$955'.
  created $dff cell `$procdff$3045' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\wp' using process `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4612$951'.
  created $dff cell `$procdff$3046' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\full_n_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4315$941'.
  created $dff cell `$procdff$3047' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\empty_n_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4306$931'.
  created $dff cell `$procdff$3048' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\cnt' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4292$923'.
  created $dff cell `$procdff$3049' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\empty_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4273$906'.
  created $dff cell `$procdff$3050' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\full_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4264$893'.
  created $dff cell `$procdff$3051' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb2' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4255$887'.
  created $dff cell `$procdff$3052' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4240$883'.
  created $dff cell `$procdff$3053' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\rp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4222$875'.
  created $dff cell `$procdff$3054' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\wp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4212$871'.
  created $dff cell `$procdff$3055' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\abortCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3056' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\blockDelayWrite' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3057' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\bytesRead' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3058' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\bytesWritten' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3059' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\cyclesPassed' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3060' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyCtrl' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3061' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyHoldoffBytes' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3062' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyHoldoffCycles' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3063' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyRAG' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3064' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyReadCredit_value' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3065' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyWAG' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3066' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyWordsStored_value' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3067' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\doAbort' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3068' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\endOfMessage' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\impreciseBurst' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3070' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgLength' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgLengthSoFar' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3072' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgRF_rCache' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgRF_rRdPtr' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3074' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgRF_rWrPtr' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3075' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgRdCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgReqValid' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3077' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgWF_rCache' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3078' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgWF_rRdPtr' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3079' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgWF_rWrPtr' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3080' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgWtCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\opcode' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\preciseBurst' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerAddr' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerEmpty' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerMeta' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerPos' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerStage' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerStage_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerStage_2' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerStage_3' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerUnroll' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSyncWord' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3093' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\readMeta' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3094' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\readyToPush' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3095' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\readyToRequest' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3096' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\unrollCnt' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3097' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_cEdge' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3098' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_cState' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_ctlAckReg' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3100' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_ctlOpActive' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3101' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_illegalEdge' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_nState' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3103' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_reqF_countReg' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3104' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_respF_c_r' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_respF_q_0' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3106' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_respF_q_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3107' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_sFlagReg' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_sThreadBusy_d' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3109' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemiRdReq' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3110' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemiRdResp' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3111' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemiWrReq' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3112' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_busyWithMessage' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3113' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_dhF_c_r' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3114' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_dhF_q_0' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3115' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_dhF_q_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3116' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_errorSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3117' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_operateD' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3118' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_peerIsReady' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3119' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_reqF_c_r' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3120' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_reqF_q_0' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3121' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_reqF_q_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3122' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_statusR' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3123' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_trafficSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3124' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtDutyCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3125' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerAddr' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3126' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerMeta' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3127' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerPos' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3128' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerStage' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3129' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerStage_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3130' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerStage_2' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerStage_3' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3132' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerUnroll' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3133' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_burstKind' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3134' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_errorSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3135' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_iMesgCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3136' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_operateD' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3137' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_pMesgCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3138' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_peerIsReady' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3139' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_reqFifo_c_r' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3140' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_reqFifo_q_0' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3141' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_reqFifo_q_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3142' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_sThreadBusy_d' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3143' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_statusR' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3144' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_tBusyCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3145' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_trafficSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3146' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_burstKind' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3147' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_errorSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_iMesgCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3149' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_operateD' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3150' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_pMesgCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_peerIsReady' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_reqFifo_countReg' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_statusR' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_tBusyCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_trafficSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiWordsRemain' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\zeroLengthMesg' using process `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.\out2' using process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1531'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1522_ADDR' using process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1531'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1522_DATA' using process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1531'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:44$1522_EN' using process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1531'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.\out1' using process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1523'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1521_ADDR' using process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1523'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1521_DATA' using process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1523'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:35$1521_EN' using process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1523'.
  created $dff cell `$procdff$3166' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1513'.
Removing empty process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1513'.
Found and cleaned up 1 empty switch in `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1505'.
Removing empty process `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1505'.
Found and cleaned up 1 empty switch in `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1495'.
Removing empty process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1495'.
Found and cleaned up 1 empty switch in `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1487'.
Removing empty process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1487'.
Found and cleaned up 1 empty switch in `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1477'.
Removing empty process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1477'.
Found and cleaned up 1 empty switch in `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1469'.
Removing empty process `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1469'.
Found and cleaned up 1 empty switch in `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1459'.
Removing empty process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1459'.
Found and cleaned up 1 empty switch in `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1451'.
Removing empty process `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1451'.
Found and cleaned up 1 empty switch in `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1441'.
Removing empty process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1441'.
Found and cleaned up 1 empty switch in `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1433'.
Removing empty process `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1433'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6735$1421'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6735$1421'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6726$1411'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6726$1411'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6712$1403'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6712$1403'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6693$1386'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6693$1386'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6684$1373'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6684$1373'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6675$1367'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6675$1367'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6660$1363'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6660$1363'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6642$1355'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6642$1355'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6632$1351'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6632$1351'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6330$1341'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6330$1341'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6321$1331'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6321$1331'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6307$1323'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6307$1323'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6288$1306'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6288$1306'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6279$1293'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6279$1293'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6270$1287'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6270$1287'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6255$1283'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6255$1283'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6237$1275'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6237$1275'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6227$1271'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6227$1271'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5928$1261'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5928$1261'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5919$1251'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5919$1251'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5905$1243'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5905$1243'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5886$1226'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5886$1226'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5877$1213'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5877$1213'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5868$1207'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5868$1207'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5853$1203'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5853$1203'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5835$1195'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5835$1195'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5825$1191'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5825$1191'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5523$1181'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5523$1181'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5514$1171'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5514$1171'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5500$1163'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5500$1163'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5481$1146'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5481$1146'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5472$1133'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5472$1133'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5463$1127'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5463$1127'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5448$1123'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5448$1123'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5430$1115'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5430$1115'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5420$1111'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5420$1111'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5119$1101'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5119$1101'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5110$1091'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5110$1091'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5096$1083'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5096$1083'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5077$1066'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5077$1066'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5068$1053'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5068$1053'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5059$1047'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5059$1047'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5044$1043'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5044$1043'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5026$1035'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5026$1035'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5016$1031'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5016$1031'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4715$1021'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4715$1021'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4706$1011'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4706$1011'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4692$1003'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4692$1003'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4673$986'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4673$986'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4664$973'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4664$973'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4655$967'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4655$967'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4640$963'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4640$963'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4622$955'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4622$955'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4612$951'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4612$951'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4315$941'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4315$941'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4306$931'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4306$931'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4292$923'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4292$923'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4273$906'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4273$906'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4264$893'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4264$893'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4255$887'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4255$887'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4240$883'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4240$883'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4222$875'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4222$875'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4212$871'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4212$871'.
Found and cleaned up 1 empty switch in `\ResetToBool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3915$869'.
Removing empty process `ResetToBool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3915$869'.
Found and cleaned up 104 empty switches in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3597$867'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3584$866'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3584$866'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3566$863'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3566$863'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3526$862'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3526$862'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3397$790'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3397$790'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3245$741'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3245$741'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3222$736'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3222$736'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3072$666'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3072$666'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3050$661'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3050$661'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3007$653'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3007$653'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2985$648'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2985$648'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2937$642'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2937$642'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2916$637'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2916$637'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2877$604'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2877$604'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2812$585'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2812$585'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2789$582'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2789$582'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2720$556'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2720$556'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2706$553'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2706$553'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2628$532'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2628$532'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2613$527'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2613$527'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2333$438'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2333$438'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2322$437'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2322$437'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2246$402'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2246$402'.
Found and cleaned up 1 empty switch in `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1531'.
Removing empty process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:42$1531'.
Found and cleaned up 1 empty switch in `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1523'.
Removing empty process `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:33$1523'.
Cleaned up 377 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
Optimizing module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
Optimizing module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
Optimizing module generic_fifo_sc_x.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_x.
Optimizing module generic_fifo_sc_g.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_b.
Optimizing module generic_fifo_sc_f.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_a.
Optimizing module generic_fifo_sc_d.
<suppressed ~9 debug messages>
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_c.
<suppressed ~9 debug messages>
Optimizing module arSRLFIFO_c.
Optimizing module generic_fifo_sc_b.
<suppressed ~9 debug messages>
Optimizing module arSRLFIFO_b.
Optimizing module generic_fifo_sc_a.
<suppressed ~9 debug messages>
Optimizing module arSRLFIFO_a.
Optimizing module ResetToBool.
<suppressed ~6 debug messages>
Optimizing module mkDelayWorker32B.
<suppressed ~226 debug messages>
Optimizing module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
Optimizing module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
Optimizing module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
Optimizing module generic_fifo_sc_x.
Optimizing module SizedFIFO_x.
Optimizing module generic_fifo_sc_g.
Optimizing module SizedFIFO_b.
Optimizing module generic_fifo_sc_f.
Optimizing module SizedFIFO_a.
Optimizing module generic_fifo_sc_d.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_c.
Optimizing module arSRLFIFO_c.
Optimizing module generic_fifo_sc_b.
Optimizing module arSRLFIFO_b.
Optimizing module generic_fifo_sc_a.
Optimizing module arSRLFIFO_a.
Optimizing module ResetToBool.
Optimizing module mkDelayWorker32B.
Optimizing module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram'.
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram'.
Finding identical cells in module `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram'.
Finding identical cells in module `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram'.
Finding identical cells in module `\generic_fifo_sc_x'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\generic_fifo_sc_g'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_f'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\generic_fifo_sc_d'.
<suppressed ~57 debug messages>
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_c'.
<suppressed ~57 debug messages>
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_b'.
<suppressed ~57 debug messages>
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~57 debug messages>
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\mkDelayWorker32B'.
<suppressed ~738 debug messages>
Finding identical cells in module `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram'.
Removed a total of 379 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_x..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_g..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \arSRLFIFO_d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \arSRLFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \arSRLFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \arSRLFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkDelayWorker32B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~238 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$1552:
      Old ports: A=313'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=313'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1552_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1552_Y [0]
      New connections: $procmux$1552_Y [312:1] = { $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] $procmux$1552_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1540:
      Old ports: A=313'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=313'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1540_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1540_Y [0]
      New connections: $procmux$1540_Y [312:1] = { $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] $procmux$1540_Y [0] }
  Optimizing cells in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$1576:
      Old ports: A=60'000000000000000000000000000000000000000000000000000000000000, B=60'111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1576_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1576_Y [0]
      New connections: $procmux$1576_Y [59:1] = { $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] $procmux$1576_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1564:
      Old ports: A=60'000000000000000000000000000000000000000000000000000000000000, B=60'111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1564_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1564_Y [0]
      New connections: $procmux$1564_Y [59:1] = { $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] $procmux$1564_Y [0] }
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
  Optimizing cells in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$1600:
      Old ports: A=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1600_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1600_Y [0]
      New connections: $procmux$1600_Y [127:1] = { $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] $procmux$1600_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1588:
      Old ports: A=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1588_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1588_Y [0]
      New connections: $procmux$1588_Y [127:1] = { $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] $procmux$1588_Y [0] }
  Optimizing cells in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
  Optimizing cells in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$1624:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1624_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1624_Y [0]
      New connections: $procmux$1624_Y [31:1] = { $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] $procmux$1624_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1612:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1612_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1612_Y [0]
      New connections: $procmux$1612_Y [31:1] = { $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] $procmux$1612_Y [0] }
  Optimizing cells in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
  Optimizing cells in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$1648:
      Old ports: A=256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=256'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1648_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1648_Y [0]
      New connections: $procmux$1648_Y [255:1] = { $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] $procmux$1648_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1636:
      Old ports: A=256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=256'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$1636_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1636_Y [0]
      New connections: $procmux$1636_Y [255:1] = { $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] $procmux$1636_Y [0] }
  Optimizing cells in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
  Optimizing cells in module \generic_fifo_sc_x.
  Optimizing cells in module \SizedFIFO_x.
  Optimizing cells in module \generic_fifo_sc_g.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \generic_fifo_sc_d.
  Optimizing cells in module \arSRLFIFO_d.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \arSRLFIFO_c.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \arSRLFIFO_b.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \arSRLFIFO_a.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \mkDelayWorker32B.
    New ctrl vector for $pmux cell $procmux$2791: { $auto$opt_reduce.cc:134:opt_mux$3180 $procmux$2792_CMP }
    New ctrl vector for $pmux cell $procmux$2786: $auto$opt_reduce.cc:134:opt_mux$3182
  Optimizing cells in module \mkDelayWorker32B.
  Optimizing cells in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$2931:
      Old ports: A=131'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=131'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$2931_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2931_Y [0]
      New connections: $procmux$2931_Y [130:1] = { $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] $procmux$2931_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2919:
      Old ports: A=131'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=131'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$2919_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2919_Y [0]
      New connections: $procmux$2919_Y [130:1] = { $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] $procmux$2919_Y [0] }
  Optimizing cells in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
Performed a total of 14 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram'.
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram'.
Finding identical cells in module `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram'.
Finding identical cells in module `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram'.
Finding identical cells in module `\generic_fifo_sc_x'.
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\generic_fifo_sc_g'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_f'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\generic_fifo_sc_d'.
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\mkDelayWorker32B'.
<suppressed ~24 debug messages>
Finding identical cells in module `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram'.
Removed a total of 8 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$2953 ($dff) from module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:47$1520_DATA, Q = \out2).
Adding EN signal on $procdff$2957 ($dff) from module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:38$1512_DATA, Q = \out1).
Adding EN signal on $procdff$2961 ($dff) from module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:47$1502_DATA, Q = \out2).
Adding EN signal on $procdff$2965 ($dff) from module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:38$1494_DATA, Q = \out1).
Adding EN signal on $procdff$2969 ($dff) from module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:47$1484_DATA, Q = \out2).
Adding EN signal on $procdff$2973 ($dff) from module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:38$1476_DATA, Q = \out1).
Adding EN signal on $procdff$2977 ($dff) from module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:47$1466_DATA, Q = \out2).
Adding EN signal on $procdff$2981 ($dff) from module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:38$1458_DATA, Q = \out1).
Adding EN signal on $procdff$2985 ($dff) from module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:47$1448_DATA, Q = \out2).
Adding EN signal on $procdff$2989 ($dff) from module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:38$1440_DATA, Q = \out1).
Adding SRST signal on $procdff$2993 ($dff) from module generic_fifo_sc_x (D = $procmux$1662_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3193 ($sdff) from module generic_fifo_sc_x (D = $procmux$1662_Y, Q = \full_n_r).
Adding SRST signal on $procdff$2994 ($dff) from module generic_fifo_sc_x (D = $procmux$1673_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3201 ($sdff) from module generic_fifo_sc_x (D = $procmux$1673_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$2995 ($dff) from module generic_fifo_sc_x (D = $procmux$1684_Y, Q = \cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3209 ($sdff) from module generic_fifo_sc_x (D = $procmux$1684_Y, Q = \cnt).
Adding SRST signal on $procdff$2996 ($dff) from module generic_fifo_sc_x (D = $procmux$1695_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3217 ($sdff) from module generic_fifo_sc_x (D = $procmux$1695_Y, Q = \empty_r).
Adding SRST signal on $procdff$2997 ($dff) from module generic_fifo_sc_x (D = $procmux$1706_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3225 ($sdff) from module generic_fifo_sc_x (D = $procmux$1706_Y, Q = \full_r).
Adding SRST signal on $procdff$2998 ($dff) from module generic_fifo_sc_x (D = $procmux$1717_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3233 ($sdff) from module generic_fifo_sc_x (D = $procmux$1717_Y, Q = \gb2).
Adding SRST signal on $procdff$2999 ($dff) from module generic_fifo_sc_x (D = $procmux$1728_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3241 ($sdff) from module generic_fifo_sc_x (D = $procmux$1728_Y, Q = \gb).
Adding SRST signal on $procdff$3000 ($dff) from module generic_fifo_sc_x (D = $procmux$1736_Y, Q = \rp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3249 ($sdff) from module generic_fifo_sc_x (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6649$1357_Y, Q = \rp).
Adding SRST signal on $procdff$3001 ($dff) from module generic_fifo_sc_x (D = $procmux$1744_Y, Q = \wp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3255 ($sdff) from module generic_fifo_sc_x (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6639$1353_Y, Q = \wp).
Adding SRST signal on $procdff$3002 ($dff) from module generic_fifo_sc_g (D = $procmux$1755_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3261 ($sdff) from module generic_fifo_sc_g (D = $procmux$1755_Y, Q = \full_n_r).
Adding SRST signal on $procdff$3003 ($dff) from module generic_fifo_sc_g (D = $procmux$1766_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3269 ($sdff) from module generic_fifo_sc_g (D = $procmux$1766_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$3004 ($dff) from module generic_fifo_sc_g (D = $procmux$1777_Y, Q = \cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3277 ($sdff) from module generic_fifo_sc_g (D = $procmux$1777_Y, Q = \cnt).
Adding SRST signal on $procdff$3005 ($dff) from module generic_fifo_sc_g (D = $procmux$1788_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3285 ($sdff) from module generic_fifo_sc_g (D = $procmux$1788_Y, Q = \empty_r).
Adding SRST signal on $procdff$3006 ($dff) from module generic_fifo_sc_g (D = $procmux$1799_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3293 ($sdff) from module generic_fifo_sc_g (D = $procmux$1799_Y, Q = \full_r).
Adding SRST signal on $procdff$3007 ($dff) from module generic_fifo_sc_g (D = $procmux$1810_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3301 ($sdff) from module generic_fifo_sc_g (D = $procmux$1810_Y, Q = \gb2).
Adding SRST signal on $procdff$3008 ($dff) from module generic_fifo_sc_g (D = $procmux$1821_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3309 ($sdff) from module generic_fifo_sc_g (D = $procmux$1821_Y, Q = \gb).
Adding SRST signal on $procdff$3009 ($dff) from module generic_fifo_sc_g (D = $procmux$1829_Y, Q = \rp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3317 ($sdff) from module generic_fifo_sc_g (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6244$1277_Y, Q = \rp).
Adding SRST signal on $procdff$3010 ($dff) from module generic_fifo_sc_g (D = $procmux$1837_Y, Q = \wp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3323 ($sdff) from module generic_fifo_sc_g (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6234$1273_Y, Q = \wp).
Adding SRST signal on $procdff$3011 ($dff) from module generic_fifo_sc_f (D = $procmux$1848_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3329 ($sdff) from module generic_fifo_sc_f (D = $procmux$1848_Y, Q = \full_n_r).
Adding SRST signal on $procdff$3012 ($dff) from module generic_fifo_sc_f (D = $procmux$1859_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3337 ($sdff) from module generic_fifo_sc_f (D = $procmux$1859_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$3013 ($dff) from module generic_fifo_sc_f (D = $procmux$1870_Y, Q = \cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3345 ($sdff) from module generic_fifo_sc_f (D = $procmux$1870_Y, Q = \cnt).
Adding SRST signal on $procdff$3014 ($dff) from module generic_fifo_sc_f (D = $procmux$1881_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3353 ($sdff) from module generic_fifo_sc_f (D = $procmux$1881_Y, Q = \empty_r).
Adding SRST signal on $procdff$3015 ($dff) from module generic_fifo_sc_f (D = $procmux$1892_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3361 ($sdff) from module generic_fifo_sc_f (D = $procmux$1892_Y, Q = \full_r).
Adding SRST signal on $procdff$3016 ($dff) from module generic_fifo_sc_f (D = $procmux$1903_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3369 ($sdff) from module generic_fifo_sc_f (D = $procmux$1903_Y, Q = \gb2).
Adding SRST signal on $procdff$3017 ($dff) from module generic_fifo_sc_f (D = $procmux$1914_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3377 ($sdff) from module generic_fifo_sc_f (D = $procmux$1914_Y, Q = \gb).
Adding SRST signal on $procdff$3018 ($dff) from module generic_fifo_sc_f (D = $procmux$1922_Y, Q = \rp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3385 ($sdff) from module generic_fifo_sc_f (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5842$1197_Y, Q = \rp).
Adding SRST signal on $procdff$3019 ($dff) from module generic_fifo_sc_f (D = $procmux$1930_Y, Q = \wp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3391 ($sdff) from module generic_fifo_sc_f (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5832$1193_Y, Q = \wp).
Adding SRST signal on $procdff$3020 ($dff) from module generic_fifo_sc_d (D = $procmux$1941_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3397 ($sdff) from module generic_fifo_sc_d (D = $procmux$1941_Y, Q = \full_n_r).
Adding SRST signal on $procdff$3021 ($dff) from module generic_fifo_sc_d (D = $procmux$1952_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3405 ($sdff) from module generic_fifo_sc_d (D = $procmux$1952_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$3022 ($dff) from module generic_fifo_sc_d (D = $procmux$1963_Y, Q = \cnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3413 ($sdff) from module generic_fifo_sc_d (D = $procmux$1963_Y, Q = \cnt).
Adding SRST signal on $procdff$3023 ($dff) from module generic_fifo_sc_d (D = $procmux$1974_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3421 ($sdff) from module generic_fifo_sc_d (D = $procmux$1974_Y, Q = \empty_r).
Adding SRST signal on $procdff$3024 ($dff) from module generic_fifo_sc_d (D = $procmux$1985_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3429 ($sdff) from module generic_fifo_sc_d (D = $procmux$1985_Y, Q = \full_r).
Adding SRST signal on $procdff$3025 ($dff) from module generic_fifo_sc_d (D = $procmux$1996_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3437 ($sdff) from module generic_fifo_sc_d (D = $procmux$1996_Y, Q = \gb2).
Adding SRST signal on $procdff$3026 ($dff) from module generic_fifo_sc_d (D = $procmux$2007_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3445 ($sdff) from module generic_fifo_sc_d (D = $procmux$2007_Y, Q = \gb).
Adding SRST signal on $procdff$3027 ($dff) from module generic_fifo_sc_d (D = $procmux$2015_Y, Q = \rp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3453 ($sdff) from module generic_fifo_sc_d (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5437$1117_Y, Q = \rp).
Adding SRST signal on $procdff$3028 ($dff) from module generic_fifo_sc_d (D = $procmux$2023_Y, Q = \wp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3459 ($sdff) from module generic_fifo_sc_d (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5427$1113_Y, Q = \wp).
Adding SRST signal on $procdff$3029 ($dff) from module generic_fifo_sc_c (D = $procmux$2034_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3465 ($sdff) from module generic_fifo_sc_c (D = $procmux$2034_Y, Q = \full_n_r).
Adding SRST signal on $procdff$3030 ($dff) from module generic_fifo_sc_c (D = $procmux$2045_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3473 ($sdff) from module generic_fifo_sc_c (D = $procmux$2045_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$3031 ($dff) from module generic_fifo_sc_c (D = $procmux$2056_Y, Q = \cnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3481 ($sdff) from module generic_fifo_sc_c (D = $procmux$2056_Y, Q = \cnt).
Adding SRST signal on $procdff$3032 ($dff) from module generic_fifo_sc_c (D = $procmux$2067_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3489 ($sdff) from module generic_fifo_sc_c (D = $procmux$2067_Y, Q = \empty_r).
Adding SRST signal on $procdff$3033 ($dff) from module generic_fifo_sc_c (D = $procmux$2078_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3497 ($sdff) from module generic_fifo_sc_c (D = $procmux$2078_Y, Q = \full_r).
Adding SRST signal on $procdff$3034 ($dff) from module generic_fifo_sc_c (D = $procmux$2089_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3505 ($sdff) from module generic_fifo_sc_c (D = $procmux$2089_Y, Q = \gb2).
Adding SRST signal on $procdff$3035 ($dff) from module generic_fifo_sc_c (D = $procmux$2100_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3513 ($sdff) from module generic_fifo_sc_c (D = $procmux$2100_Y, Q = \gb).
Adding SRST signal on $procdff$3036 ($dff) from module generic_fifo_sc_c (D = $procmux$2108_Y, Q = \rp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3521 ($sdff) from module generic_fifo_sc_c (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5033$1037_Y, Q = \rp).
Adding SRST signal on $procdff$3037 ($dff) from module generic_fifo_sc_c (D = $procmux$2116_Y, Q = \wp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3527 ($sdff) from module generic_fifo_sc_c (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5023$1033_Y, Q = \wp).
Adding SRST signal on $procdff$3038 ($dff) from module generic_fifo_sc_b (D = $procmux$2127_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3533 ($sdff) from module generic_fifo_sc_b (D = $procmux$2127_Y, Q = \full_n_r).
Adding SRST signal on $procdff$3039 ($dff) from module generic_fifo_sc_b (D = $procmux$2138_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3541 ($sdff) from module generic_fifo_sc_b (D = $procmux$2138_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$3040 ($dff) from module generic_fifo_sc_b (D = $procmux$2149_Y, Q = \cnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3549 ($sdff) from module generic_fifo_sc_b (D = $procmux$2149_Y, Q = \cnt).
Adding SRST signal on $procdff$3041 ($dff) from module generic_fifo_sc_b (D = $procmux$2160_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3557 ($sdff) from module generic_fifo_sc_b (D = $procmux$2160_Y, Q = \empty_r).
Adding SRST signal on $procdff$3042 ($dff) from module generic_fifo_sc_b (D = $procmux$2171_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3565 ($sdff) from module generic_fifo_sc_b (D = $procmux$2171_Y, Q = \full_r).
Adding SRST signal on $procdff$3043 ($dff) from module generic_fifo_sc_b (D = $procmux$2182_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3573 ($sdff) from module generic_fifo_sc_b (D = $procmux$2182_Y, Q = \gb2).
Adding SRST signal on $procdff$3044 ($dff) from module generic_fifo_sc_b (D = $procmux$2193_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3581 ($sdff) from module generic_fifo_sc_b (D = $procmux$2193_Y, Q = \gb).
Adding SRST signal on $procdff$3045 ($dff) from module generic_fifo_sc_b (D = $procmux$2201_Y, Q = \rp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3589 ($sdff) from module generic_fifo_sc_b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4629$957_Y, Q = \rp).
Adding SRST signal on $procdff$3046 ($dff) from module generic_fifo_sc_b (D = $procmux$2209_Y, Q = \wp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3595 ($sdff) from module generic_fifo_sc_b (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4619$953_Y, Q = \wp).
Adding SRST signal on $procdff$3047 ($dff) from module generic_fifo_sc_a (D = $procmux$2220_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3601 ($sdff) from module generic_fifo_sc_a (D = $procmux$2220_Y, Q = \full_n_r).
Adding SRST signal on $procdff$3048 ($dff) from module generic_fifo_sc_a (D = $procmux$2231_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3609 ($sdff) from module generic_fifo_sc_a (D = $procmux$2231_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$3049 ($dff) from module generic_fifo_sc_a (D = $procmux$2242_Y, Q = \cnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3617 ($sdff) from module generic_fifo_sc_a (D = $procmux$2242_Y, Q = \cnt).
Adding SRST signal on $procdff$3050 ($dff) from module generic_fifo_sc_a (D = $procmux$2253_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3625 ($sdff) from module generic_fifo_sc_a (D = $procmux$2253_Y, Q = \empty_r).
Adding SRST signal on $procdff$3051 ($dff) from module generic_fifo_sc_a (D = $procmux$2264_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3633 ($sdff) from module generic_fifo_sc_a (D = $procmux$2264_Y, Q = \full_r).
Adding SRST signal on $procdff$3052 ($dff) from module generic_fifo_sc_a (D = $procmux$2275_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3641 ($sdff) from module generic_fifo_sc_a (D = $procmux$2275_Y, Q = \gb2).
Adding SRST signal on $procdff$3053 ($dff) from module generic_fifo_sc_a (D = $procmux$2286_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3649 ($sdff) from module generic_fifo_sc_a (D = $procmux$2286_Y, Q = \gb).
Adding SRST signal on $procdff$3054 ($dff) from module generic_fifo_sc_a (D = $procmux$2294_Y, Q = \rp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3657 ($sdff) from module generic_fifo_sc_a (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4229$877_Y, Q = \rp).
Adding SRST signal on $procdff$3055 ($dff) from module generic_fifo_sc_a (D = $procmux$2302_Y, Q = \wp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3663 ($sdff) from module generic_fifo_sc_a (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4219$873_Y, Q = \wp).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$2952 ($dlatch) from module ResetToBool.
Adding SRST signal on $procdff$3099 ($dff) from module mkDelayWorker32B (D = $procmux$2584_Y, Q = \wci_cState, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3669 ($sdff) from module mkDelayWorker32B (D = \wci_nState, Q = \wci_cState).
Adding SRST signal on $procdff$3098 ($dff) from module mkDelayWorker32B (D = $procmux$2589_Y, Q = \wci_cEdge, rval = 3'111).
Adding EN signal on $auto$ff.cc:262:slice$3671 ($sdff) from module mkDelayWorker32B (D = \wci_reqF__D_OUT [36:34], Q = \wci_cEdge).
Adding SRST signal on $procdff$3096 ($dff) from module mkDelayWorker32B (D = $procmux$2599_Y, Q = \readyToRequest, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3673 ($sdff) from module mkDelayWorker32B (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3363$785_Y, Q = \readyToRequest).
Adding SRST signal on $procdff$3114 ($dff) from module mkDelayWorker32B (D = $procmux$2509_Y, Q = \wmemi_dhF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3675 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2978$646_Y, Q = \wmemi_dhF_c_r).
Adding EN signal on $procdff$3088 ($dff) from module mkDelayWorker32B (D = \wide16Fb__D_OUT [31:0], Q = \rdSerStage).
Adding EN signal on $procdff$3089 ($dff) from module mkDelayWorker32B (D = \wide16Fb__D_OUT [63:32], Q = \rdSerStage_1).
Adding EN signal on $procdff$3090 ($dff) from module mkDelayWorker32B (D = \wide16Fb__D_OUT [95:64], Q = \rdSerStage_2).
Adding EN signal on $procdff$3091 ($dff) from module mkDelayWorker32B (D = \wide16Fb__D_OUT [127:96], Q = \rdSerStage_3).
Adding SRST signal on $procdff$3092 ($dff) from module mkDelayWorker32B (D = $procmux$2616_Y, Q = \rdSerUnroll, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3681 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2783$581_Y, Q = \rdSerUnroll).
Adding SRST signal on $procdff$3093 ($dff) from module mkDelayWorker32B (D = $procmux$2611_Y, Q = \rdSyncWord, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3683 ($sdff) from module mkDelayWorker32B (D = $procmux$2876_Y, Q = \rdSyncWord).
Adding SRST signal on $procdff$3149 ($dff) from module mkDelayWorker32B (D = $procmux$2355_Y, Q = \wsiS_iMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3685 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3307$762_Y, Q = \wsiS_iMesgCount).
Adding SRST signal on $procdff$3148 ($dff) from module mkDelayWorker32B (D = $procmux$2360_Y, Q = \wsiS_errorSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3687 ($sdff) from module mkDelayWorker32B (D = 1'1, Q = \wsiS_errorSticky).
Adding SRST signal on $procdff$3147 ($dff) from module mkDelayWorker32B (D = $procmux$2365_Y, Q = \wsiS_burstKind, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3689 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3292$750_Y, Q = \wsiS_burstKind).
Adding SRST signal on $procdff$3146 ($dff) from module mkDelayWorker32B (D = $procmux$2370_Y, Q = \wsiM_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3691 ($sdff) from module mkDelayWorker32B (D = 1'1, Q = \wsiM_trafficSticky).
Adding SRST signal on $procdff$3145 ($dff) from module mkDelayWorker32B (D = $procmux$2375_Y, Q = \wsiM_tBusyCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3693 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3281$745_Y, Q = \wsiM_tBusyCount).
Adding SRST signal on $procdff$3138 ($dff) from module mkDelayWorker32B (D = $procmux$2407_Y, Q = \wsiM_pMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3695 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3197$724_Y, Q = \wsiM_pMesgCount).
Adding SRST signal on $procdff$3136 ($dff) from module mkDelayWorker32B (D = $procmux$2417_Y, Q = \wsiM_iMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3697 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3185$716_Y, Q = \wsiM_iMesgCount).
Adding EN signal on $procdff$3135 ($dff) from module mkDelayWorker32B (D = 1'0, Q = \wsiM_errorSticky).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3699 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$3134 ($dff) from module mkDelayWorker32B (D = $procmux$2427_Y, Q = \wsiM_burstKind, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3700 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3170$704_Y, Q = \wsiM_burstKind).
Adding SRST signal on $procdff$3133 ($dff) from module mkDelayWorker32B (D = $procmux$2432_Y, Q = \wrtSerUnroll, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3702 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3162$700_Y, Q = \wrtSerUnroll).
Adding EN signal on $procdff$3129 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3128$676_Y, Q = \wrtSerStage).
Adding SRST signal on $procdff$3128 ($dff) from module mkDelayWorker32B (D = $procmux$2445_Y, Q = \wrtSerPos, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3705 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3120$674_Y, Q = \wrtSerPos).
Adding EN signal on $procdff$3127 ($dff) from module mkDelayWorker32B (D = \metaWF__D_OUT, Q = \wrtSerMeta).
Adding EN signal on $procdff$3126 ($dff) from module mkDelayWorker32B (D = 0, Q = \wrtSerAddr).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3708 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$3125 ($dff) from module mkDelayWorker32B (D = $procmux$2457_Y, Q = \wrtDutyCount, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3709 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3107$673_Y, Q = \wrtDutyCount).
Adding SRST signal on $procdff$3124 ($dff) from module mkDelayWorker32B (D = $procmux$2462_Y, Q = \wmemi_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3711 ($sdff) from module mkDelayWorker32B (D = 1'1, Q = \wmemi_trafficSticky).
Adding SRST signal on $procdff$3120 ($dff) from module mkDelayWorker32B (D = $procmux$2479_Y, Q = \wmemi_reqF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3713 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3042$659_Y, Q = \wmemi_reqF_c_r).
Setting constant 1-bit at position 0 on $procdff$3119 ($dff) from module mkDelayWorker32B.
Adding EN signal on $procdff$3117 ($dff) from module mkDelayWorker32B (D = 1'0, Q = \wmemi_errorSticky).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3715 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$3116 ($dff) from module mkDelayWorker32B (D = $procmux$2499_Y, Q = \wmemi_dhF_q_1, rval = 146'00101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3716 ($sdff) from module mkDelayWorker32B (D = $procmux$2844_Y, Q = \wmemi_dhF_q_1).
Adding SRST signal on $procdff$3115 ($dff) from module mkDelayWorker32B (D = $procmux$2504_Y, Q = \wmemi_dhF_q_0, rval = 146'00101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3718 ($sdff) from module mkDelayWorker32B (D = $procmux$2849_Y, Q = \wmemi_dhF_q_0).
Adding EN signal on $procdff$3113 ($dff) from module mkDelayWorker32B (D = 1'0, Q = \wmemi_busyWithMessage).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3720 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$3121 ($dff) from module mkDelayWorker32B (D = $procmux$2474_Y, Q = \wmemi_reqF_q_0, rval = 52'0000101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3721 ($sdff) from module mkDelayWorker32B (D = $procmux$2839_Y, Q = \wmemi_reqF_q_0).
Adding SRST signal on $procdff$3112 ($dff) from module mkDelayWorker32B (D = $procmux$2519_Y, Q = \wmemiWrReq, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3723 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2969$645_Y, Q = \wmemiWrReq).
Adding SRST signal on $procdff$3111 ($dff) from module mkDelayWorker32B (D = $procmux$2524_Y, Q = \wmemiRdResp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3725 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2965$644_Y, Q = \wmemiRdResp).
Adding SRST signal on $procdff$3110 ($dff) from module mkDelayWorker32B (D = $procmux$2529_Y, Q = \wmemiRdReq, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3727 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2961$643_Y, Q = \wmemiRdReq).
Setting constant 0-bit at position 0 on $procdff$3108 ($dff) from module mkDelayWorker32B.
Adding SRST signal on $procdff$3107 ($dff) from module mkDelayWorker32B (D = $procmux$2544_Y, Q = \wci_respF_q_1, rval = 34'0010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3729 ($sdff) from module mkDelayWorker32B (D = $procmux$2854_Y, Q = \wci_respF_q_1).
Adding SRST signal on $procdff$3106 ($dff) from module mkDelayWorker32B (D = $procmux$2549_Y, Q = \wci_respF_q_0, rval = 34'0010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3731 ($sdff) from module mkDelayWorker32B (D = $procmux$2859_Y, Q = \wci_respF_q_0).
Adding SRST signal on $procdff$3105 ($dff) from module mkDelayWorker32B (D = $procmux$2554_Y, Q = \wci_respF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3733 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2905$631_Y, Q = \wci_respF_c_r).
Adding SRST signal on $procdff$3104 ($dff) from module mkDelayWorker32B (D = $procmux$2559_Y, Q = \wci_reqF_countReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3735 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2898$630_Y, Q = \wci_reqF_countReg).
Adding SRST signal on $procdff$3103 ($dff) from module mkDelayWorker32B (D = $procmux$2564_Y, Q = \wci_nState, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3737 ($sdff) from module mkDelayWorker32B (D = $procmux$2864_Y, Q = \wci_nState).
Adding SRST signal on $procdff$3102 ($dff) from module mkDelayWorker32B (D = $procmux$2569_Y, Q = \wci_illegalEdge, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3739 ($sdff) from module mkDelayWorker32B (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2870$601_Y, Q = \wci_illegalEdge).
Adding SRST signal on $procdff$3101 ($dff) from module mkDelayWorker32B (D = $procmux$2574_Y, Q = \wci_ctlOpActive, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3741 ($sdff) from module mkDelayWorker32B (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2863$598_Y, Q = \wci_ctlOpActive).
Adding SRST signal on $procdff$3100 ($dff) from module mkDelayWorker32B (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2407$479_Y, Q = \wci_ctlAckReg, rval = 1'0).
Adding EN signal on $procdff$3094 ($dff) from module mkDelayWorker32B (D = \metaRF__D_OUT, Q = \readMeta).
Adding SRST signal on $procdff$3095 ($dff) from module mkDelayWorker32B (D = $procmux$2604_Y, Q = \readyToPush, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3745 ($sdff) from module mkDelayWorker32B (D = $procmux$2872_Y, Q = \readyToPush).
Adding SRST signal on $procdff$3158 ($dff) from module mkDelayWorker32B (D = $procmux$2313_Y, Q = \zeroLengthMesg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3747 ($sdff) from module mkDelayWorker32B (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3367$787_Y, Q = \zeroLengthMesg).
Adding SRST signal on $procdff$3122 ($dff) from module mkDelayWorker32B (D = $procmux$2469_Y, Q = \wmemi_reqF_q_1, rval = 52'0000101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3749 ($sdff) from module mkDelayWorker32B (D = $procmux$2834_Y, Q = \wmemi_reqF_q_1).
Adding SRST signal on $procdff$3157 ($dff) from module mkDelayWorker32B (D = $procmux$2318_Y, Q = \wsiWordsRemain, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3751 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3359$784_Y, Q = \wsiWordsRemain).
Adding SRST signal on $procdff$3156 ($dff) from module mkDelayWorker32B (D = $procmux$2323_Y, Q = \wsiS_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3753 ($sdff) from module mkDelayWorker32B (D = 1'1, Q = \wsiS_trafficSticky).
Adding SRST signal on $procdff$3056 ($dff) from module mkDelayWorker32B (D = $procmux$2781_Y, Q = \abortCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3755 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2526$499_Y, Q = \abortCount).
Adding SRST signal on $procdff$3057 ($dff) from module mkDelayWorker32B (D = $procmux$2776_Y, Q = \blockDelayWrite, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3757 ($sdff) from module mkDelayWorker32B (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2531$501_Y, Q = \blockDelayWrite).
Adding SRST signal on $procdff$3058 ($dff) from module mkDelayWorker32B (D = $procmux$2771_Y, Q = \bytesRead, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3759 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2537$503_Y, Q = \bytesRead).
Adding SRST signal on $procdff$3059 ($dff) from module mkDelayWorker32B (D = $procmux$2766_Y, Q = \bytesWritten, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3761 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2542$506_Y, Q = \bytesWritten).
Adding SRST signal on $procdff$3060 ($dff) from module mkDelayWorker32B (D = $procmux$2761_Y, Q = \cyclesPassed, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3763 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2547$509_Y, Q = \cyclesPassed).
Adding SRST signal on $procdff$3061 ($dff) from module mkDelayWorker32B (D = $procmux$2756_Y, Q = \dlyCtrl, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3765 ($sdff) from module mkDelayWorker32B (D = \wci_reqF__D_OUT [31:0], Q = \dlyCtrl).
Adding SRST signal on $procdff$3062 ($dff) from module mkDelayWorker32B (D = $procmux$2751_Y, Q = \dlyHoldoffBytes, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3767 ($sdff) from module mkDelayWorker32B (D = \wci_reqF__D_OUT [31:0], Q = \dlyHoldoffBytes).
Adding SRST signal on $procdff$3063 ($dff) from module mkDelayWorker32B (D = $procmux$2746_Y, Q = \dlyHoldoffCycles, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3769 ($sdff) from module mkDelayWorker32B (D = \wci_reqF__D_OUT [31:0], Q = \dlyHoldoffCycles).
Adding SRST signal on $procdff$3064 ($dff) from module mkDelayWorker32B (D = $procmux$2741_Y, Q = \dlyRAG, rval = 20'00000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3771 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2567$518_Y, Q = \dlyRAG).
Adding SRST signal on $procdff$3065 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2574$520_Y [0], Q = \dlyReadCredit_value [0], rval = 1'0).
Adding SRST signal on $procdff$3065 ($dff) from module mkDelayWorker32B (D = \MUX_dlyReadCredit_value__write_1__VAL_2 [7:1], Q = \dlyReadCredit_value [7:1], rval = 7'0000000).
Adding SRST signal on $procdff$3066 ($dff) from module mkDelayWorker32B (D = $procmux$2731_Y, Q = \dlyWAG, rval = 20'00000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3779 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2580$521_Y, Q = \dlyWAG).
Adding SRST signal on $procdff$3067 ($dff) from module mkDelayWorker32B (D = \MUX_dlyWordsStored_value__write_1__VAL_2, Q = \dlyWordsStored_value, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$3068 ($dff) from module mkDelayWorker32B (D = $procmux$2721_Y, Q = \doAbort, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3786 ($sdff) from module mkDelayWorker32B (D = 1'0, Q = \doAbort).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3787 ($sdffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$3069 ($dff) from module mkDelayWorker32B (D = $procmux$2716_Y, Q = \endOfMessage, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3788 ($sdff) from module mkDelayWorker32B (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2822$587_Y, Q = \endOfMessage).
Adding SRST signal on $procdff$3070 ($dff) from module mkDelayWorker32B (D = $procmux$2711_Y, Q = \impreciseBurst, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3790 ($sdff) from module mkDelayWorker32B (D = $procmux$2903_Y, Q = \impreciseBurst).
Adding SRST signal on $procdff$3071 ($dff) from module mkDelayWorker32B (D = $procmux$2706_Y, Q = \mesgLength, rval = 15'010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3792 ($sdff) from module mkDelayWorker32B (D = $procmux$2897_Y, Q = \mesgLength).
Adding SRST signal on $procdff$3072 ($dff) from module mkDelayWorker32B (D = $procmux$2701_Y, Q = \mesgLengthSoFar, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3794 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2651$539_Y, Q = \mesgLengthSoFar).
Adding SRST signal on $procdff$3073 ($dff) from module mkDelayWorker32B (D = $procmux$2696_Y, Q = \mesgRF_rCache, rval = 268'0010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3796 ($sdff) from module mkDelayWorker32B (D = { 1'1 \mesgRF_rWrPtr $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3517$856_Y }, Q = \mesgRF_rCache).
Adding SRST signal on $procdff$3074 ($dff) from module mkDelayWorker32B (D = $procmux$2691_Y, Q = \mesgRF_rRdPtr, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$3798 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3516$855_Y, Q = \mesgRF_rRdPtr).
Adding SRST signal on $procdff$3075 ($dff) from module mkDelayWorker32B (D = $procmux$2686_Y, Q = \mesgRF_rWrPtr, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$3800 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2667$543_Y, Q = \mesgRF_rWrPtr).
Adding SRST signal on $procdff$3076 ($dff) from module mkDelayWorker32B (D = $procmux$2681_Y, Q = \mesgRdCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3802 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2672$544_Y, Q = \mesgRdCount).
Adding SRST signal on $procdff$3155 ($dff) from module mkDelayWorker32B (D = $procmux$2328_Y, Q = \wsiS_tBusyCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3804 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3350$783_Y, Q = \wsiS_tBusyCount).
Adding SRST signal on $procdff$3077 ($dff) from module mkDelayWorker32B (D = $procmux$2676_Y, Q = \mesgReqValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3806 ($sdff) from module mkDelayWorker32B (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2680$548_Y, Q = \mesgReqValid).
Adding SRST signal on $procdff$3078 ($dff) from module mkDelayWorker32B (D = $procmux$2671_Y, Q = \mesgWF_rCache, rval = 268'0010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3808 ($sdff) from module mkDelayWorker32B (D = { 1'1 \mesgWF_rWrPtr $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3515$854_Y }, Q = \mesgWF_rCache).
Adding SRST signal on $procdff$3079 ($dff) from module mkDelayWorker32B (D = $procmux$2666_Y, Q = \mesgWF_rRdPtr, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$3810 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3513$853_Y, Q = \mesgWF_rRdPtr).
Adding SRST signal on $procdff$3080 ($dff) from module mkDelayWorker32B (D = $procmux$2661_Y, Q = \mesgWF_rWrPtr, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$3812 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2694$550_Y, Q = \mesgWF_rWrPtr).
Adding SRST signal on $procdff$3081 ($dff) from module mkDelayWorker32B (D = $procmux$2656_Y, Q = \mesgWtCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3814 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2699$551_Y, Q = \mesgWtCount).
Adding SRST signal on $procdff$3082 ($dff) from module mkDelayWorker32B (D = $procmux$2651_Y, Q = \opcode, rval = 9'010101010).
Adding EN signal on $auto$ff.cc:262:slice$3816 ($sdff) from module mkDelayWorker32B (D = $procmux$2889_Y, Q = \opcode).
Adding SRST signal on $procdff$3083 ($dff) from module mkDelayWorker32B (D = $procmux$2646_Y, Q = \preciseBurst, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3818 ($sdff) from module mkDelayWorker32B (D = $procmux$2883_Y, Q = \preciseBurst).
Adding EN signal on $procdff$3084 ($dff) from module mkDelayWorker32B (D = 0, Q = \rdSerAddr).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3820 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$3085 ($dff) from module mkDelayWorker32B (D = $procmux$2636_Y, Q = \rdSerEmpty, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3821 ($sdff) from module mkDelayWorker32B (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2738$560_Y, Q = \rdSerEmpty).
Adding EN signal on $procdff$3086 ($dff) from module mkDelayWorker32B (D = $procmux$2818_Y, Q = \rdSerMeta).
Adding SRST signal on $procdff$3087 ($dff) from module mkDelayWorker32B (D = $procmux$2629_Y, Q = \rdSerPos, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3824 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2750$566_Y, Q = \rdSerPos).
Adding SRST signal on $procdff$3153 ($dff) from module mkDelayWorker32B (D = $procmux$2335_Y, Q = \wsiS_reqFifo_countReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3826 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3328$774_Y, Q = \wsiS_reqFifo_countReg).
Adding SRST signal on $procdff$3152 ($dff) from module mkDelayWorker32B (D = \wsiS1_MReset_n, Q = \wsiS_peerIsReady, rval = 1'0).
Adding SRST signal on $procdff$3151 ($dff) from module mkDelayWorker32B (D = $procmux$2345_Y, Q = \wsiS_pMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3829 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3317$768_Y, Q = \wsiS_pMesgCount).
Adding SRST signal on $procdff$3143 ($dff) from module mkDelayWorker32B (D = \wsiM1_SThreadBusy, Q = \wsiM_sThreadBusy_d, rval = 1'1).
Adding SRST signal on $procdff$3142 ($dff) from module mkDelayWorker32B (D = $procmux$2387_Y, Q = \wsiM_reqFifo_q_1, rval = 313'0000000000000000010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101000000000).
Adding EN signal on $auto$ff.cc:262:slice$3832 ($sdff) from module mkDelayWorker32B (D = $procmux$2824_Y, Q = \wsiM_reqFifo_q_1).
Adding SRST signal on $procdff$3141 ($dff) from module mkDelayWorker32B (D = $procmux$2392_Y, Q = \wsiM_reqFifo_q_0, rval = 313'0000000000000000010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101000000000).
Adding EN signal on $auto$ff.cc:262:slice$3834 ($sdff) from module mkDelayWorker32B (D = $procmux$2829_Y, Q = \wsiM_reqFifo_q_0).
Adding SRST signal on $procdff$3140 ($dff) from module mkDelayWorker32B (D = $procmux$2397_Y, Q = \wsiM_reqFifo_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3836 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3210$730_Y, Q = \wsiM_reqFifo_c_r).
Adding SRST signal on $procdff$3139 ($dff) from module mkDelayWorker32B (D = \wsiM1_SReset_n, Q = \wsiM_peerIsReady, rval = 1'0).
Adding EN signal on $procdff$3132 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3153$694_Y, Q = \wrtSerStage_3).
Adding SRST signal on $procdff$3097 ($dff) from module mkDelayWorker32B (D = $procmux$2594_Y, Q = \unrollCnt, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3840 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2835$594_Y, Q = \unrollCnt).
Adding EN signal on $procdff$3131 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3144$688_Y, Q = \wrtSerStage_2).
Adding EN signal on $procdff$3130 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3135$682_Y, Q = \wrtSerStage_1).
Adding EN signal on $procdff$3159 ($dff) from module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:47$1538_DATA, Q = \out2).
Adding EN signal on $procdff$3163 ($dff) from module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:38$1530_DATA, Q = \out1).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram..
Finding unused cells or wires in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
Finding unused cells or wires in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram..
Finding unused cells or wires in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram..
Finding unused cells or wires in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram..
Finding unused cells or wires in module \generic_fifo_sc_x..
Finding unused cells or wires in module \SizedFIFO_x..
Finding unused cells or wires in module \generic_fifo_sc_g..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \generic_fifo_sc_d..
Finding unused cells or wires in module \arSRLFIFO_d..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \arSRLFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \arSRLFIFO_b..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \arSRLFIFO_a..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \mkDelayWorker32B..
Finding unused cells or wires in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram..
Removed 382 unused cells and 1977 unused wires.
<suppressed ~421 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
Optimizing module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
Optimizing module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
Optimizing module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
Optimizing module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_x.
Optimizing module arSRLFIFO_a.
Optimizing module arSRLFIFO_b.
Optimizing module arSRLFIFO_c.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_a.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_b.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_c.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_d.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_f.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_g.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_x.
<suppressed ~7 debug messages>
Optimizing module mkDelayWorker32B.
<suppressed ~16 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_x..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_g..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkDelayWorker32B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
  Optimizing cells in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
  Optimizing cells in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
  Optimizing cells in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
  Optimizing cells in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
  Optimizing cells in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_x.
  Optimizing cells in module \arSRLFIFO_a.
  Optimizing cells in module \arSRLFIFO_b.
  Optimizing cells in module \arSRLFIFO_c.
  Optimizing cells in module \arSRLFIFO_d.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \generic_fifo_sc_d.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \generic_fifo_sc_g.
  Optimizing cells in module \generic_fifo_sc_x.
  Optimizing cells in module \mkDelayWorker32B.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram'.
Finding identical cells in module `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram'.
Finding identical cells in module `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram'.
Finding identical cells in module `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram'.
Finding identical cells in module `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_b'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_c'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_d'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_f'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_g'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_x'.
<suppressed ~48 debug messages>
Finding identical cells in module `\mkDelayWorker32B'.
<suppressed ~6 debug messages>
Removed a total of 114 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $procdff$3154 ($dff) from module mkDelayWorker32B.
Adding SRST signal on $procdff$3150 ($dff) from module mkDelayWorker32B (D = \CAN_FIRE_RL_operating_actions, Q = \wsiS_operateD, rval = 1'0).
Setting constant 0-bit at position 1 on $procdff$3144 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 4 on $procdff$3144 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 1 on $procdff$3123 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 2 on $procdff$3123 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 3 on $procdff$3123 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 4 on $procdff$3123 ($dff) from module mkDelayWorker32B.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
Finding unused cells or wires in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram..
Finding unused cells or wires in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram..
Finding unused cells or wires in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram..
Finding unused cells or wires in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram..
Finding unused cells or wires in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_x..
Finding unused cells or wires in module \arSRLFIFO_a..
Finding unused cells or wires in module \arSRLFIFO_b..
Finding unused cells or wires in module \arSRLFIFO_c..
Finding unused cells or wires in module \arSRLFIFO_d..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \generic_fifo_sc_d..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \generic_fifo_sc_g..
Finding unused cells or wires in module \generic_fifo_sc_x..
Finding unused cells or wires in module \mkDelayWorker32B..
Removed 1 unused cells and 129 unused wires.
<suppressed ~9 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
Optimizing module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
Optimizing module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
Optimizing module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
Optimizing module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_x.
Optimizing module arSRLFIFO_a.
Optimizing module arSRLFIFO_b.
Optimizing module arSRLFIFO_c.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module generic_fifo_sc_d.
Optimizing module generic_fifo_sc_f.
Optimizing module generic_fifo_sc_g.
Optimizing module generic_fifo_sc_x.
Optimizing module mkDelayWorker32B.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_x..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_g..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkDelayWorker32B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~151 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
  Optimizing cells in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
  Optimizing cells in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
  Optimizing cells in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
  Optimizing cells in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
  Optimizing cells in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_x.
  Optimizing cells in module \arSRLFIFO_a.
  Optimizing cells in module \arSRLFIFO_b.
  Optimizing cells in module \arSRLFIFO_c.
  Optimizing cells in module \arSRLFIFO_d.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \generic_fifo_sc_d.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \generic_fifo_sc_g.
  Optimizing cells in module \generic_fifo_sc_x.
  Optimizing cells in module \mkDelayWorker32B.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram'.
Finding identical cells in module `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram'.
Finding identical cells in module `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram'.
Finding identical cells in module `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram'.
Finding identical cells in module `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\generic_fifo_sc_d'.
Finding identical cells in module `\generic_fifo_sc_f'.
Finding identical cells in module `\generic_fifo_sc_g'.
Finding identical cells in module `\generic_fifo_sc_x'.
Finding identical cells in module `\mkDelayWorker32B'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3849 ($dff) from module mkDelayWorker32B.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
Finding unused cells or wires in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram..
Finding unused cells or wires in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram..
Finding unused cells or wires in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram..
Finding unused cells or wires in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram..
Finding unused cells or wires in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_x..
Finding unused cells or wires in module \arSRLFIFO_a..
Finding unused cells or wires in module \arSRLFIFO_b..
Finding unused cells or wires in module \arSRLFIFO_c..
Finding unused cells or wires in module \arSRLFIFO_d..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \generic_fifo_sc_d..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \generic_fifo_sc_g..
Finding unused cells or wires in module \generic_fifo_sc_x..
Finding unused cells or wires in module \mkDelayWorker32B..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
Optimizing module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
Optimizing module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
Optimizing module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
Optimizing module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_x.
Optimizing module arSRLFIFO_a.
Optimizing module arSRLFIFO_b.
Optimizing module arSRLFIFO_c.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module generic_fifo_sc_d.
Optimizing module generic_fifo_sc_f.
Optimizing module generic_fifo_sc_g.
Optimizing module generic_fifo_sc_x.
Optimizing module mkDelayWorker32B.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_x..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_g..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkDelayWorker32B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~151 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
  Optimizing cells in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
  Optimizing cells in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
  Optimizing cells in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
  Optimizing cells in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
  Optimizing cells in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_x.
  Optimizing cells in module \arSRLFIFO_a.
  Optimizing cells in module \arSRLFIFO_b.
  Optimizing cells in module \arSRLFIFO_c.
  Optimizing cells in module \arSRLFIFO_d.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \generic_fifo_sc_d.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \generic_fifo_sc_g.
  Optimizing cells in module \generic_fifo_sc_x.
  Optimizing cells in module \mkDelayWorker32B.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `$paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram'.
Finding identical cells in module `$paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram'.
Finding identical cells in module `$paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram'.
Finding identical cells in module `$paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram'.
Finding identical cells in module `$paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\generic_fifo_sc_d'.
Finding identical cells in module `\generic_fifo_sc_f'.
Finding identical cells in module `\generic_fifo_sc_g'.
Finding identical cells in module `\generic_fifo_sc_x'.
Finding identical cells in module `\mkDelayWorker32B'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
Finding unused cells or wires in module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram..
Finding unused cells or wires in module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram..
Finding unused cells or wires in module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram..
Finding unused cells or wires in module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram..
Finding unused cells or wires in module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_x..
Finding unused cells or wires in module \arSRLFIFO_a..
Finding unused cells or wires in module \arSRLFIFO_b..
Finding unused cells or wires in module \arSRLFIFO_c..
Finding unused cells or wires in module \arSRLFIFO_d..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \generic_fifo_sc_d..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \generic_fifo_sc_g..
Finding unused cells or wires in module \generic_fifo_sc_x..
Finding unused cells or wires in module \mkDelayWorker32B..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram.
Optimizing module $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram.
Optimizing module $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram.
Optimizing module $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram.
Optimizing module $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram.
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_x.
Optimizing module arSRLFIFO_a.
Optimizing module arSRLFIFO_b.
Optimizing module arSRLFIFO_c.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module generic_fifo_sc_d.
Optimizing module generic_fifo_sc_f.
Optimizing module generic_fifo_sc_g.
Optimizing module generic_fifo_sc_x.
Optimizing module mkDelayWorker32B.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            615
   Number of public wires:           9
   Number of public wire bits:     249
   Number of memories:               1
   Number of memory bits:          180
   Number of processes:              0
   Number of cells:                 12
     $dffe                         120
     $mux                          128

=== $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           3145
   Number of public wires:           9
   Number of public wire bits:    1261
   Number of memories:               1
   Number of memory bits:          939
   Number of processes:              0
   Number of cells:                 12
     $dffe                         626
     $mux                          634

=== $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            339
   Number of public wires:           9
   Number of public wire bits:     139
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe                          64
     $mux                           74

=== $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1321
   Number of public wires:           9
   Number of public wire bits:     531
   Number of memories:               1
   Number of memory bits:          262
   Number of processes:              0
   Number of cells:                 12
     $dffe                         262
     $mux                          268

=== $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1299
   Number of public wires:           9
   Number of public wire bits:     523
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 12
     $dffe                         256
     $mux                          266

=== $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2603
   Number of public wires:           9
   Number of public wire bits:    1047
   Number of memories:               1
   Number of memory bits:         2560
   Number of processes:              0
   Number of cells:                 12
     $dffe                         512
     $mux                          534

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:            642
   Number of public wires:          17
   Number of public wire bits:     642
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== SizedFIFO_x ===

   Number of wires:                 17
   Number of wire bits:            278
   Number of public wires:          17
   Number of public wire bits:     278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== arSRLFIFO_a ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== arSRLFIFO_d ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           22
     $and                           25
     $eq                            16
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           22
     $ne                            12
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         19

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           22
     $and                           25
     $eq                            16
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           22
     $ne                            12
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         19

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           22
     $and                           25
     $eq                            16
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           22
     $ne                            12
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         19

=== generic_fifo_sc_d ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           22
     $and                           25
     $eq                            16
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           22
     $ne                            12
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         19

=== generic_fifo_sc_f ===

   Number of wires:                 93
   Number of wire bits:            355
   Number of public wires:          27
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           17
     $and                           25
     $eq                            12
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           20
     $ne                             9
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         16

=== generic_fifo_sc_g ===

   Number of wires:                 93
   Number of wire bits:           1367
   Number of public wires:          27
   Number of public wire bits:    1289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           17
     $and                           25
     $eq                            12
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           20
     $ne                             9
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         16

=== generic_fifo_sc_x ===

   Number of wires:                 93
   Number of wire bits:            629
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           12
     $and                           25
     $eq                             8
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           18
     $ne                             6
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         13

=== mkDelayWorker32B ===

   Number of wires:               1165
   Number of wire bits:          19057
   Number of public wires:         837
   Number of public wire bits:   18585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                719
     $add                          611
     $and                            8
     $dff                           16
     $dffe                         224
     $eq                           571
     $ge                            64
     $gt                            32
     $logic_and                    204
     $logic_not                    265
     $logic_or                      98
     $mux                         3325
     $ne                           164
     $not                            1
     $pmux                        1449
     $reduce_and                  1336
     $reduce_bool                  106
     $reduce_or                      9
     $sdff                          33
     $sdffe                       2364
     $sub                           72
     $xor                           28

=== design hierarchy ===

   mkDelayWorker32B                  1
     $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram      0
     ResetToBool                     0
     SizedFIFO_a                     0
       generic_fifo_sc_f             0
         $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram      0
     SizedFIFO_b                     0
       generic_fifo_sc_g             0
         $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram      0
     SizedFIFO_x                     0
       generic_fifo_sc_x             0
         $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram      0
     arSRLFIFO_a                     0
       generic_fifo_sc_a             0
         $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      0
     arSRLFIFO_b                     0
       generic_fifo_sc_b             0
         $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      0
     arSRLFIFO_c                     0
       generic_fifo_sc_c             0
         $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      0
     arSRLFIFO_d                     0
       generic_fifo_sc_d             0
         $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      0

   Number of wires:               1165
   Number of wire bits:          19057
   Number of public wires:         837
   Number of public wire bits:   18585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                719
     $add                          611
     $and                            8
     $dff                           16
     $dffe                         224
     $eq                           571
     $ge                            64
     $gt                            32
     $logic_and                    204
     $logic_not                    265
     $logic_or                      98
     $mux                         3325
     $ne                           164
     $not                            1
     $pmux                        1449
     $reduce_and                  1336
     $reduce_bool                  106
     $reduce_or                      9
     $sdff                          33
     $sdffe                       2364
     $sub                           72
     $xor                           28

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 57cd24e935, CPU: user 2.30s system 0.02s, MEM: 42.66 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 20% 4x opt_clean (0 sec), 20% 6x opt_expr (0 sec), ...
