#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 30 11:15:00 2024
# Process ID: 554406
# Current directory: /home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/spmv/xsim_script.tcl}
# Log file: /home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/xsim.log
# Journal file: /home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/xsim.jou
# Running On: yzy, OS: Linux, CPU Frequency: 2688.010 MHz, CPU Physical cores: 10, Host memory: 8227 MB
#-----------------------------------------------------------
source xsim.dir/spmv/xsim_script.tcl
# xsim {spmv} -autoloadwcfg -tclbatch {spmv.tcl}
Time resolution is 1 ps
source spmv.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130955100 ps  Iteration: 11  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_spmv_2_fu_94/dmul_64ns_64ns_64_5_max_dsp_1_U2/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131005 ns  Iteration: 14  Process: /apatb_spmv_top/AESL_inst_spmv/grp_spmv_Pipeline_spmv_2_fu_94/dadd_64ns_64ns_64_5_full_dsp_1_U1/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [n/a] @ "131015000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 131075 ns : File "/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/spmv.autotb.v" Line 436
## quit
INFO: [Common 17-206] Exiting xsim at Thu May 30 11:15:07 2024...
