
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.1.288.0

// backanno -o TP3_E4_TP3_E4_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset C:/Users/pedro/OneDrive/Escritorio/ITBA/TP3/Laticce/16bits/TP3_E4/promote.xml TP3_E4_TP3_E4.udb 
// Netlist created on Mon Jun  3 18:54:53 2024
// Netlist written on Mon Jun  3 18:55:19 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module Main ( Van, Va, reset, clk, Vcn, Vc, Vbn, Vb );
  input  reset, clk;
  output Van, Va, Vcn, Vc, Vbn, Vb;
  wire   \sine_gen.address3_14__N_140[14] , \sine_gen.address3_14__N_140[13] , 
         \sine_gen.n16483 , \sine_gen.n81[14] , \sine_gen.n8750 , 
         \sine_gen.n81[13] , clk_c, \sine_gen.address3[13] , 
         \sine_gen.address3[14] , \sine_gen.address3_14__N_140[12] , 
         \sine_gen.address3_14__N_140[11] , \sine_gen.n16480 , 
         \sine_gen.n81[12] , \sine_gen.n8748 , \sine_gen.n81[11] , 
         \sine_gen.address3[11] , \sine_gen.address3[12] , 
         \sine_gen.address3_14__N_140[10] , \sine_gen.address3_14__N_140[9] , 
         \sine_gen.n16477 , \sine_gen.n81[10] , \sine_gen.n8746 , 
         \sine_gen.n81[9] , \sine_gen.address3[9] , \sine_gen.address3[10] , 
         \sine_gen.address3_14__N_140[8] , \sine_gen.address3_14__N_140[7] , 
         \sine_gen.n16474 , \sine_gen.n81[8] , \sine_gen.n8744 , 
         \sine_gen.n81[7] , \sine_gen.address3[7] , \sine_gen.address3[8] , 
         \sine_gen.n82[0] , \sine_gen.n16534 , VCC_net, \sine_gen.address1[0] , 
         \sine_gen.n5139 , \sine_gen.n5233 , \sine_gen.n8722 , 
         \sine_gen.address3_14__N_140[6] , \sine_gen.address3_14__N_140[5] , 
         \sine_gen.n16471 , \sine_gen.n81[6] , \sine_gen.n8742 , 
         \sine_gen.n81[5] , \sine_gen.address3[5] , \sine_gen.address3[6] , 
         \sine_gen.address3_14__N_140[4] , \sine_gen.address3_14__N_140[3] , 
         \sine_gen.n16468 , \sine_gen.n81[4] , \sine_gen.n8740 , 
         \sine_gen.n81[3] , \sine_gen.address3[3] , \sine_gen.address3[4] , 
         \sine_gen.address3_14__N_140[2] , \sine_gen.address3_14__N_140[1] , 
         \sine_gen.n16465 , \sine_gen.n81[2] , \sine_gen.n8738 , 
         \sine_gen.n81[1] , \sine_gen.address3[1] , \sine_gen.address3[2] , 
         \sine_gen.address3_14__N_140[0] , \sine_gen.n16462 , 
         \sine_gen.n81[0] , \sine_gen.n9716 , \sine_gen.address3[0] , 
         \sine_gen.address2_14__N_125[14] , \sine_gen.address2_14__N_125[13] , 
         \sine_gen.n16195 , \sine_gen.n81_adj_247[14] , \sine_gen.n8766 , 
         \sine_gen.address2[13] , \sine_gen.address2[14] , 
         \sine_gen.address2_14__N_125[12] , \sine_gen.address2_14__N_125[11] , 
         \sine_gen.n16192 , \sine_gen.address2[12] , \sine_gen.n8764 , 
         \sine_gen.n81_adj_247[11] , \sine_gen.address2[11] , 
         \sine_gen.n82[14] , \sine_gen.n82[13] , \sine_gen.n16555 , 
         \sine_gen.address1[14] , \sine_gen.n8734 , \sine_gen.address1[13] , 
         \sine_gen.address2_14__N_125[10] , \sine_gen.address2_14__N_125[9] , 
         \sine_gen.n16189 , \sine_gen.n81_adj_247[10] , \sine_gen.n8762 , 
         \sine_gen.n81_adj_247[9] , \sine_gen.address2[9] , 
         \sine_gen.address2[10] , \sine_gen.n82[12] , \sine_gen.n82[11] , 
         \sine_gen.n16552 , \sine_gen.address1[12] , \sine_gen.n8732 , 
         \sine_gen.address1[11] , \sine_gen.address2_14__N_125[8] , 
         \sine_gen.address2_14__N_125[7] , \sine_gen.n16186 , 
         \sine_gen.address2[8] , \sine_gen.n8760 , \sine_gen.address2[7] , 
         \sine_gen.address2_14__N_125[6] , \sine_gen.address2_14__N_125[5] , 
         \sine_gen.n16183 , \sine_gen.address2[6] , \sine_gen.n8758 , 
         \sine_gen.address2[5] , \sine_gen.address2_14__N_125[4] , 
         \sine_gen.address2_14__N_125[3] , \sine_gen.n16180 , 
         \sine_gen.n81_adj_247[4] , \sine_gen.n8756 , 
         \sine_gen.n81_adj_247[3] , \sine_gen.address2[3] , 
         \sine_gen.address2[4] , \sine_gen.n82[10] , \sine_gen.n82[9] , 
         \sine_gen.n16549 , \sine_gen.address1[10] , \sine_gen.n8730 , 
         \sine_gen.address1[9] , \sine_gen.address2_14__N_125[2] , 
         \sine_gen.address2_14__N_125[1] , \sine_gen.n16177 , 
         \sine_gen.n81_adj_247[2] , \sine_gen.n8754 , 
         \sine_gen.n81_adj_247[1] , \sine_gen.address2[1] , 
         \sine_gen.address2[2] , \sine_gen.n82[8] , \sine_gen.n82[7] , 
         \sine_gen.n16546 , \sine_gen.address1[8] , \sine_gen.n8728 , 
         \sine_gen.address1[7] , \sine_gen.n82[6] , \sine_gen.n82[5] , 
         \sine_gen.n16543 , \sine_gen.address1[6] , \sine_gen.n8726 , 
         \sine_gen.address1[5] , \sine_gen.address2_14__N_125[0] , 
         \sine_gen.n16174 , \sine_gen.n81_adj_247[0] , \sine_gen.n9715 , 
         \sine_gen.address2[0] , \sine_gen.n82[4] , \sine_gen.n82[3] , 
         \sine_gen.n16540 , \sine_gen.address1[4] , \sine_gen.n8724 , 
         \sine_gen.address1[3] , \sine_gen.n82[2] , \sine_gen.n82[1] , 
         \sine_gen.n16537 , \sine_gen.address1[2] , \sine_gen.address1[1] , 
         \tw_gen.n16441 , \tw_gen.n1091 , \tw_gen.n8924 , \tw_gen.n1092 , 
         \tw_gen.n1120[6] , \tw_gen.n1120[7] , \tw_gen.n8926 , \tw_gen.n16237 , 
         \tw_gen.n8791 , \tw_gen.n480 , \tw_gen.n520[18] , \tw_gen.n16438 , 
         \tw_gen.n1093 , \tw_gen.n8922 , \tw_gen.n1094 , \tw_gen.n1120[4] , 
         \tw_gen.n1120[5] , \tw_gen.n16342 , \tw_gen.n847 , \tw_gen.n8858 , 
         \tw_gen.n848 , \tw_gen.n880[10] , \tw_gen.n880[11] , \tw_gen.n8860 , 
         \tw_gen.n16435 , \tw_gen.n1095 , \tw_gen.n8920 , \tw_gen.n1096 , 
         \tw_gen.n1120[2] , \tw_gen.n1120[3] , \tw_gen.n16234 , \tw_gen.n481 , 
         \tw_gen.n8789 , \tw_gen.n482 , \tw_gen.n520[16] , \tw_gen.n520[17] , 
         \tw_gen.n16231 , \tw_gen.n483 , \tw_gen.n8787 , \tw_gen.n484 , 
         \tw_gen.n520[14] , \tw_gen.n520[15] , \tw_gen.n16339 , \tw_gen.n849 , 
         \tw_gen.n8856 , \tw_gen.n850 , \tw_gen.n880[8] , \tw_gen.n880[9] , 
         \tw_gen.n16336 , \tw_gen.n851 , \tw_gen.n8854 , \tw_gen.n852 , 
         \tw_gen.n880[6] , \tw_gen.n880[7] , \tw_gen.n16333 , \tw_gen.n193 , 
         \tw_gen.n880[5] , \tw_gen.n16432 , \tw_gen.n197 , \tw_gen.n198 , 
         \tw_gen.n1120[1] , \tw_gen.n16330 , \tw_gen.n780 , \tw_gen.n8850 , 
         \tw_gen.n781 , \tw_gen.n820[17] , \tw_gen.n820[18] , \tw_gen.n16429 , 
         \tw_gen.n1020 , \tw_gen.n8916 , \tw_gen.n1021 , \tw_gen.n1060[17] , 
         \tw_gen.n1060[18] , \tw_gen.n16426 , \tw_gen.n1022 , \tw_gen.n8914 , 
         \tw_gen.n1023 , \tw_gen.n1060[15] , \tw_gen.n1060[16] , 
         \tw_gen.n16327 , \tw_gen.n782 , \tw_gen.n8848 , \tw_gen.n783 , 
         \tw_gen.n820[15] , \tw_gen.n820[16] , \tw_gen.n16324 , \tw_gen.n784 , 
         \tw_gen.n8846 , \tw_gen.n785 , \tw_gen.n820[13] , \tw_gen.n820[14] , 
         \tw_gen.n16321 , \tw_gen.n786 , \tw_gen.n8844 , \tw_gen.n787 , 
         \tw_gen.n820[11] , \tw_gen.n820[12] , \tw_gen.n16228 , \tw_gen.n485 , 
         \tw_gen.n8785 , \tw_gen.n486 , \tw_gen.n520[12] , \tw_gen.n520[13] , 
         \tw_gen.n16423 , \tw_gen.n1024 , \tw_gen.n8912 , \tw_gen.n1025 , 
         \tw_gen.n1060[13] , \tw_gen.n1060[14] , \tw_gen.n16420 , 
         \tw_gen.n1026 , \tw_gen.n8910 , \tw_gen.n1027 , \tw_gen.n1060[11] , 
         \tw_gen.n1060[12] , \tw_gen.n16225 , \tw_gen.n187 , \tw_gen.n520[11] , 
         \tw_gen.n16318 , \tw_gen.n788 , \tw_gen.n8842 , \tw_gen.n789 , 
         \tw_gen.n820[9] , \tw_gen.n820[10] , \tw_gen.n16315 , \tw_gen.n790 , 
         \tw_gen.n8840 , \tw_gen.n791 , \tw_gen.n820[7] , \tw_gen.n820[8] , 
         \tw_gen.n16222 , \tw_gen.n420 , \tw_gen.n8781 , \tw_gen.n421 , 
         \tw_gen.n460[17] , \tw_gen.n460[18] , \tw_gen.n16312 , \tw_gen.n192 , 
         \tw_gen.n820[6] , \tw_gen.n16309 , \tw_gen.n8837 , \tw_gen.n720 , 
         \tw_gen.n760[18] , \tw_gen.n16219 , \tw_gen.n422 , \tw_gen.n8779 , 
         \tw_gen.n423 , \tw_gen.n460[15] , \tw_gen.n460[16] , \tw_gen.n16417 , 
         \tw_gen.n1028 , \tw_gen.n8908 , \tw_gen.n1029 , \tw_gen.n1060[9] , 
         \tw_gen.n1060[10] , \tw_gen.n16306 , \tw_gen.n721 , \tw_gen.n8835 , 
         \tw_gen.n722 , \tw_gen.n760[16] , \tw_gen.n760[17] , \tw_gen.n16414 , 
         \tw_gen.n1030 , \tw_gen.n8906 , \tw_gen.n1031 , \tw_gen.n1060[7] , 
         \tw_gen.n1060[8] , \tw_gen.n16411 , \tw_gen.n1032 , \tw_gen.n8904 , 
         \tw_gen.n1033 , \tw_gen.n1060[5] , \tw_gen.n1060[6] , \tw_gen.n16489 , 
         \tw_gen.internal_count[3] , \tw_gen.n8706 , 
         \tw_gen.internal_count[2] , \tw_gen.n82[1] , \tw_gen.n82[2] , 
         \tw_gen.n8708 , \tw_gen.n16525 , \tw_gen.internal_count[11] , 
         \tw_gen.n8698 , \tw_gen.internal_count[10] , \tw_gen.n82_adj_216[9] , 
         \tw_gen.n82_adj_216[10] , \tw_gen.n8700 , \tw_gen.n16522 , 
         \tw_gen.internal_count[9] , \tw_gen.n8696 , 
         \tw_gen.internal_count[8] , \tw_gen.n82_adj_216[7] , 
         \tw_gen.n82_adj_216[8] , \tw_gen.n16519 , \tw_gen.internal_count[15] , 
         \tw_gen.n8718 , \tw_gen.internal_count[14] , \tw_gen.n82[13] , 
         \tw_gen.n82[14] , \tw_gen.n16516 , \tw_gen.internal_count[13] , 
         \tw_gen.n8716 , \tw_gen.internal_count[12] , \tw_gen.n82[11] , 
         \tw_gen.n82[12] , \tw_gen.n16216 , \tw_gen.n424 , \tw_gen.n8777 , 
         \tw_gen.n425 , \tw_gen.n460[13] , \tw_gen.n460[14] , \tw_gen.n16384 , 
         \tw_gen.n1034 , \tw_gen.n8902 , \tw_gen.n1035 , \tw_gen.n1060[3] , 
         \tw_gen.n1060[4] , \tw_gen.n16513 , \tw_gen.n8714 , \tw_gen.n82[9] , 
         \tw_gen.n82[10] , \tw_gen.n16213 , \tw_gen.n186 , \tw_gen.n460[12] , 
         \tw_gen.n16210 , \tw_gen.n8774 , \tw_gen.n360 , \tw_gen.n400[18] , 
         \tw_gen.n16303 , \tw_gen.n723 , \tw_gen.n8833 , \tw_gen.n724 , 
         \tw_gen.n760[14] , \tw_gen.n760[15] , \tw_gen.n16381 , \tw_gen.n196 , 
         \tw_gen.n1060[2] , \tw_gen.n16300 , \tw_gen.n725 , \tw_gen.n8831 , 
         \tw_gen.n726 , \tw_gen.n760[12] , \tw_gen.n760[13] , \tw_gen.n16297 , 
         \tw_gen.n727 , \tw_gen.n8829 , \tw_gen.n728 , \tw_gen.n760[10] , 
         \tw_gen.n760[11] , \tw_gen.n16207 , \tw_gen.n361 , \tw_gen.n8772 , 
         \tw_gen.n362 , \tw_gen.n400[16] , \tw_gen.n400[17] , \tw_gen.n16294 , 
         \tw_gen.n729 , \tw_gen.n8827 , \tw_gen.n730 , \tw_gen.n760[8] , 
         \tw_gen.n760[9] , \tw_gen.n16510 , \tw_gen.n8712 , \tw_gen.n82[7] , 
         \tw_gen.n82[8] , \tw_gen.n16204 , \tw_gen.n363 , \tw_gen.n8770 , 
         \tw_gen.n5055 , \tw_gen.n400[14] , \tw_gen.n400[15] , \tw_gen.n16291 , 
         \tw_gen.n191 , \tw_gen.n760[7] , \tw_gen.n16486 , 
         \tw_gen.internal_count[1] , \tw_gen.n82[0] , \tw_gen.n16408 , 
         \tw_gen.n8899 , \tw_gen.n960 , \tw_gen.n1000[18] , \tw_gen.n16531 , 
         \tw_gen.n8702 , \tw_gen.n82_adj_216[13] , \tw_gen.n82_adj_216[14] , 
         \tw_gen.n16201 , \tw_gen.n185 , \tw_gen.n400[13] , \tw_gen.n16288 , 
         \tw_gen.n660 , \tw_gen.n8823 , \tw_gen.n661 , \tw_gen.n700[17] , 
         \tw_gen.n700[18] , \tw_gen.n16495 , \tw_gen.internal_count[7] , 
         \tw_gen.n8710 , \tw_gen.internal_count[6] , \tw_gen.n82[5] , 
         \tw_gen.n82[6] , \tw_gen.n16405 , \tw_gen.n961 , \tw_gen.n8897 , 
         \tw_gen.n962 , \tw_gen.n1000[16] , \tw_gen.n1000[17] , 
         \tw_gen.n16285 , \tw_gen.n662 , \tw_gen.n8821 , \tw_gen.n663 , 
         \tw_gen.n700[15] , \tw_gen.n700[16] , \tw_gen.n16402 , \tw_gen.n963 , 
         \tw_gen.n8895 , \tw_gen.n964 , \tw_gen.n1000[14] , \tw_gen.n1000[15] , 
         \tw_gen.n16282 , \tw_gen.n664 , \tw_gen.n8819 , \tw_gen.n665 , 
         \tw_gen.n700[13] , \tw_gen.n700[14] , \tw_gen.n16399 , \tw_gen.n965 , 
         \tw_gen.n8893 , \tw_gen.n966 , \tw_gen.n1000[12] , \tw_gen.n1000[13] , 
         \tw_gen.n16396 , \tw_gen.n967 , \tw_gen.n8891 , \tw_gen.n968 , 
         \tw_gen.n1000[10] , \tw_gen.n1000[11] , \tw_gen.n16393 , 
         \tw_gen.n969 , \tw_gen.n8889 , \tw_gen.n970 , \tw_gen.n1000[8] , 
         \tw_gen.n1000[9] , \tw_gen.n16390 , \tw_gen.n971 , \tw_gen.n8887 , 
         \tw_gen.n972 , \tw_gen.n1000[6] , \tw_gen.n1000[7] , \tw_gen.n16387 , 
         \tw_gen.n973 , \tw_gen.n8885 , \tw_gen.n974 , \tw_gen.n1000[4] , 
         \tw_gen.n1000[5] , \tw_gen.n16198 , \tw_gen.n195 , \tw_gen.n1000[3] , 
         \tw_gen.n16378 , \tw_gen.n900 , \tw_gen.n8881 , \tw_gen.n901 , 
         \tw_gen.n940[17] , \tw_gen.n940[18] , \tw_gen.n16507 , \tw_gen.n8694 , 
         \tw_gen.n82_adj_216[5] , \tw_gen.n82_adj_216[6] , \tw_gen.n16375 , 
         \tw_gen.n902 , \tw_gen.n8879 , \tw_gen.n903 , \tw_gen.n940[15] , 
         \tw_gen.n940[16] , \tw_gen.n16504 , \tw_gen.internal_count[5] , 
         \tw_gen.n8692 , \tw_gen.internal_count[4] , \tw_gen.n82_adj_216[3] , 
         \tw_gen.n82_adj_216[4] , \tw_gen.n16372 , \tw_gen.n904 , 
         \tw_gen.n8877 , \tw_gen.n905 , \tw_gen.n940[13] , \tw_gen.n940[14] , 
         \tw_gen.n16279 , \tw_gen.n666 , \tw_gen.n8817 , \tw_gen.n667 , 
         \tw_gen.n700[11] , \tw_gen.n700[12] , \tw_gen.n16276 , \tw_gen.n668 , 
         \tw_gen.n8815 , \tw_gen.n669 , \tw_gen.n700[9] , \tw_gen.n700[10] , 
         \tw_gen.n16528 , \tw_gen.n82_adj_216[11] , \tw_gen.n82_adj_216[12] , 
         \tw_gen.n16369 , \tw_gen.n906 , \tw_gen.n8875 , \tw_gen.n907 , 
         \tw_gen.n940[11] , \tw_gen.n940[12] , \tw_gen.n16501 , \tw_gen.n8690 , 
         \tw_gen.n82_adj_216[1] , \tw_gen.n82_adj_216[2] , \tw_gen.n16498 , 
         \tw_gen.n82_adj_216[0] , \tw_gen.n16366 , \tw_gen.n908 , 
         \tw_gen.n8873 , \tw_gen.n909 , \tw_gen.n940[9] , \tw_gen.n940[10] , 
         \tw_gen.n16273 , \tw_gen.n190 , \tw_gen.n700[8] , \tw_gen.n16492 , 
         \tw_gen.n82[3] , \tw_gen.n82[4] , \tw_gen.n16270 , \tw_gen.n8812 , 
         \tw_gen.n600 , \tw_gen.n640[18] , \tw_gen.n16267 , \tw_gen.n601 , 
         \tw_gen.n8810 , \tw_gen.n602 , \tw_gen.n640[16] , \tw_gen.n640[17] , 
         \tw_gen.n16264 , \tw_gen.n603 , \tw_gen.n8808 , \tw_gen.n604 , 
         \tw_gen.n640[14] , \tw_gen.n640[15] , \tw_gen.n16261 , \tw_gen.n605 , 
         \tw_gen.n8806 , \tw_gen.n606 , \tw_gen.n640[12] , \tw_gen.n640[13] , 
         \tw_gen.n16363 , \tw_gen.n910 , \tw_gen.n8871 , \tw_gen.n911 , 
         \tw_gen.n940[7] , \tw_gen.n940[8] , \tw_gen.n16258 , \tw_gen.n607 , 
         \tw_gen.n8804 , \tw_gen.n608 , \tw_gen.n640[10] , \tw_gen.n640[11] , 
         \tw_gen.n16360 , \tw_gen.n912 , \tw_gen.n8869 , \tw_gen.n913 , 
         \tw_gen.n940[5] , \tw_gen.n940[6] , \tw_gen.n16357 , \tw_gen.n194 , 
         \tw_gen.n940[4] , \tw_gen.n16255 , \tw_gen.n189 , \tw_gen.n640[9] , 
         \tw_gen.n16252 , \tw_gen.n540 , \tw_gen.n8800 , \tw_gen.n541 , 
         \tw_gen.n580[17] , \tw_gen.n580[18] , \tw_gen.n16249 , \tw_gen.n542 , 
         \tw_gen.n8798 , \tw_gen.n543 , \tw_gen.n580[15] , \tw_gen.n580[16] , 
         \tw_gen.n16354 , \tw_gen.n8866 , \tw_gen.n840 , \tw_gen.n880[18] , 
         \tw_gen.n16246 , \tw_gen.n544 , \tw_gen.n8796 , \tw_gen.n545 , 
         \tw_gen.n580[13] , \tw_gen.n580[14] , \tw_gen.n16351 , \tw_gen.n841 , 
         \tw_gen.n8864 , \tw_gen.n842 , \tw_gen.n880[16] , \tw_gen.n880[17] , 
         \tw_gen.n16348 , \tw_gen.n843 , \tw_gen.n8862 , \tw_gen.n844 , 
         \tw_gen.n880[14] , \tw_gen.n880[15] , \tw_gen.n16243 , \tw_gen.n546 , 
         \tw_gen.n8794 , \tw_gen.n547 , \tw_gen.n580[11] , \tw_gen.n580[12] , 
         \tw_gen.n16345 , \tw_gen.n845 , \tw_gen.n846 , \tw_gen.n880[12] , 
         \tw_gen.n880[13] , \tw_gen.n16459 , \tw_gen.n8936 , \tw_gen.n1080 , 
         \tw_gen.n1120[18] , \tw_gen.n16456 , \tw_gen.n1081 , \tw_gen.n8934 , 
         \tw_gen.n1082 , \tw_gen.n1120[16] , \tw_gen.n1120[17] , 
         \tw_gen.n16453 , \tw_gen.n1083 , \tw_gen.n8932 , \tw_gen.n1084 , 
         \tw_gen.n1120[14] , \tw_gen.n1120[15] , \tw_gen.n16450 , 
         \tw_gen.n1085 , \tw_gen.n8930 , \tw_gen.n1086 , \tw_gen.n1120[12] , 
         \tw_gen.n1120[13] , \tw_gen.n16447 , \tw_gen.n1087 , \tw_gen.n8928 , 
         \tw_gen.n1088 , \tw_gen.n1120[10] , \tw_gen.n1120[11] , 
         \tw_gen.n16240 , \tw_gen.n188 , \tw_gen.n580[10] , \tw_gen.n16444 , 
         \tw_gen.n1089 , \tw_gen.n1090 , \tw_gen.n1120[8] , \tw_gen.n1120[9] , 
         \sine_gen.data[1].sig_014.FeedThruLUT , 
         \sine_gen.data[0].sig_000.FeedThruLUT , \sine_gen.data[1] , 
         \sine_gen.data[0] , \sine_wave1[0] , \sine_wave1[1] , 
         \sine_gen.state_1__N_155[1] , \sine_gen.n276 , \sine_gen.state[1] , 
         \sine_gen.state[0] , \sine_gen.address_14__N_95[1] , 
         \sine_gen.address_14__N_95[0] , \sine_gen.n1_adj_232 , \sine_gen.n1 , 
         \sine_gen.n5168 , \sine_gen.address[0] , \sine_gen.address[1] , 
         \sine_gen.address_14__N_95[12] , \sine_gen.address_14__N_95[13] , 
         \sine_gen.n1_adj_243 , \sine_gen.n1_adj_244 , \sine_gen.address[13] , 
         \sine_gen.address[12] , \sine_gen.address_14__N_95[10] , 
         \sine_gen.address_14__N_95[11] , \sine_gen.n1_adj_241 , 
         \sine_gen.n1_adj_242 , \sine_gen.address[11] , \sine_gen.address[10] , 
         \sine_gen.address_14__N_95[8] , \sine_gen.address_14__N_95[9] , 
         \sine_gen.n1_adj_239 , \sine_gen.n1_adj_240 , \sine_gen.address[9] , 
         \sine_gen.address[8] , \sine_gen.address_14__N_95[6] , 
         \sine_gen.address_14__N_95[7] , \sine_gen.n1_adj_237 , 
         \sine_gen.n1_adj_238 , \sine_gen.address[7] , \sine_gen.address[6] , 
         \sine_gen.address_14__N_95[4] , \sine_gen.address_14__N_95[5] , 
         \sine_gen.n1_adj_235 , \sine_gen.n1_adj_236 , \sine_gen.address[5] , 
         \sine_gen.address[4] , \sine_gen.address_14__N_95[2] , 
         \sine_gen.address_14__N_95[3] , \sine_gen.n1_adj_233 , 
         \sine_gen.n1_adj_234 , \sine_gen.address[3] , \sine_gen.address[2] , 
         \sine_gen.data[12].sig_003.FeedThruLUT , 
         \sine_gen.data[13].sig_002.FeedThruLUT , \sine_gen.data[12] , 
         \sine_gen.data[13] , \sine_wave1[13] , \sine_wave1[12] , 
         \sine_gen.data[10].sig_005.FeedThruLUT , 
         \sine_gen.data[11].sig_004.FeedThruLUT , \sine_gen.data[10] , 
         \sine_gen.data[11] , \sine_wave1[11] , \sine_wave1[10] , 
         \sine_gen.data[8].sig_007.FeedThruLUT , 
         \sine_gen.data[9].sig_006.FeedThruLUT , \sine_gen.data[8] , 
         \sine_gen.data[9] , \sine_wave1[9] , \sine_wave1[8] , 
         \sine_gen.data[6].sig_009.FeedThruLUT , 
         \sine_gen.data[7].sig_008.FeedThruLUT , \sine_gen.data[6] , 
         \sine_gen.data[7] , \sine_wave1[7] , \sine_wave1[6] , 
         \sine_gen.data[4].sig_011.FeedThruLUT , 
         \sine_gen.data[5].sig_010.FeedThruLUT , \sine_gen.data[4] , 
         \sine_gen.data[5] , \sine_wave1[5] , \sine_wave1[4] , 
         \sine_gen.data[2].sig_013.FeedThruLUT , 
         \sine_gen.data[3].sig_012.FeedThruLUT , \sine_gen.data[2] , 
         \sine_gen.data[3] , \sine_wave1[3] , \sine_wave1[2] , 
         \sine_gen.data[12].sig_017.FeedThruLUT , 
         \sine_gen.data[13].sig_016.FeedThruLUT , \sine_gen.n4479 , 
         \sine_wave2[13] , \sine_wave2[12] , 
         \sine_gen.data[10].sig_019.FeedThruLUT , 
         \sine_gen.data[11].sig_018.FeedThruLUT , \sine_wave2[11] , 
         \sine_wave2[10] , \sine_gen.data[8].sig_021.FeedThruLUT , 
         \sine_gen.data[9].sig_020.FeedThruLUT , \sine_wave2[9] , 
         \sine_wave2[8] , \sine_gen.data[6].sig_023.FeedThruLUT , 
         \sine_gen.data[7].sig_022.FeedThruLUT , \sine_wave2[7] , 
         \sine_wave2[6] , \sine_gen.data[4].sig_025.FeedThruLUT , 
         \sine_gen.data[5].sig_024.FeedThruLUT , \sine_wave2[5] , 
         \sine_wave2[4] , \sine_gen.data[2].sig_027.FeedThruLUT , 
         \sine_gen.data[3].sig_026.FeedThruLUT , \sine_wave2[3] , 
         \sine_wave2[2] , \sine_gen.data[0].sig_044.FeedThruLUT , 
         \sine_gen.data[1].sig_028.FeedThruLUT , \sine_wave2[1] , 
         \sine_wave2[0] , \sine_gen.data[12].sig_031.FeedThruLUT , 
         \sine_gen.data[13].sig_030.FeedThruLUT , \sine_gen.n5138 , 
         \sine_wave3[13] , \sine_wave3[12] , 
         \sine_gen.data[10].sig_033.FeedThruLUT , 
         \sine_gen.data[11].sig_032.FeedThruLUT , \sine_wave3[11] , 
         \sine_wave3[10] , \sine_gen.data[8].sig_035.FeedThruLUT , 
         \sine_gen.data[9].sig_034.FeedThruLUT , \sine_wave3[9] , 
         \sine_wave3[8] , \sine_gen.data[6].sig_037.FeedThruLUT , 
         \sine_gen.data[7].sig_036.FeedThruLUT , \sine_wave3[7] , 
         \sine_wave3[6] , \sine_gen.data[4].sig_039.FeedThruLUT , 
         \sine_gen.data[5].sig_038.FeedThruLUT , \sine_wave3[5] , 
         \sine_wave3[4] , \sine_gen.data[2].sig_041.FeedThruLUT , 
         \sine_gen.data[3].sig_040.FeedThruLUT , \sine_wave3[3] , 
         \sine_wave3[2] , \sine_gen.data[0].sig_043.FeedThruLUT , 
         \sine_gen.data[1].sig_042.FeedThruLUT , \sine_wave3[1] , 
         \sine_wave3[0] , \sine_gen.lut.n15235 , \sine_gen.lut.n846 , 
         \sine_gen.lut.n15232 , \sine_gen.lut.n12015 , \sine_gen.lut.n843 , 
         \sine_gen.lut.n822 , \sine_gen.lut.n4920 , \sine_gen.lut.n14881 , 
         \sine_gen.lut.n11613 , \sine_gen.lut.n11701 , \sine_gen.lut.n11702 , 
         \sine_gen.lut.n14878 , \sine_gen.lut.n11612 , \sine_gen.lut.n14635 , 
         \sine_gen.lut.n11976 , \sine_gen.lut.n14965 , \sine_gen.lut.n14953 , 
         \sine_gen.lut.n15253 , \sine_gen.lut.n11978 , \sine_gen.lut.n14959 , 
         \sine_gen.lut.n14962 , \sine_gen.lut.n14677 , \sine_gen.lut.n11757 , 
         \sine_gen.lut.n14665 , \sine_gen.lut.n11678 , \sine_gen.lut.n14674 , 
         \sine_gen.lut.n14755 , \sine_gen.lut.n14995 , \sine_gen.lut.n14857 , 
         \sine_gen.lut.n1604 , \sine_gen.lut.n14845 , \sine_gen.lut.n14854 , 
         \sine_gen.lut.n11855 , \sine_gen.lut.n15271 , \sine_gen.lut.n14701 , 
         \sine_gen.lut.n14617 , \sine_gen.lut.n14767 , \sine_gen.lut.n11591 , 
         \sine_gen.lut.n14605 , \sine_gen.lut.n14614 , \sine_gen.lut.n14761 , 
         \sine_gen.lut.n11759 , \sine_gen.lut.n14764 , \sine_gen.lut.n11778 , 
         \sine_gen.lut.n11937 , \sine_gen.lut.n14587 , \sine_gen.lut.n14785 , 
         \sine_gen.lut.n11936 , \sine_gen.lut.n14899 , \tw_gen.n370[0] , 
         \tw_gen.n370[1] , \tw_gen.n31 , \tw_gen.direction , \tw_gen.n716 , 
         reset_c, \tw_gen.n370[4] , \tw_gen.n370[5] , \tw_gen.n370[2] , 
         \tw_gen.n370[3] , \tw_gen.n370[14] , \tw_gen.n370[12] , 
         \tw_gen.n370[13] , \tw_gen.n370[10] , \tw_gen.n370[11] , 
         \tw_gen.n370[8] , \tw_gen.n370[9] , \tw_gen.n370[6] , 
         \tw_gen.n370[7] , \tw_gen.n10663 , \sine_gen.lut.n2106 , 
         \sine_gen.lut.n2192 , \sine_gen.lut.n1112 , \sine_gen.lut.n7671 , 
         \sine_gen.lut.n2095 , \sine_gen.lut.n11635 , \sine_gen.lut.n3922 , 
         \sine_gen.lut.n1514 , \sine_gen.lut.n14920 , \sine_gen.lut.n7751 , 
         \sine_gen.lut.n1321 , \sine_gen.lut.n14923 , \sine_gen.lut.n1417 , 
         \tw_gen.n184 , tri_wave_14__N_2, \tri_wave[15] , \tw_gen.n183 , 
         \tw_gen.n32_adj_210 , \sine_gen.lut.n5181 , \sine_gen.lut.n12241 , 
         \sine_gen.lut.n2194 , \sine_gen.lut.n12242 , \sine_gen.lut.n1119 , 
         \sine_gen.lut.n13 , \sine_gen.lut.n12148 , \sine_gen.lut.n14689 , 
         \sine_gen.lut.n14992 , \sine_gen.lut.n11687 , \sine_gen.lut.n1185 , 
         \sine_gen.lut.n5172 , \sine_gen.lut.n14686 , \sine_gen.lut.n11650 , 
         \sine_gen.lut.n11651 , \sine_gen.lut.n1090 , \sine_gen.lut.n15 , 
         \sine_gen.lut.n1833 , \sine_gen.lut.n1977 , \sine_gen.lut.n10657 , 
         \sine_gen.lut.n2104 , \sine_gen.lut.n890_adj_218 , 
         \sine_gen.lut.n4259 , \sine_gen.lut.n2191 , 
         \sine_gen.lut.n986_adj_217 , \sine_gen.lut.n2023 , 
         \sine_gen.lut.n11803 , \sine_gen.lut.n2100 , \sine_gen.lut.n1145 , 
         \sine_gen.lut.n14974 , \sine_gen.lut.n15292 , \sine_gen.lut.n11951 , 
         \sine_gen.lut.n11792 , \sine_gen.lut.n1402 , \sine_gen.lut.n827 , 
         \sine_gen.lut.n1484 , \sine_gen.lut.n1171 , \sine_gen.lut.n698 , 
         \sine_gen.lut.n11990 , \sine_gen.lut.n11657 , \sine_gen.lut.n11656 , 
         \sine_gen.lut.n14680 , \sine_gen.lut.n11663 , \sine_gen.lut.n11662 , 
         \sine_gen.lut.n14683 , \sine_gen.lut.n14 , \sine_gen.lut.n11786 , 
         \sine_gen.lut.n15307 , \sine_gen.lut.n14911 , \sine_gen.lut.n2020 , 
         \sine_gen.lut.n15304 , \sine_gen.lut.n11946 , \sine_gen.lut.n2050 , 
         \sine_gen.lut.n12089 , \sine_gen.lut.n2485 , \sine_gen.lut.n46 , 
         \sine_gen.lut.n11636 , \sine_gen.lut.n12046 , \sine_gen.lut.n1644 , 
         \sine_gen.lut.n1523 , \sine_gen.lut.n4870 , \sine_gen.lut.n2380 , 
         \sine_gen.lut.n2387 , \sine_gen.lut.n12108 , \sine_gen.lut.n11941 , 
         \sine_gen.lut.n11942 , \sine_gen.lut.n2200 , \sine_gen.lut.n7315 , 
         \sine_gen.lut.n14602 , \sine_gen.lut.n936 , \sine_gen.lut.n2315 , 
         \sine_gen.lut.n1091 , \sine_gen.lut.n7616 , \sine_gen.lut.n2319 , 
         \sine_gen.lut.n11896 , \sine_gen.lut.n11897 , \sine_gen.lut.n15310 , 
         \sine_gen.lut.n1759 , \sine_gen.lut.n11587 , \sine_gen.lut.n1663 , 
         \sine_gen.lut.n4820 , \sine_gen.lut.n11732 , \sine_gen.lut.n9330 , 
         \sine_gen.lut.n15298 , \sine_gen.lut.n15301 , \sine_gen.lut.n2195 , 
         \sine_gen.lut.n1000 , \sine_gen.lut.n7659 , \sine_gen.lut.n7701 , 
         \sine_gen.lut.n1021 , \sine_gen.lut.n501 , \sine_gen.lut.n11894 , 
         \sine_gen.lut.n11893 , \sine_gen.lut.n15286 , \sine_gen.lut.n1727 , 
         \sine_gen.lut.n2431 , \sine_gen.lut.n11594 , \sine_gen.lut.n2155 , 
         \sine_gen.lut.n15082 , \sine_gen.lut.n2163 , \sine_gen.lut.n11824 , 
         \sine_gen.lut.n62 , \sine_gen.lut.n7657 , \sine_gen.lut.n7663 , 
         \sine_gen.lut.n890 , \sine_gen.lut.n7643 , \sine_gen.lut.n1513 , 
         \sine_gen.lut.n1331 , \sine_gen.lut.n1425 , \sine_gen.lut.n15280 , 
         \sine_gen.lut.n11953 , \sine_gen.lut.n11954 , \sine_gen.lut.n1333 , 
         \sine_gen.lut.n12276 , \sine_gen.lut.n14662 , \sine_gen.lut.n2330 , 
         \sine_gen.lut.n1161 , \sine_gen.lut.n1128 , \sine_gen.lut.n14932 , 
         \sine_gen.lut.n7699 , \sine_gen.lut.n992 , \sine_gen.lut.n4233 , 
         \sine_gen.lut.n11623 , \sine_gen.lut.n7754 , \sine_gen.lut.n1418 , 
         \sine_gen.lut.n15274 , \sine_gen.lut.n11905 , \sine_gen.lut.n11957 , 
         \sine_gen.lut.n1724 , \sine_gen.lut.n1875 , \sine_gen.lut.n11596 , 
         \sine_gen.lut.n14_adj_219 , \sine_gen.lut.n1175 , 
         \sine_gen.lut.n1218 , \sine_gen.lut.n1131 , \sine_gen.lut.n2028 , 
         \sine_gen.lut.n1096 , \sine_gen.lut.n11615 , \sine_gen.lut.n11642 , 
         \sine_gen.lut.n14737 , \sine_gen.lut.n14809 , \sine_gen.lut.n14734 , 
         \sine_gen.lut.n15268 , \sine_gen.lut.n15115 , \sine_gen.lut.n14815 , 
         \sine_gen.lut.n1525 , \sine_gen.lut.n1526 , \sine_gen.lut.n15112 , 
         \sine_gen.lut.n11996 , \sine_gen.lut.n11995 , \sine_gen.lut.n15226 , 
         \sine_gen.lut.n12162 , \sine_gen.lut.n1756 , \sine_gen.lut.n14800 , 
         \sine_gen.lut.n11902 , \sine_gen.lut.n11903 , \sine_gen.lut.n11630 , 
         \sine_gen.lut.n11629 , \sine_gen.lut.n1736 , \sine_gen.lut.n15262 , 
         \sine_gen.lut.n11966 , \sine_gen.lut.n14935 , \sine_gen.lut.n1160 , 
         \sine_gen.lut.n2328 , \sine_gen.lut.n14950 , \sine_gen.lut.n1130 , 
         \sine_gen.lut.n1801 , \sine_gen.lut.n11645 , \sine_gen.lut.n11644 , 
         \sine_gen.lut.n7598 , \sine_gen.lut.n14860 , \sine_gen.lut.n1129 , 
         \sine_gen.lut.n11633 , \sine_gen.lut.n7762 , \sine_gen.lut.n1062 , 
         \sine_gen.lut.n15256 , \sine_gen.lut.n1151 , \sine_gen.lut.n1152 , 
         \sine_gen.lut.n11969 , \sine_gen.lut.n15217 , \sine_gen.lut.n15211 , 
         \sine_gen.lut.n15214 , \sine_gen.lut.n984 , \sine_gen.lut.n12127 , 
         \sine_gen.lut.n961 , \sine_gen.lut.n11971 , \sine_gen.lut.n11972 , 
         \sine_gen.lut.n15250 , \sine_gen.lut.n14947 , \sine_gen.lut.n14944 , 
         \sine_gen.lut.n11627 , \sine_gen.lut.n11626 , \sine_gen.lut.n7683 , 
         \sine_gen.lut.n4266 , \sine_gen.lut.n12124 , \sine_gen.lut.n840 , 
         \sine_gen.lut.n15208 , \sine_gen.lut.n986 , \sine_gen.lut.n12018 , 
         \sine_gen.lut.n1669 , \sine_gen.lut.n1721 , \sine_gen.lut.n15244 , 
         \sine_gen.lut.n11597 , \sine_gen.lut.n7319 , \sine_gen.lut.n14758 , 
         \sine_gen.lut.n1806 , \sine_gen.lut.n12260 , \sine_gen.lut.n15238 , 
         \sine_gen.lut.n1807 , \sine_gen.lut.n11600 , \sine_gen.lut.n11130 , 
         \sine_gen.lut.n11719 , \sine_gen.lut.n14584 , \sine_gen.lut.n11720 , 
         \sine_gen.lut.n11731 , \sine_gen.lut.n14716 , \sine_gen.lut.n11735 , 
         \sine_gen.lut.n11734 , \sine_gen.lut.n11797 , \sine_gen.lut.n11798 , 
         \sine_gen.lut.n15064 , \sine_gen.lut.n12084 , \sine_gen.lut.n15202 , 
         \sine_gen.lut.n11999 , \sine_gen.lut.n11998 , \sine_gen.lut.n15058 , 
         \sine_gen.lut.n11899 , \sine_gen.lut.n11900 , \sine_gen.lut.n11840 , 
         \sine_gen.lut.n11669 , \sine_gen.lut.n14647 , \sine_gen.lut.n1451 , 
         \sine_gen.lut.n15190 , \sine_gen.lut.n12262 , \sine_gen.lut.n14740 , 
         \sine_gen.lut.n1787 , \sine_gen.lut.n2420 , \sine_gen.lut.n1199 , 
         \sine_gen.lut.n12282 , \sine_gen.lut.n14668 , \sine_gen.lut.n14671 , 
         \sine_gen.lut.n11681 , \sine_gen.lut.n14752 , \sine_gen.lut.n11722 , 
         \sine_gen.lut.n11723 , \sine_gen.lut.n1776 , \sine_gen.lut.n2098 , 
         \sine_gen.lut.n1849 , \sine_gen.lut.n11762 , \sine_gen.lut.n11761 , 
         \sine_gen.lut.n14842 , \sine_gen.lut.n1446 , \sine_gen.lut.n11926 , 
         \sine_gen.lut.n14593 , \sine_gen.lut.n1338 , \sine_gen.lut.n14884 , 
         \sine_gen.lut.n1431 , \sine_gen.lut.n2378 , \sine_gen.lut.n2085 , 
         \sine_gen.lut.n15220 , \sine_gen.lut.n12082 , \sine_gen.lut.n2086 , 
         \sine_gen.lut.n959 , \sine_gen.lut.n15034 , \sine_gen.lut.n14839 , 
         \sine_gen.lut.n11852 , \sine_gen.lut.n12272 , \sine_gen.lut.n7612 , 
         \sine_gen.lut.n15022 , \sine_gen.lut.n15157 , \sine_gen.lut.n1116 , 
         \sine_gen.lut.n15154 , \sine_gen.lut.n1144 , \sine_gen.lut.n841 , 
         \sine_gen.lut.n15136 , \sine_gen.lut.n12008 , \sine_gen.lut.n12007 , 
         \sine_gen.lut.n997 , \sine_gen.lut.n15133 , \sine_gen.lut.n14713 , 
         \sine_gen.lut.n15130 , \sine_gen.lut.n1464 , \sine_gen.lut.n2376 , 
         \sine_gen.lut.n11715 , \sine_gen.lut.n9322 , \sine_gen.lut.n9323 , 
         \sine_gen.lut.n7620 , \sine_gen.lut.n15106 , \sine_gen.lut.n2134 , 
         \sine_gen.lut.n15109 , \sine_gen.lut.n2131 , \sine_gen.lut.n2132 , 
         \sine_gen.lut.n2260 , \sine_gen.lut.n2261 , \sine_gen.lut.n4268 , 
         \sine_gen.lut.n14578 , \sine_gen.lut.n11820 , \sine_gen.lut.n11817 , 
         \sine_gen.lut.n2154 , \sine_gen.lut.n15088 , \sine_gen.lut.n2153 , 
         \sine_gen.lut.n14581 , \sine_gen.lut.n1683 , \sine_gen.lut.n14656 , 
         \sine_gen.lut.n1779 , \sine_gen.lut.n14659 , \sine_gen.lut.n491 , 
         \sine_gen.lut.n15100 , \sine_gen.lut.n15103 , \sine_gen.lut.n15127 , 
         \sine_gen.lut.n475 , \sine_gen.lut.n460 , \sine_gen.lut.n11708 , 
         \sine_gen.lut.n1535 , \sine_gen.lut.n12120 , \sine_gen.lut.n15196 , 
         \sine_gen.lut.n1538 , \sine_gen.lut.n1537 , \sine_gen.lut.n11661 , 
         \sine_gen.lut.n2152 , \sine_gen.lut.n11890 , \sine_gen.lut.n14626 , 
         \sine_gen.lut.n11891 , \sine_gen.lut.n1083 , \sine_gen.lut.n14629 , 
         \sine_gen.lut.n11131 , \sine_gen.lut.n2128 , \sine_gen.lut.n15076 , 
         \sine_gen.lut.n15079 , \sine_gen.lut.n2460 , \sine_gen.lut.n2129 , 
         \sine_gen.lut.n11933 , \sine_gen.lut.n15073 , \sine_gen.lut.n2269 , 
         \sine_gen.lut.n15070 , \sine_gen.lut.n11789 , \sine_gen.lut.n2167 , 
         \sine_gen.lut.n11833 , \sine_gen.lut.n15040 , \sine_gen.lut.n9325 , 
         \sine_gen.lut.n9326 , \sine_gen.lut.n11849 , \sine_gen.lut.n1781 , 
         \sine_gen.lut.n1460 , \sine_gen.lut.n15184 , \sine_gen.lut.n1782 , 
         \sine_gen.lut.n12264 , \sine_gen.lut.n11672 , \sine_gen.lut.n12230 , 
         \sine_gen.lut.n11980 , \sine_gen.lut.n11982 , \sine_gen.lut.n7618 , 
         \sine_gen.lut.n7675 , \sine_gen.lut.n12154 , \sine_gen.lut.n15178 , 
         \sine_gen.lut.n1695 , \sine_gen.lut.n11675 , \sine_gen.lut.n1784 , 
         \sine_gen.lut.n1665 , \sine_gen.lut.n14650 , \sine_gen.lut.n14653 , 
         \sine_gen.lut.n15010 , \sine_gen.lut.n11882 , \sine_gen.lut.n11881 , 
         \sine_gen.lut.n11747 , \sine_gen.lut.n11960 , \sine_gen.lut.n2385 , 
         \sine_gen.lut.n1497 , \sine_gen.lut.n15172 , \sine_gen.lut.n14917 , 
         \sine_gen.lut.n14914 , \sine_gen.lut.n12278 , \sine_gen.lut.n1423 , 
         \sine_gen.lut.n991 , \sine_gen.lut.n11624 , \sine_gen.lut.n842 , 
         \sine_gen.lut.n12002 , \sine_gen.lut.n14632 , \sine_gen.lut.n900 , 
         \sine_gen.lut.n12004 , \sine_gen.lut.n2097 , \sine_gen.lut.n14986 , 
         \sine_gen.lut.n12086 , \sine_gen.lut.n11653 , \sine_gen.lut.n11654 , 
         \sine_gen.lut.n15166 , \sine_gen.lut.n11684 , \sine_gen.lut.n7666 , 
         \sine_gen.lut.n1188 , \sine_gen.lut.n1179 , \sine_gen.lut.n7756 , 
         \sine_gen.lut.n15160 , \sine_gen.lut.n11648 , \sine_gen.lut.n11647 , 
         \sine_gen.lut.n1098 , \sine_gen.lut.n1467 , \sine_gen.lut.n14710 , 
         \sine_gen.lut.n11866 , \sine_gen.lut.n11867 , \sine_gen.lut.n11830 , 
         \sine_gen.lut.n7649 , \sine_gen.lut.n11986 , \sine_gen.lut.n173 , 
         \sine_gen.lut.n1297 , \sine_gen.lut.n15148 , \sine_gen.lut.n142 , 
         \sine_gen.lut.n157 , \sine_gen.lut.n15151 , \sine_gen.lut.n1093 , 
         \sine_gen.lut.n11632 , \sine_gen.lut.n1866 , \sine_gen.lut.n1867 , 
         \sine_gen.lut.n11603 , \sine_gen.lut.n1308 , \sine_gen.lut.n1517 , 
         \sine_gen.lut.n2426 , \sine_gen.lut.n1809 , \sine_gen.lut.n14620 , 
         \sine_gen.lut.n14623 , \sine_gen.lut.n14938 , \sine_gen.lut.n2428 , 
         \sine_gen.lut.n1811 , \sine_gen.lut.n1430 , \sine_gen.lut.n1337 , 
         \sine_gen.lut.n251 , \sine_gen.lut.n236 , \sine_gen.lut.n15142 , 
         \sine_gen.lut.n15145 , \sine_gen.lut.n5209 , \sine_gen.lut.n11696 , 
         \sine_gen.lut.n2410 , \sine_gen.lut.n14866 , \sine_gen.lut.n12066 , 
         \sine_gen.lut.n12268 , \sine_gen.lut.n14869 , \sine_gen.lut.n1478 , 
         \sine_gen.lut.n1396 , \sine_gen.lut.n14848 , \sine_gen.lut.n11870 , 
         \sine_gen.lut.n11869 , \sine_gen.lut.n14851 , \sine_gen.lut.n12114 , 
         \sine_gen.lut.n12116 , \sine_gen.lut.n15124 , \sine_gen.lut.n5211 , 
         \sine_gen.lut.n12030 , \sine_gen.lut.n14836 , \sine_gen.lut.n1741 , 
         \sine_gen.lut.n3925 , \sine_gen.lut.n1739 , \sine_gen.lut.n11884 , 
         \sine_gen.lut.n11885 , \sine_gen.lut.n14644 , \sine_gen.lut.n11888 , 
         \sine_gen.lut.n12160 , \sine_gen.lut.n1664 , \sine_gen.lut.n14608 , 
         \sine_gen.lut.n14611 , \sine_gen.lut.n1818 , \sine_gen.lut.n2432 , 
         \sine_gen.lut.n747 , \sine_gen.lut.n12112 , \sine_gen.lut.n15118 , 
         \sine_gen.lut.n15121 , \sine_gen.lut.n14599 , \sine_gen.lut.n731 , 
         \sine_gen.lut.n716 , \sine_gen.lut.n7639 , \sine_gen.lut.n4190 , 
         \sine_gen.lut.n1659 , \sine_gen.lut.n1380 , \sine_gen.lut.n14776 , 
         \sine_gen.lut.n1763 , \sine_gen.lut.n1469 , \sine_gen.lut.n14779 , 
         \sine_gen.lut.n5180 , \sine_gen.lut.n1512 , \sine_gen.lut.n14590 , 
         \sine_gen.lut.n2139 , \sine_gen.lut.n1095 , \sine_gen.lut.n2332 , 
         \sine_gen.lut.n4237 , \sine_gen.lut.n11992 , \sine_gen.lut.n2149 , 
         \sine_gen.lut.n15094 , \sine_gen.lut.n2150 , \sine_gen.lut.n12056 , 
         \sine_gen.lut.n1963 , \sine_gen.lut.n2082 , \sine_gen.lut.n2177 , 
         \sine_gen.lut.n11804 , \sine_gen.lut.n11588 , \sine_gen.lut.n4262 , 
         \sine_gen.lut.n1754 , \sine_gen.lut.n15052 , \sine_gen.lut.n11843 , 
         \sine_gen.lut.n12270 , \sine_gen.lut.n1749 , \sine_gen.lut.n15046 , 
         \sine_gen.lut.n11846 , \sine_gen.lut.n11845 , \sine_gen.lut.n11876 , 
         \sine_gen.lut.n11875 , \sine_gen.lut.n14728 , \sine_gen.lut.n11838 , 
         \sine_gen.lut.n11865 , \sine_gen.lut.n15028 , \sine_gen.lut.n11742 , 
         \sine_gen.lut.n10453 , \sine_gen.lut.n1530 , \sine_gen.lut.n14698 , 
         \sine_gen.lut.n14833 , \sine_gen.lut.n14830 , \sine_gen.lut.n11873 , 
         \sine_gen.lut.n11872 , \sine_gen.lut.n11744 , \sine_gen.lut.n12010 , 
         \sine_gen.lut.n1005 , \sine_gen.lut.n14638 , \sine_gen.lut.n11614 , 
         \sine_gen.lut.n14641 , \sine_gen.lut.n14821 , \sine_gen.lut.n1760 , 
         \sine_gen.lut.n14818 , \sine_gen.lut.n1660 , \sine_gen.lut.n15016 , 
         \sine_gen.lut.n14773 , \sine_gen.lut.n14770 , \sine_gen.lut.n1770 , 
         \sine_gen.lut.n7760 , \sine_gen.lut.n1166 , \sine_gen.lut.n15004 , 
         \sine_gen.lut.n11641 , \sine_gen.lut.n11861 , \sine_gen.lut.n11993 , 
         \sine_gen.lut.n14998 , \sine_gen.lut.n14983 , \sine_gen.lut.n14980 , 
         \sine_gen.lut.n12033 , \sine_gen.lut.n11750 , \sine_gen.lut.n11753 , 
         \sine_gen.lut.n11752 , \sine_gen.lut.n12034 , \sine_gen.lut.n2038 , 
         \sine_gen.lut.n14968 , \sine_gen.lut.n11983 , \sine_gen.lut.n11984 , 
         \sine_gen.lut.n14746 , \sine_gen.lut.n1415 , \sine_gen.lut.n1314 , 
         \sine_gen.lut.n11749 , \sine_gen.lut.n1013 , \sine_gen.lut.n14956 , 
         \sine_gen.lut.n14863 , \sine_gen.lut.n1153 , \sine_gen.lut.n12284 , 
         \sine_gen.lut.n11602 , \sine_gen.lut.n2415 , \sine_gen.lut.n1774 , 
         \sine_gen.lut.n14926 , \sine_gen.lut.n11834 , \sine_gen.lut.n11906 , 
         \sine_gen.lut.n14908 , \sine_gen.lut.n2116 , \sine_gen.lut.n2025 , 
         \sine_gen.lut.n4872 , \sine_gen.lut.n2124 , \sine_gen.lut.n1986 , 
         \sine_gen.lut.n14902 , \sine_gen.lut.n11938 , \sine_gen.lut.n11939 , 
         \sine_gen.lut.n12164 , \sine_gen.lut.n11909 , \sine_gen.lut.n14797 , 
         \sine_gen.lut.n11801 , \sine_gen.lut.n14896 , \sine_gen.lut.n14791 , 
         \sine_gen.lut.n2238 , \sine_gen.lut.n14788 , \sine_gen.lut.n11810 , 
         \sine_gen.lut.n11809 , \sine_gen.lut.n14890 , \sine_gen.lut.n11813 , 
         \sine_gen.lut.n11812 , \sine_gen.lut.n14893 , \sine_gen.lut.n2145 , 
         \sine_gen.lut.n2218 , \sine_gen.lut.n1684 , \sine_gen.lut.n14872 , 
         \sine_gen.lut.n11765 , \sine_gen.lut.n11764 , \sine_gen.lut.n1328 , 
         \sine_gen.lut.n1427 , \sine_gen.lut.n1507 , \sine_gen.lut.n1017 , 
         \sine_gen.lut.n1746 , \sine_gen.lut.n14824 , \sine_gen.lut.n1753 , 
         \sine_gen.lut.n12062 , \sine_gen.lut.n1519 , \sine_gen.lut.n14812 , 
         \sine_gen.lut.n1522 , \sine_gen.lut.n1521 , \sine_gen.lut.n1516 , 
         \sine_gen.lut.n1515 , \sine_gen.lut.n14806 , \sine_gen.lut.n1518 , 
         \sine_gen.lut.n1003 , \sine_gen.lut.n7697 , \sine_gen.lut.n11950 , 
         \sine_gen.lut.n11839 , \sine_gen.lut.n11825 , \sine_gen.lut.n14794 , 
         \sine_gen.lut.n2231 , \sine_gen.lut.n2492 , \sine_gen.lut.n2237 , 
         \sine_gen.lut.n14707 , \sine_gen.lut.n14782 , \sine_gen.lut.n14695 , 
         \sine_gen.lut.n14692 , \sine_gen.lut.n11878 , \sine_gen.lut.n11879 , 
         \sine_gen.lut.n684 , \sine_gen.lut.n699 , \sine_gen.lut.n14596 , 
         \sine_gen.lut.n668 , \sine_gen.lut.n5213 , \sine_gen.lut.n11987 , 
         \sine_gen.lut.n7667 , \sine_gen.lut.n1489 , \sine_gen.lut.n11606 , 
         \sine_gen.lut.n14743 , \sine_gen.lut.n11842 , \sine_gen.lut.n1834 , 
         \sine_gen.lut.n14731 , \sine_gen.lut.n1642 , \sine_gen.lut.n1687 , 
         \sine_gen.lut.n11791 , \sine_gen.lut.n14722 , \sine_gen.lut.n11785 , 
         \sine_gen.lut.n11738 , \sine_gen.lut.n11737 , \sine_gen.lut.n11711 , 
         \sine_gen.lut.n11710 , \sine_gen.lut.n14704 , \sine_gen.lut.n11704 , 
         \sine_gen.lut.n11705 , \sine_gen.lut.n11859 , \sine_gen.lut.n11639 , 
         \sine_gen.lut.n11638 , \tri_wave[8] , \tri_wave[9] , \tw_gen.n14 , 
         \tw_gen.n9 , \tri_wave[11] , \tri_wave[12] , \tw_gen.n8 , \tw_gen.n7 , 
         \tri_wave[7] , \tw_gen.n12_adj_189 , \tw_gen.n16 , \tri_wave[2] , 
         \tri_wave[3] , \tw_gen.n22_adj_203 , \tw_gen.n26_adj_204 , 
         \tw_gen.n7560 , \tw_gen.n16_adj_207 , \tw_gen.n28_adj_209 , 
         \tw_gen.n24_adj_208 , \tw_gen.n7574 , \tri_wave[1] , \tw_gen.n7576 , 
         \tw_gen.n18 , \tw_gen.n26 , \tw_gen.n13 , \tw_gen.n24 , \tw_gen.n37 , 
         \tw_gen.n20 , \tw_gen.n19_adj_184 , \tw_gen.n32 , \tw_gen.n28 , n9727, 
         \tw_gen.n25 , \tw_gen.n25_adj_173 , \tw_gen.n33 , \tw_gen.n23 , 
         \tw_gen.n31_adj_174 , \tw_gen.n16_adj_190 , \tw_gen.n17 , 
         \tw_gen.n7542 , \tri_wave[4] , \tw_gen.n26_adj_206 , 
         \tw_gen.n20_adj_205 , \tri_wave[10] , \tw_gen.n7588 , \tw_gen.n12 , 
         \tri_wave[6] , \tw_gen.n12_adj_191 , \tw_gen.n19_adj_193 , 
         \tw_gen.n18_adj_192 , \tri_wave[5] , \tw_gen.n22 , 
         \tw_gen.n18_adj_196 , tri_wave_13__N_3, \tw_gen.n6 , \tw_gen.n118 , 
         \tw_gen.n117 , \tw_gen.n182 , \tw_gen.n11135 , \tw_gen.n3043 , 
         \tw_gen.n18_adj_201 , \tw_gen.n24_adj_202 , \tw_gen.n5049 , 
         \tw_gen.n32_adj_211 , \tw_gen.n301 , \comp3.n4 , \comp3.n6 , 
         \tw_gen.n27_adj_187 , \tw_gen.n28_adj_185 , \tw_gen.n26_adj_186 , 
         \tw_gen.n25_adj_188 , \comp3.n8 , \comp3.n10 , \tw_gen.n21_adj_199 , 
         \tw_gen.n22_adj_198 , \tw_gen.n23_adj_200 , \comp3.n12 , \comp3.n14 , 
         \comp3.n16 , \comp3.n18 , \comp3.n20 , \comp3.n22 , \comp3.n24 , 
         \comp3.n26 , \comp3.n28 , \sine_wave3[14] , Vc_c_N_165, 
         \sine_gen.data[14].sig_029.FeedThruLUT , \sine_gen.data[14] , Vc_c, 
         \comp2.n4 , \comp2.n6 , \comp2.n8 , \comp2.n10 , \comp2.n12 , 
         \comp2.n14 , \comp2.n16 , \comp2.n18 , \comp2.n20 , \comp2.n22 , 
         \comp2.n24 , \comp2.n26 , \comp2.n28 , \sine_wave2[14] , Vb_c, 
         \comp1.n4 , \comp1.n6 , \comp1.n8 , \comp1.n10 , \comp1.n12 , 
         \comp1.n14 , \comp1.n16 , \comp1.n18 , \comp1.n20 , \comp1.n22 , 
         \comp1.n24 , \comp1.n26 , \comp1.n28 , \sine_wave1[14] , Va_c_N_159, 
         \sine_gen.n299 , \sine_gen.n12 , \sine_gen.n11 , \sine_gen.n11179 , 
         \sine_gen.n11181 , \sine_gen.n11175 , \sine_gen.n25_adj_230 , 
         \sine_gen.n27_adj_231 , \sine_gen.n24_adj_229 , 
         \sine_gen.n12_adj_246 , \sine_gen.n11197 , \sine_gen.n363 , 
         \sine_gen.n11191 , \sine_gen.n11193 , \sine_gen.lut.n1002 , 
         \sine_gen.lut.n4261 , \sine_gen.lut.n954 , \sine_gen.lut.n2361 , 
         \sine_gen.lut.n939 , \sine_gen.lut.n908 , \sine_gen.lut.n1412 , 
         \sine_gen.lut.n1492 , \sine_gen.lut.n2451 , \sine_gen.lut.n2357 , 
         \sine_gen.lut.n7647 , \sine_gen.lut.n859 , \sine_gen.lut.n844 , 
         \sine_gen.lut.n1107 , \sine_gen.lut.n2324 , \sine_gen.lut.n1132 , 
         \sine_gen.lut.n796 , \sine_gen.lut.n781 , \sine_gen.lut.n1147 , 
         \sine_gen.lut.n1139 , \sine_gen.lut.n2204 , \sine_gen.lut.n5176 , 
         \sine_gen.lut.n1473 , \sine_gen.lut.n1117 , \sine_gen.lut.n1142 , 
         \sine_gen.lut.n1143 , \sine_gen.lut.n109 , \sine_gen.lut.n9329 , 
         \sine_gen.lut.n10742 , \sine_gen.lut.n11167 , \sine_gen.lut.n11171 , 
         \sine_gen.lut.n4301 , \sine_gen.lut.n7695 , \sine_gen.lut.n1477 , 
         \sine_gen.lut.n1540 , \sine_gen.lut.n11858 , \sine_gen.lut.n7651 , 
         \sine_gen.lut.n1140 , \sine_gen.lut.n270 , \sine_gen.lut.n301 , 
         \sine_gen.lut.n2169 , \sine_gen.lut.n2235 , \sine_gen.lut.n364 , 
         \sine_gen.lut.n2113 , \sine_gen.lut.n2019 , \sine_gen.lut.n526 , 
         \sine_gen.lut.n541 , \sine_gen.lut.n620 , \sine_gen.lut.n635 , 
         \sine_gen.lut.n4 , \sine_gen.lut.n604 , \sine_gen.lut.n589 , 
         \sine_gen.lut.n1137 , \sine_gen.lut.n1757 , \sine_gen.lut.n1136 , 
         \sine_gen.lut.n1109 , \sine_gen.lut.n5227 , \sine_gen.lut.n11178 , 
         \sine_gen.lut.n2002 , \sine_gen.lut.n5178 , \sine_gen.lut.n7635 , 
         \sine_gen.lut.n7669 , \sine_gen.lut.n1863 , \sine_gen.lut.n11127 , 
         \sine_gen.lut.n4211 , \sine_gen.lut.n1018 , \sine_gen.lut.n898 , 
         \sine_gen.lut.n11782 , \sine_gen.lut.n865 , \sine_gen.lut.n905 , 
         \sine_gen.lut.n7655 , \sine_gen.lut.n11863 , \sine_gen.lut.n1868 , 
         \sine_gen.lut.n11864 , \sine_gen.lut.n2165 , \sine_gen.lut.n2475 , 
         \sine_gen.lut.n2473 , \sine_gen.lut.n2161 , \sine_gen.lut.n11912 , 
         \sine_gen.lut.n11911 , \sine_gen.lut.n11913 , \sine_gen.lut.n1441 , 
         \sine_gen.lut.n2369 , \sine_gen.lut.n1435 , \sine_gen.lut.n2367 , 
         \sine_gen.lut.n1438 , \sine_gen.lut.n7641 , \sine_gen.lut.n2372 , 
         \sine_gen.lut.n11184 , \sine_gen.lut.n1373 , \sine_gen.lut.n2202 , 
         \sine_gen.address[14] , \sine_gen.lut.n1335 , \sine_gen.lut.n1444 , 
         \sine_gen.lut.n3918 , \sine_gen.lut.n1442 , \sine_gen.lut.n1318 , 
         \sine_gen.lut.n348 , \sine_gen.lut.n12129 , \sine_gen.lut.n862 , 
         \sine_gen.lut.n1772 , \sine_gen.lut.n1773 , \sine_gen.lut.n1845 , 
         \sine_gen.lut.n9328 , \sine_gen.lut.n15085 , \sine_gen.lut.n2157 , 
         \sine_gen.lut.n11783 , \sine_gen.lut.n2140 , \sine_gen.lut.n2135 , 
         \sine_gen.lut.n2461 , \sine_gen.lut.n2137 , \sine_gen.lut.n2138 , 
         \sine_gen.lut.n2477 , \sine_gen.lut.n2493 , \sine_gen.lut.n1803 , 
         \sine_gen.lut.n2453 , \sine_gen.lut.n11836 , \sine_gen.lut.n11837 , 
         \sine_gen.lut.n1127 , \sine_gen.lut.n1023 , \sine_gen.lut.n11666 , 
         \sine_gen.lut.n1217 , \sine_gen.lut.n1459 , \sine_gen.lut.n1452 , 
         \sine_gen.lut.n1122 , \sine_gen.lut.n7653 , \sine_gen.lut.n11934 , 
         \sine_gen.lut.n4267 , \sine_gen.lut.n2052 , \sine_gen.lut.n2111 , 
         \tw_gen.n20_adj_194 , \tw_gen.n13_adj_195 , \tw_gen.n14_adj_197 , 
         \tw_gen.n10 , \tw_gen.n7572 , \tw_gen.n27 , \tw_gen.n19 , 
         \tw_gen.n21 , \tw_gen.n15 , \tw_gen.n26_adj_212 , 
         \tw_gen.n24_adj_213 , \tw_gen.n23_adj_215 , \tw_gen.n25_adj_214 , 
         \sine_gen.data[14].sig_015.FeedThruLUT , Vb_c_N_162, 
         \sine_gen.data[14].sig_001.FeedThruLUT , Va_c, 
         \sine_gen.address_14__N_95[14] , \sine_gen.n1_adj_245 ;

  sine_gen_SLICE_0 \sine_gen.SLICE_0 ( .DI1(\sine_gen.address3_14__N_140[14] ), 
    .DI0(\sine_gen.address3_14__N_140[13] ), .D1(\sine_gen.n16483 ), 
    .C1(\sine_gen.n81[14] ), .D0(\sine_gen.n8750 ), .C0(\sine_gen.n81[13] ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8750 ), .CIN1(\sine_gen.n16483 ), 
    .Q0(\sine_gen.address3[13] ), .Q1(\sine_gen.address3[14] ), 
    .F0(\sine_gen.address3_14__N_140[13] ), 
    .F1(\sine_gen.address3_14__N_140[14] ), .COUT0(\sine_gen.n16483 ));
  sine_gen_SLICE_1 \sine_gen.SLICE_1 ( .DI1(\sine_gen.address3_14__N_140[12] ), 
    .DI0(\sine_gen.address3_14__N_140[11] ), .D1(\sine_gen.n16480 ), 
    .C1(\sine_gen.n81[12] ), .D0(\sine_gen.n8748 ), .C0(\sine_gen.n81[11] ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8748 ), .CIN1(\sine_gen.n16480 ), 
    .Q0(\sine_gen.address3[11] ), .Q1(\sine_gen.address3[12] ), 
    .F0(\sine_gen.address3_14__N_140[11] ), 
    .F1(\sine_gen.address3_14__N_140[12] ), .COUT1(\sine_gen.n8750 ), 
    .COUT0(\sine_gen.n16480 ));
  sine_gen_SLICE_2 \sine_gen.SLICE_2 ( .DI1(\sine_gen.address3_14__N_140[10] ), 
    .DI0(\sine_gen.address3_14__N_140[9] ), .D1(\sine_gen.n16477 ), 
    .C1(\sine_gen.n81[10] ), .D0(\sine_gen.n8746 ), .C0(\sine_gen.n81[9] ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8746 ), .CIN1(\sine_gen.n16477 ), 
    .Q0(\sine_gen.address3[9] ), .Q1(\sine_gen.address3[10] ), 
    .F0(\sine_gen.address3_14__N_140[9] ), 
    .F1(\sine_gen.address3_14__N_140[10] ), .COUT1(\sine_gen.n8748 ), 
    .COUT0(\sine_gen.n16477 ));
  sine_gen_SLICE_3 \sine_gen.SLICE_3 ( .DI1(\sine_gen.address3_14__N_140[8] ), 
    .DI0(\sine_gen.address3_14__N_140[7] ), .D1(\sine_gen.n16474 ), 
    .C1(\sine_gen.n81[8] ), .D0(\sine_gen.n8744 ), .C0(\sine_gen.n81[7] ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8744 ), .CIN1(\sine_gen.n16474 ), 
    .Q0(\sine_gen.address3[7] ), .Q1(\sine_gen.address3[8] ), 
    .F0(\sine_gen.address3_14__N_140[7] ), 
    .F1(\sine_gen.address3_14__N_140[8] ), .COUT1(\sine_gen.n8746 ), 
    .COUT0(\sine_gen.n16474 ));
  sine_gen_SLICE_4 \sine_gen.SLICE_4 ( .DI1(\sine_gen.n82[0] ), 
    .D1(\sine_gen.n16534 ), .C1(VCC_net), .B1(\sine_gen.address1[0] ), 
    .CE(\sine_gen.n5139 ), .LSR(\sine_gen.n5233 ), .CLK(clk_c), 
    .CIN1(\sine_gen.n16534 ), .Q1(\sine_gen.address1[0] ), 
    .F1(\sine_gen.n82[0] ), .COUT1(\sine_gen.n8722 ), 
    .COUT0(\sine_gen.n16534 ));
  sine_gen_SLICE_5 \sine_gen.SLICE_5 ( .DI1(\sine_gen.address3_14__N_140[6] ), 
    .DI0(\sine_gen.address3_14__N_140[5] ), .D1(\sine_gen.n16471 ), 
    .C1(\sine_gen.n81[6] ), .D0(\sine_gen.n8742 ), .C0(\sine_gen.n81[5] ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8742 ), .CIN1(\sine_gen.n16471 ), 
    .Q0(\sine_gen.address3[5] ), .Q1(\sine_gen.address3[6] ), 
    .F0(\sine_gen.address3_14__N_140[5] ), 
    .F1(\sine_gen.address3_14__N_140[6] ), .COUT1(\sine_gen.n8744 ), 
    .COUT0(\sine_gen.n16471 ));
  sine_gen_SLICE_6 \sine_gen.SLICE_6 ( .DI1(\sine_gen.address3_14__N_140[4] ), 
    .DI0(\sine_gen.address3_14__N_140[3] ), .D1(\sine_gen.n16468 ), 
    .C1(\sine_gen.n81[4] ), .D0(\sine_gen.n8740 ), .C0(\sine_gen.n81[3] ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8740 ), .CIN1(\sine_gen.n16468 ), 
    .Q0(\sine_gen.address3[3] ), .Q1(\sine_gen.address3[4] ), 
    .F0(\sine_gen.address3_14__N_140[3] ), 
    .F1(\sine_gen.address3_14__N_140[4] ), .COUT1(\sine_gen.n8742 ), 
    .COUT0(\sine_gen.n16468 ));
  sine_gen_SLICE_7 \sine_gen.SLICE_7 ( .DI1(\sine_gen.address3_14__N_140[2] ), 
    .DI0(\sine_gen.address3_14__N_140[1] ), .D1(\sine_gen.n16465 ), 
    .C1(\sine_gen.n81[2] ), .D0(\sine_gen.n8738 ), .C0(\sine_gen.n81[1] ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8738 ), .CIN1(\sine_gen.n16465 ), 
    .Q0(\sine_gen.address3[1] ), .Q1(\sine_gen.address3[2] ), 
    .F0(\sine_gen.address3_14__N_140[1] ), 
    .F1(\sine_gen.address3_14__N_140[2] ), .COUT1(\sine_gen.n8740 ), 
    .COUT0(\sine_gen.n16465 ));
  sine_gen_SLICE_8 \sine_gen.SLICE_8 ( .DI1(\sine_gen.address3_14__N_140[0] ), 
    .D1(\sine_gen.n16462 ), .C1(\sine_gen.n81[0] ), .B1(\sine_gen.n9716 ), 
    .CLK(clk_c), .CIN1(\sine_gen.n16462 ), .Q1(\sine_gen.address3[0] ), 
    .F1(\sine_gen.address3_14__N_140[0] ), .COUT1(\sine_gen.n8738 ), 
    .COUT0(\sine_gen.n16462 ));
  sine_gen_SLICE_9 \sine_gen.SLICE_9 ( .DI1(\sine_gen.address2_14__N_125[14] ), 
    .DI0(\sine_gen.address2_14__N_125[13] ), .D1(\sine_gen.n16195 ), 
    .C1(\sine_gen.n81_adj_247[14] ), .D0(\sine_gen.n8766 ), 
    .C0(\sine_gen.address2[13] ), .CLK(clk_c), .CIN0(\sine_gen.n8766 ), 
    .CIN1(\sine_gen.n16195 ), .Q0(\sine_gen.address2[13] ), 
    .Q1(\sine_gen.address2[14] ), .F0(\sine_gen.address2_14__N_125[13] ), 
    .F1(\sine_gen.address2_14__N_125[14] ), .COUT0(\sine_gen.n16195 ));
  sine_gen_SLICE_10 \sine_gen.SLICE_10 ( 
    .DI1(\sine_gen.address2_14__N_125[12] ), 
    .DI0(\sine_gen.address2_14__N_125[11] ), .D1(\sine_gen.n16192 ), 
    .C1(\sine_gen.address2[12] ), .D0(\sine_gen.n8764 ), 
    .C0(\sine_gen.n81_adj_247[11] ), .CLK(clk_c), .CIN0(\sine_gen.n8764 ), 
    .CIN1(\sine_gen.n16192 ), .Q0(\sine_gen.address2[11] ), 
    .Q1(\sine_gen.address2[12] ), .F0(\sine_gen.address2_14__N_125[11] ), 
    .F1(\sine_gen.address2_14__N_125[12] ), .COUT1(\sine_gen.n8766 ), 
    .COUT0(\sine_gen.n16192 ));
  sine_gen_SLICE_11 \sine_gen.SLICE_11 ( .DI1(\sine_gen.n82[14] ), 
    .DI0(\sine_gen.n82[13] ), .D1(\sine_gen.n16555 ), 
    .B1(\sine_gen.address1[14] ), .D0(\sine_gen.n8734 ), 
    .B0(\sine_gen.address1[13] ), .CE(\sine_gen.n5139 ), 
    .LSR(\sine_gen.n5233 ), .CLK(clk_c), .CIN0(\sine_gen.n8734 ), 
    .CIN1(\sine_gen.n16555 ), .Q0(\sine_gen.address1[13] ), 
    .Q1(\sine_gen.address1[14] ), .F0(\sine_gen.n82[13] ), 
    .F1(\sine_gen.n82[14] ), .COUT0(\sine_gen.n16555 ));
  sine_gen_SLICE_12 \sine_gen.SLICE_12 ( 
    .DI1(\sine_gen.address2_14__N_125[10] ), 
    .DI0(\sine_gen.address2_14__N_125[9] ), .D1(\sine_gen.n16189 ), 
    .C1(\sine_gen.n81_adj_247[10] ), .D0(\sine_gen.n8762 ), 
    .C0(\sine_gen.n81_adj_247[9] ), .CLK(clk_c), .CIN0(\sine_gen.n8762 ), 
    .CIN1(\sine_gen.n16189 ), .Q0(\sine_gen.address2[9] ), 
    .Q1(\sine_gen.address2[10] ), .F0(\sine_gen.address2_14__N_125[9] ), 
    .F1(\sine_gen.address2_14__N_125[10] ), .COUT1(\sine_gen.n8764 ), 
    .COUT0(\sine_gen.n16189 ));
  sine_gen_SLICE_13 \sine_gen.SLICE_13 ( .DI1(\sine_gen.n82[12] ), 
    .DI0(\sine_gen.n82[11] ), .D1(\sine_gen.n16552 ), 
    .B1(\sine_gen.address1[12] ), .D0(\sine_gen.n8732 ), 
    .B0(\sine_gen.address1[11] ), .CE(\sine_gen.n5139 ), 
    .LSR(\sine_gen.n5233 ), .CLK(clk_c), .CIN0(\sine_gen.n8732 ), 
    .CIN1(\sine_gen.n16552 ), .Q0(\sine_gen.address1[11] ), 
    .Q1(\sine_gen.address1[12] ), .F0(\sine_gen.n82[11] ), 
    .F1(\sine_gen.n82[12] ), .COUT1(\sine_gen.n8734 ), 
    .COUT0(\sine_gen.n16552 ));
  sine_gen_SLICE_14 \sine_gen.SLICE_14 ( 
    .DI1(\sine_gen.address2_14__N_125[8] ), 
    .DI0(\sine_gen.address2_14__N_125[7] ), .D1(\sine_gen.n16186 ), 
    .C1(\sine_gen.address2[8] ), .D0(\sine_gen.n8760 ), 
    .C0(\sine_gen.address2[7] ), .CLK(clk_c), .CIN0(\sine_gen.n8760 ), 
    .CIN1(\sine_gen.n16186 ), .Q0(\sine_gen.address2[7] ), 
    .Q1(\sine_gen.address2[8] ), .F0(\sine_gen.address2_14__N_125[7] ), 
    .F1(\sine_gen.address2_14__N_125[8] ), .COUT1(\sine_gen.n8762 ), 
    .COUT0(\sine_gen.n16186 ));
  sine_gen_SLICE_15 \sine_gen.SLICE_15 ( 
    .DI1(\sine_gen.address2_14__N_125[6] ), 
    .DI0(\sine_gen.address2_14__N_125[5] ), .D1(\sine_gen.n16183 ), 
    .C1(\sine_gen.address2[6] ), .D0(\sine_gen.n8758 ), 
    .C0(\sine_gen.address2[5] ), .CLK(clk_c), .CIN0(\sine_gen.n8758 ), 
    .CIN1(\sine_gen.n16183 ), .Q0(\sine_gen.address2[5] ), 
    .Q1(\sine_gen.address2[6] ), .F0(\sine_gen.address2_14__N_125[5] ), 
    .F1(\sine_gen.address2_14__N_125[6] ), .COUT1(\sine_gen.n8760 ), 
    .COUT0(\sine_gen.n16183 ));
  sine_gen_SLICE_16 \sine_gen.SLICE_16 ( 
    .DI1(\sine_gen.address2_14__N_125[4] ), 
    .DI0(\sine_gen.address2_14__N_125[3] ), .D1(\sine_gen.n16180 ), 
    .C1(\sine_gen.n81_adj_247[4] ), .D0(\sine_gen.n8756 ), 
    .C0(\sine_gen.n81_adj_247[3] ), .CLK(clk_c), .CIN0(\sine_gen.n8756 ), 
    .CIN1(\sine_gen.n16180 ), .Q0(\sine_gen.address2[3] ), 
    .Q1(\sine_gen.address2[4] ), .F0(\sine_gen.address2_14__N_125[3] ), 
    .F1(\sine_gen.address2_14__N_125[4] ), .COUT1(\sine_gen.n8758 ), 
    .COUT0(\sine_gen.n16180 ));
  sine_gen_SLICE_17 \sine_gen.SLICE_17 ( .DI1(\sine_gen.n82[10] ), 
    .DI0(\sine_gen.n82[9] ), .D1(\sine_gen.n16549 ), 
    .B1(\sine_gen.address1[10] ), .D0(\sine_gen.n8730 ), 
    .B0(\sine_gen.address1[9] ), .CE(\sine_gen.n5139 ), .LSR(\sine_gen.n5233 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8730 ), .CIN1(\sine_gen.n16549 ), 
    .Q0(\sine_gen.address1[9] ), .Q1(\sine_gen.address1[10] ), 
    .F0(\sine_gen.n82[9] ), .F1(\sine_gen.n82[10] ), .COUT1(\sine_gen.n8732 ), 
    .COUT0(\sine_gen.n16549 ));
  sine_gen_SLICE_18 \sine_gen.SLICE_18 ( 
    .DI1(\sine_gen.address2_14__N_125[2] ), 
    .DI0(\sine_gen.address2_14__N_125[1] ), .D1(\sine_gen.n16177 ), 
    .C1(\sine_gen.n81_adj_247[2] ), .D0(\sine_gen.n8754 ), 
    .C0(\sine_gen.n81_adj_247[1] ), .CLK(clk_c), .CIN0(\sine_gen.n8754 ), 
    .CIN1(\sine_gen.n16177 ), .Q0(\sine_gen.address2[1] ), 
    .Q1(\sine_gen.address2[2] ), .F0(\sine_gen.address2_14__N_125[1] ), 
    .F1(\sine_gen.address2_14__N_125[2] ), .COUT1(\sine_gen.n8756 ), 
    .COUT0(\sine_gen.n16177 ));
  sine_gen_SLICE_19 \sine_gen.SLICE_19 ( .DI1(\sine_gen.n82[8] ), 
    .DI0(\sine_gen.n82[7] ), .D1(\sine_gen.n16546 ), 
    .B1(\sine_gen.address1[8] ), .D0(\sine_gen.n8728 ), 
    .B0(\sine_gen.address1[7] ), .CE(\sine_gen.n5139 ), .LSR(\sine_gen.n5233 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8728 ), .CIN1(\sine_gen.n16546 ), 
    .Q0(\sine_gen.address1[7] ), .Q1(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n82[7] ), .F1(\sine_gen.n82[8] ), .COUT1(\sine_gen.n8730 ), 
    .COUT0(\sine_gen.n16546 ));
  sine_gen_SLICE_20 \sine_gen.SLICE_20 ( .DI1(\sine_gen.n82[6] ), 
    .DI0(\sine_gen.n82[5] ), .D1(\sine_gen.n16543 ), 
    .B1(\sine_gen.address1[6] ), .D0(\sine_gen.n8726 ), 
    .B0(\sine_gen.address1[5] ), .CE(\sine_gen.n5139 ), .LSR(\sine_gen.n5233 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8726 ), .CIN1(\sine_gen.n16543 ), 
    .Q0(\sine_gen.address1[5] ), .Q1(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n82[5] ), .F1(\sine_gen.n82[6] ), .COUT1(\sine_gen.n8728 ), 
    .COUT0(\sine_gen.n16543 ));
  sine_gen_SLICE_21 \sine_gen.SLICE_21 ( 
    .DI1(\sine_gen.address2_14__N_125[0] ), .D1(\sine_gen.n16174 ), 
    .C1(\sine_gen.n81_adj_247[0] ), .B1(\sine_gen.n9715 ), .CLK(clk_c), 
    .CIN1(\sine_gen.n16174 ), .Q1(\sine_gen.address2[0] ), 
    .F1(\sine_gen.address2_14__N_125[0] ), .COUT1(\sine_gen.n8754 ), 
    .COUT0(\sine_gen.n16174 ));
  sine_gen_SLICE_22 \sine_gen.SLICE_22 ( .DI1(\sine_gen.n82[4] ), 
    .DI0(\sine_gen.n82[3] ), .D1(\sine_gen.n16540 ), 
    .B1(\sine_gen.address1[4] ), .D0(\sine_gen.n8724 ), 
    .B0(\sine_gen.address1[3] ), .CE(\sine_gen.n5139 ), .LSR(\sine_gen.n5233 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8724 ), .CIN1(\sine_gen.n16540 ), 
    .Q0(\sine_gen.address1[3] ), .Q1(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n82[3] ), .F1(\sine_gen.n82[4] ), .COUT1(\sine_gen.n8726 ), 
    .COUT0(\sine_gen.n16540 ));
  sine_gen_SLICE_23 \sine_gen.SLICE_23 ( .DI1(\sine_gen.n82[2] ), 
    .DI0(\sine_gen.n82[1] ), .D1(\sine_gen.n16537 ), 
    .B1(\sine_gen.address1[2] ), .D0(\sine_gen.n8722 ), 
    .B0(\sine_gen.address1[1] ), .CE(\sine_gen.n5139 ), .LSR(\sine_gen.n5233 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n8722 ), .CIN1(\sine_gen.n16537 ), 
    .Q0(\sine_gen.address1[1] ), .Q1(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n82[1] ), .F1(\sine_gen.n82[2] ), .COUT1(\sine_gen.n8724 ), 
    .COUT0(\sine_gen.n16537 ));
  tw_gen_SLICE_24 \tw_gen.SLICE_24 ( .D1(\tw_gen.n16441 ), .C1(VCC_net), 
    .B1(\tw_gen.n1091 ), .D0(\tw_gen.n8924 ), .C0(VCC_net), 
    .B0(\tw_gen.n1092 ), .CIN0(\tw_gen.n8924 ), .CIN1(\tw_gen.n16441 ), 
    .F0(\tw_gen.n1120[6] ), .F1(\tw_gen.n1120[7] ), .COUT1(\tw_gen.n8926 ), 
    .COUT0(\tw_gen.n16441 ));
  tw_gen_SLICE_25 \tw_gen.SLICE_25 ( .D1(\tw_gen.n16237 ), .D0(\tw_gen.n8791 ), 
    .C0(VCC_net), .B0(\tw_gen.n480 ), .CIN0(\tw_gen.n8791 ), 
    .CIN1(\tw_gen.n16237 ), .F0(\tw_gen.n520[18] ), .COUT0(\tw_gen.n16237 ));
  tw_gen_SLICE_26 \tw_gen.SLICE_26 ( .D1(\tw_gen.n16438 ), .C1(VCC_net), 
    .B1(\tw_gen.n1093 ), .D0(\tw_gen.n8922 ), .C0(VCC_net), 
    .B0(\tw_gen.n1094 ), .CIN0(\tw_gen.n8922 ), .CIN1(\tw_gen.n16438 ), 
    .F0(\tw_gen.n1120[4] ), .F1(\tw_gen.n1120[5] ), .COUT1(\tw_gen.n8924 ), 
    .COUT0(\tw_gen.n16438 ));
  tw_gen_SLICE_27 \tw_gen.SLICE_27 ( .D1(\tw_gen.n16342 ), .C1(VCC_net), 
    .B1(\tw_gen.n847 ), .D0(\tw_gen.n8858 ), .C0(VCC_net), .B0(\tw_gen.n848 ), 
    .CIN0(\tw_gen.n8858 ), .CIN1(\tw_gen.n16342 ), .F0(\tw_gen.n880[10] ), 
    .F1(\tw_gen.n880[11] ), .COUT1(\tw_gen.n8860 ), .COUT0(\tw_gen.n16342 ));
  tw_gen_SLICE_28 \tw_gen.SLICE_28 ( .D1(\tw_gen.n16435 ), .B1(\tw_gen.n1095 ), 
    .D0(\tw_gen.n8920 ), .C0(VCC_net), .B0(\tw_gen.n1096 ), 
    .CIN0(\tw_gen.n8920 ), .CIN1(\tw_gen.n16435 ), .F0(\tw_gen.n1120[2] ), 
    .F1(\tw_gen.n1120[3] ), .COUT1(\tw_gen.n8922 ), .COUT0(\tw_gen.n16435 ));
  tw_gen_SLICE_29 \tw_gen.SLICE_29 ( .D1(\tw_gen.n16234 ), .C1(VCC_net), 
    .B1(\tw_gen.n481 ), .D0(\tw_gen.n8789 ), .C0(VCC_net), .B0(\tw_gen.n482 ), 
    .CIN0(\tw_gen.n8789 ), .CIN1(\tw_gen.n16234 ), .F0(\tw_gen.n520[16] ), 
    .F1(\tw_gen.n520[17] ), .COUT1(\tw_gen.n8791 ), .COUT0(\tw_gen.n16234 ));
  tw_gen_SLICE_30 \tw_gen.SLICE_30 ( .D1(\tw_gen.n16231 ), .C1(VCC_net), 
    .B1(\tw_gen.n483 ), .D0(\tw_gen.n8787 ), .C0(VCC_net), .B0(\tw_gen.n484 ), 
    .CIN0(\tw_gen.n8787 ), .CIN1(\tw_gen.n16231 ), .F0(\tw_gen.n520[14] ), 
    .F1(\tw_gen.n520[15] ), .COUT1(\tw_gen.n8789 ), .COUT0(\tw_gen.n16231 ));
  tw_gen_SLICE_31 \tw_gen.SLICE_31 ( .D1(\tw_gen.n16339 ), .C1(VCC_net), 
    .B1(\tw_gen.n849 ), .D0(\tw_gen.n8856 ), .C0(VCC_net), .B0(\tw_gen.n850 ), 
    .CIN0(\tw_gen.n8856 ), .CIN1(\tw_gen.n16339 ), .F0(\tw_gen.n880[8] ), 
    .F1(\tw_gen.n880[9] ), .COUT1(\tw_gen.n8858 ), .COUT0(\tw_gen.n16339 ));
  tw_gen_SLICE_32 \tw_gen.SLICE_32 ( .D1(\tw_gen.n16336 ), .B1(\tw_gen.n851 ), 
    .D0(\tw_gen.n8854 ), .C0(VCC_net), .B0(\tw_gen.n852 ), 
    .CIN0(\tw_gen.n8854 ), .CIN1(\tw_gen.n16336 ), .F0(\tw_gen.n880[6] ), 
    .F1(\tw_gen.n880[7] ), .COUT1(\tw_gen.n8856 ), .COUT0(\tw_gen.n16336 ));
  tw_gen_SLICE_33 \tw_gen.SLICE_33 ( .D1(\tw_gen.n16333 ), .C1(VCC_net), 
    .B1(\tw_gen.n193 ), .CIN1(\tw_gen.n16333 ), .F1(\tw_gen.n880[5] ), 
    .COUT1(\tw_gen.n8854 ), .COUT0(\tw_gen.n16333 ));
  tw_gen_SLICE_34 \tw_gen.SLICE_34 ( .D1(\tw_gen.n16432 ), .B1(\tw_gen.n197 ), 
    .C0(VCC_net), .B0(\tw_gen.n198 ), .CIN1(\tw_gen.n16432 ), 
    .F1(\tw_gen.n1120[1] ), .COUT1(\tw_gen.n8920 ), .COUT0(\tw_gen.n16432 ));
  tw_gen_SLICE_35 \tw_gen.SLICE_35 ( .D1(\tw_gen.n16330 ), .C1(VCC_net), 
    .B1(\tw_gen.n780 ), .D0(\tw_gen.n8850 ), .C0(VCC_net), .B0(\tw_gen.n781 ), 
    .CIN0(\tw_gen.n8850 ), .CIN1(\tw_gen.n16330 ), .F0(\tw_gen.n820[17] ), 
    .F1(\tw_gen.n820[18] ), .COUT0(\tw_gen.n16330 ));
  tw_gen_SLICE_36 \tw_gen.SLICE_36 ( .D1(\tw_gen.n16429 ), .C1(VCC_net), 
    .B1(\tw_gen.n1020 ), .D0(\tw_gen.n8916 ), .C0(VCC_net), 
    .B0(\tw_gen.n1021 ), .CIN0(\tw_gen.n8916 ), .CIN1(\tw_gen.n16429 ), 
    .F0(\tw_gen.n1060[17] ), .F1(\tw_gen.n1060[18] ), .COUT0(\tw_gen.n16429 ));
  tw_gen_SLICE_37 \tw_gen.SLICE_37 ( .D1(\tw_gen.n16426 ), .C1(VCC_net), 
    .B1(\tw_gen.n1022 ), .D0(\tw_gen.n8914 ), .C0(VCC_net), 
    .B0(\tw_gen.n1023 ), .CIN0(\tw_gen.n8914 ), .CIN1(\tw_gen.n16426 ), 
    .F0(\tw_gen.n1060[15] ), .F1(\tw_gen.n1060[16] ), .COUT1(\tw_gen.n8916 ), 
    .COUT0(\tw_gen.n16426 ));
  tw_gen_SLICE_38 \tw_gen.SLICE_38 ( .D1(\tw_gen.n16327 ), .C1(VCC_net), 
    .B1(\tw_gen.n782 ), .D0(\tw_gen.n8848 ), .C0(VCC_net), .B0(\tw_gen.n783 ), 
    .CIN0(\tw_gen.n8848 ), .CIN1(\tw_gen.n16327 ), .F0(\tw_gen.n820[15] ), 
    .F1(\tw_gen.n820[16] ), .COUT1(\tw_gen.n8850 ), .COUT0(\tw_gen.n16327 ));
  tw_gen_SLICE_39 \tw_gen.SLICE_39 ( .D1(\tw_gen.n16324 ), .C1(VCC_net), 
    .B1(\tw_gen.n784 ), .D0(\tw_gen.n8846 ), .C0(VCC_net), .B0(\tw_gen.n785 ), 
    .CIN0(\tw_gen.n8846 ), .CIN1(\tw_gen.n16324 ), .F0(\tw_gen.n820[13] ), 
    .F1(\tw_gen.n820[14] ), .COUT1(\tw_gen.n8848 ), .COUT0(\tw_gen.n16324 ));
  tw_gen_SLICE_40 \tw_gen.SLICE_40 ( .D1(\tw_gen.n16321 ), .C1(VCC_net), 
    .B1(\tw_gen.n786 ), .D0(\tw_gen.n8844 ), .C0(VCC_net), .B0(\tw_gen.n787 ), 
    .CIN0(\tw_gen.n8844 ), .CIN1(\tw_gen.n16321 ), .F0(\tw_gen.n820[11] ), 
    .F1(\tw_gen.n820[12] ), .COUT1(\tw_gen.n8846 ), .COUT0(\tw_gen.n16321 ));
  tw_gen_SLICE_41 \tw_gen.SLICE_41 ( .D1(\tw_gen.n16228 ), .B1(\tw_gen.n485 ), 
    .D0(\tw_gen.n8785 ), .C0(VCC_net), .B0(\tw_gen.n486 ), 
    .CIN0(\tw_gen.n8785 ), .CIN1(\tw_gen.n16228 ), .F0(\tw_gen.n520[12] ), 
    .F1(\tw_gen.n520[13] ), .COUT1(\tw_gen.n8787 ), .COUT0(\tw_gen.n16228 ));
  tw_gen_SLICE_42 \tw_gen.SLICE_42 ( .D1(\tw_gen.n16423 ), .C1(VCC_net), 
    .B1(\tw_gen.n1024 ), .D0(\tw_gen.n8912 ), .C0(VCC_net), 
    .B0(\tw_gen.n1025 ), .CIN0(\tw_gen.n8912 ), .CIN1(\tw_gen.n16423 ), 
    .F0(\tw_gen.n1060[13] ), .F1(\tw_gen.n1060[14] ), .COUT1(\tw_gen.n8914 ), 
    .COUT0(\tw_gen.n16423 ));
  tw_gen_SLICE_43 \tw_gen.SLICE_43 ( .D1(\tw_gen.n16420 ), .C1(VCC_net), 
    .B1(\tw_gen.n1026 ), .D0(\tw_gen.n8910 ), .C0(VCC_net), 
    .B0(\tw_gen.n1027 ), .CIN0(\tw_gen.n8910 ), .CIN1(\tw_gen.n16420 ), 
    .F0(\tw_gen.n1060[11] ), .F1(\tw_gen.n1060[12] ), .COUT1(\tw_gen.n8912 ), 
    .COUT0(\tw_gen.n16420 ));
  tw_gen_SLICE_44 \tw_gen.SLICE_44 ( .D1(\tw_gen.n16225 ), .C1(VCC_net), 
    .B1(\tw_gen.n187 ), .CIN1(\tw_gen.n16225 ), .F1(\tw_gen.n520[11] ), 
    .COUT1(\tw_gen.n8785 ), .COUT0(\tw_gen.n16225 ));
  tw_gen_SLICE_45 \tw_gen.SLICE_45 ( .D1(\tw_gen.n16318 ), .C1(VCC_net), 
    .B1(\tw_gen.n788 ), .D0(\tw_gen.n8842 ), .C0(VCC_net), .B0(\tw_gen.n789 ), 
    .CIN0(\tw_gen.n8842 ), .CIN1(\tw_gen.n16318 ), .F0(\tw_gen.n820[9] ), 
    .F1(\tw_gen.n820[10] ), .COUT1(\tw_gen.n8844 ), .COUT0(\tw_gen.n16318 ));
  tw_gen_SLICE_46 \tw_gen.SLICE_46 ( .D1(\tw_gen.n16315 ), .B1(\tw_gen.n790 ), 
    .D0(\tw_gen.n8840 ), .C0(VCC_net), .B0(\tw_gen.n791 ), 
    .CIN0(\tw_gen.n8840 ), .CIN1(\tw_gen.n16315 ), .F0(\tw_gen.n820[7] ), 
    .F1(\tw_gen.n820[8] ), .COUT1(\tw_gen.n8842 ), .COUT0(\tw_gen.n16315 ));
  tw_gen_SLICE_47 \tw_gen.SLICE_47 ( .D1(\tw_gen.n16222 ), .C1(VCC_net), 
    .B1(\tw_gen.n420 ), .D0(\tw_gen.n8781 ), .C0(VCC_net), .B0(\tw_gen.n421 ), 
    .CIN0(\tw_gen.n8781 ), .CIN1(\tw_gen.n16222 ), .F0(\tw_gen.n460[17] ), 
    .F1(\tw_gen.n460[18] ), .COUT0(\tw_gen.n16222 ));
  tw_gen_SLICE_48 \tw_gen.SLICE_48 ( .D1(\tw_gen.n16312 ), .C1(VCC_net), 
    .B1(\tw_gen.n192 ), .CIN1(\tw_gen.n16312 ), .F1(\tw_gen.n820[6] ), 
    .COUT1(\tw_gen.n8840 ), .COUT0(\tw_gen.n16312 ));
  tw_gen_SLICE_49 \tw_gen.SLICE_49 ( .D1(\tw_gen.n16309 ), .D0(\tw_gen.n8837 ), 
    .C0(VCC_net), .B0(\tw_gen.n720 ), .CIN0(\tw_gen.n8837 ), 
    .CIN1(\tw_gen.n16309 ), .F0(\tw_gen.n760[18] ), .COUT0(\tw_gen.n16309 ));
  tw_gen_SLICE_50 \tw_gen.SLICE_50 ( .D1(\tw_gen.n16219 ), .C1(VCC_net), 
    .B1(\tw_gen.n422 ), .D0(\tw_gen.n8779 ), .C0(VCC_net), .B0(\tw_gen.n423 ), 
    .CIN0(\tw_gen.n8779 ), .CIN1(\tw_gen.n16219 ), .F0(\tw_gen.n460[15] ), 
    .F1(\tw_gen.n460[16] ), .COUT1(\tw_gen.n8781 ), .COUT0(\tw_gen.n16219 ));
  tw_gen_SLICE_51 \tw_gen.SLICE_51 ( .D1(\tw_gen.n16417 ), .C1(VCC_net), 
    .B1(\tw_gen.n1028 ), .D0(\tw_gen.n8908 ), .C0(VCC_net), 
    .B0(\tw_gen.n1029 ), .CIN0(\tw_gen.n8908 ), .CIN1(\tw_gen.n16417 ), 
    .F0(\tw_gen.n1060[9] ), .F1(\tw_gen.n1060[10] ), .COUT1(\tw_gen.n8910 ), 
    .COUT0(\tw_gen.n16417 ));
  tw_gen_SLICE_52 \tw_gen.SLICE_52 ( .D1(\tw_gen.n16306 ), .C1(VCC_net), 
    .B1(\tw_gen.n721 ), .D0(\tw_gen.n8835 ), .C0(VCC_net), .B0(\tw_gen.n722 ), 
    .CIN0(\tw_gen.n8835 ), .CIN1(\tw_gen.n16306 ), .F0(\tw_gen.n760[16] ), 
    .F1(\tw_gen.n760[17] ), .COUT1(\tw_gen.n8837 ), .COUT0(\tw_gen.n16306 ));
  tw_gen_SLICE_53 \tw_gen.SLICE_53 ( .D1(\tw_gen.n16414 ), .C1(VCC_net), 
    .B1(\tw_gen.n1030 ), .D0(\tw_gen.n8906 ), .C0(VCC_net), 
    .B0(\tw_gen.n1031 ), .CIN0(\tw_gen.n8906 ), .CIN1(\tw_gen.n16414 ), 
    .F0(\tw_gen.n1060[7] ), .F1(\tw_gen.n1060[8] ), .COUT1(\tw_gen.n8908 ), 
    .COUT0(\tw_gen.n16414 ));
  tw_gen_SLICE_54 \tw_gen.SLICE_54 ( .D1(\tw_gen.n16411 ), .C1(VCC_net), 
    .B1(\tw_gen.n1032 ), .D0(\tw_gen.n8904 ), .C0(VCC_net), 
    .B0(\tw_gen.n1033 ), .CIN0(\tw_gen.n8904 ), .CIN1(\tw_gen.n16411 ), 
    .F0(\tw_gen.n1060[5] ), .F1(\tw_gen.n1060[6] ), .COUT1(\tw_gen.n8906 ), 
    .COUT0(\tw_gen.n16411 ));
  tw_gen_SLICE_55 \tw_gen.SLICE_55 ( .D1(\tw_gen.n16489 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[3] ), .D0(\tw_gen.n8706 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[2] ), .CIN0(\tw_gen.n8706 ), 
    .CIN1(\tw_gen.n16489 ), .F0(\tw_gen.n82[1] ), .F1(\tw_gen.n82[2] ), 
    .COUT1(\tw_gen.n8708 ), .COUT0(\tw_gen.n16489 ));
  tw_gen_SLICE_56 \tw_gen.SLICE_56 ( .D1(\tw_gen.n16525 ), 
    .B1(\tw_gen.internal_count[11] ), .D0(\tw_gen.n8698 ), 
    .B0(\tw_gen.internal_count[10] ), .CIN0(\tw_gen.n8698 ), 
    .CIN1(\tw_gen.n16525 ), .F0(\tw_gen.n82_adj_216[9] ), 
    .F1(\tw_gen.n82_adj_216[10] ), .COUT1(\tw_gen.n8700 ), 
    .COUT0(\tw_gen.n16525 ));
  tw_gen_SLICE_57 \tw_gen.SLICE_57 ( .D1(\tw_gen.n16522 ), 
    .B1(\tw_gen.internal_count[9] ), .D0(\tw_gen.n8696 ), 
    .B0(\tw_gen.internal_count[8] ), .CIN0(\tw_gen.n8696 ), 
    .CIN1(\tw_gen.n16522 ), .F0(\tw_gen.n82_adj_216[7] ), 
    .F1(\tw_gen.n82_adj_216[8] ), .COUT1(\tw_gen.n8698 ), 
    .COUT0(\tw_gen.n16522 ));
  tw_gen_SLICE_58 \tw_gen.SLICE_58 ( .D1(\tw_gen.n16519 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[15] ), .D0(\tw_gen.n8718 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[14] ), .CIN0(\tw_gen.n8718 ), 
    .CIN1(\tw_gen.n16519 ), .F0(\tw_gen.n82[13] ), .F1(\tw_gen.n82[14] ), 
    .COUT0(\tw_gen.n16519 ));
  tw_gen_SLICE_59 \tw_gen.SLICE_59 ( .D1(\tw_gen.n16516 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[13] ), .D0(\tw_gen.n8716 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[12] ), .CIN0(\tw_gen.n8716 ), 
    .CIN1(\tw_gen.n16516 ), .F0(\tw_gen.n82[11] ), .F1(\tw_gen.n82[12] ), 
    .COUT1(\tw_gen.n8718 ), .COUT0(\tw_gen.n16516 ));
  tw_gen_SLICE_60 \tw_gen.SLICE_60 ( .D1(\tw_gen.n16216 ), .B1(\tw_gen.n424 ), 
    .D0(\tw_gen.n8777 ), .C0(VCC_net), .B0(\tw_gen.n425 ), 
    .CIN0(\tw_gen.n8777 ), .CIN1(\tw_gen.n16216 ), .F0(\tw_gen.n460[13] ), 
    .F1(\tw_gen.n460[14] ), .COUT1(\tw_gen.n8779 ), .COUT0(\tw_gen.n16216 ));
  tw_gen_SLICE_61 \tw_gen.SLICE_61 ( .D1(\tw_gen.n16384 ), .B1(\tw_gen.n1034 ), 
    .D0(\tw_gen.n8902 ), .C0(VCC_net), .B0(\tw_gen.n1035 ), 
    .CIN0(\tw_gen.n8902 ), .CIN1(\tw_gen.n16384 ), .F0(\tw_gen.n1060[3] ), 
    .F1(\tw_gen.n1060[4] ), .COUT1(\tw_gen.n8904 ), .COUT0(\tw_gen.n16384 ));
  tw_gen_SLICE_62 \tw_gen.SLICE_62 ( .D1(\tw_gen.n16513 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[11] ), .D0(\tw_gen.n8714 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[10] ), .CIN0(\tw_gen.n8714 ), 
    .CIN1(\tw_gen.n16513 ), .F0(\tw_gen.n82[9] ), .F1(\tw_gen.n82[10] ), 
    .COUT1(\tw_gen.n8716 ), .COUT0(\tw_gen.n16513 ));
  tw_gen_SLICE_63 \tw_gen.SLICE_63 ( .D1(\tw_gen.n16213 ), .C1(VCC_net), 
    .B1(\tw_gen.n186 ), .CIN1(\tw_gen.n16213 ), .F1(\tw_gen.n460[12] ), 
    .COUT1(\tw_gen.n8777 ), .COUT0(\tw_gen.n16213 ));
  tw_gen_SLICE_64 \tw_gen.SLICE_64 ( .D1(\tw_gen.n16210 ), .D0(\tw_gen.n8774 ), 
    .C0(VCC_net), .B0(\tw_gen.n360 ), .CIN0(\tw_gen.n8774 ), 
    .CIN1(\tw_gen.n16210 ), .F0(\tw_gen.n400[18] ), .COUT0(\tw_gen.n16210 ));
  tw_gen_SLICE_65 \tw_gen.SLICE_65 ( .D1(\tw_gen.n16303 ), .C1(VCC_net), 
    .B1(\tw_gen.n723 ), .D0(\tw_gen.n8833 ), .C0(VCC_net), .B0(\tw_gen.n724 ), 
    .CIN0(\tw_gen.n8833 ), .CIN1(\tw_gen.n16303 ), .F0(\tw_gen.n760[14] ), 
    .F1(\tw_gen.n760[15] ), .COUT1(\tw_gen.n8835 ), .COUT0(\tw_gen.n16303 ));
  tw_gen_SLICE_66 \tw_gen.SLICE_66 ( .D1(\tw_gen.n16381 ), .C1(VCC_net), 
    .B1(\tw_gen.n196 ), .CIN1(\tw_gen.n16381 ), .F1(\tw_gen.n1060[2] ), 
    .COUT1(\tw_gen.n8902 ), .COUT0(\tw_gen.n16381 ));
  tw_gen_SLICE_67 \tw_gen.SLICE_67 ( .D1(\tw_gen.n16300 ), .C1(VCC_net), 
    .B1(\tw_gen.n725 ), .D0(\tw_gen.n8831 ), .C0(VCC_net), .B0(\tw_gen.n726 ), 
    .CIN0(\tw_gen.n8831 ), .CIN1(\tw_gen.n16300 ), .F0(\tw_gen.n760[12] ), 
    .F1(\tw_gen.n760[13] ), .COUT1(\tw_gen.n8833 ), .COUT0(\tw_gen.n16300 ));
  tw_gen_SLICE_68 \tw_gen.SLICE_68 ( .D1(\tw_gen.n16297 ), .C1(VCC_net), 
    .B1(\tw_gen.n727 ), .D0(\tw_gen.n8829 ), .C0(VCC_net), .B0(\tw_gen.n728 ), 
    .CIN0(\tw_gen.n8829 ), .CIN1(\tw_gen.n16297 ), .F0(\tw_gen.n760[10] ), 
    .F1(\tw_gen.n760[11] ), .COUT1(\tw_gen.n8831 ), .COUT0(\tw_gen.n16297 ));
  tw_gen_SLICE_69 \tw_gen.SLICE_69 ( .D1(\tw_gen.n16207 ), .C1(VCC_net), 
    .B1(\tw_gen.n361 ), .D0(\tw_gen.n8772 ), .C0(VCC_net), .B0(\tw_gen.n362 ), 
    .CIN0(\tw_gen.n8772 ), .CIN1(\tw_gen.n16207 ), .F0(\tw_gen.n400[16] ), 
    .F1(\tw_gen.n400[17] ), .COUT1(\tw_gen.n8774 ), .COUT0(\tw_gen.n16207 ));
  tw_gen_SLICE_70 \tw_gen.SLICE_70 ( .D1(\tw_gen.n16294 ), .B1(\tw_gen.n729 ), 
    .D0(\tw_gen.n8827 ), .C0(VCC_net), .B0(\tw_gen.n730 ), 
    .CIN0(\tw_gen.n8827 ), .CIN1(\tw_gen.n16294 ), .F0(\tw_gen.n760[8] ), 
    .F1(\tw_gen.n760[9] ), .COUT1(\tw_gen.n8829 ), .COUT0(\tw_gen.n16294 ));
  tw_gen_SLICE_71 \tw_gen.SLICE_71 ( .D1(\tw_gen.n16510 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[9] ), .D0(\tw_gen.n8712 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[8] ), .CIN0(\tw_gen.n8712 ), 
    .CIN1(\tw_gen.n16510 ), .F0(\tw_gen.n82[7] ), .F1(\tw_gen.n82[8] ), 
    .COUT1(\tw_gen.n8714 ), .COUT0(\tw_gen.n16510 ));
  tw_gen_SLICE_72 \tw_gen.SLICE_72 ( .D1(\tw_gen.n16204 ), .B1(\tw_gen.n363 ), 
    .D0(\tw_gen.n8770 ), .C0(VCC_net), .B0(\tw_gen.n5055 ), 
    .CIN0(\tw_gen.n8770 ), .CIN1(\tw_gen.n16204 ), .F0(\tw_gen.n400[14] ), 
    .F1(\tw_gen.n400[15] ), .COUT1(\tw_gen.n8772 ), .COUT0(\tw_gen.n16204 ));
  tw_gen_SLICE_73 \tw_gen.SLICE_73 ( .D1(\tw_gen.n16291 ), .C1(VCC_net), 
    .B1(\tw_gen.n191 ), .CIN1(\tw_gen.n16291 ), .F1(\tw_gen.n760[7] ), 
    .COUT1(\tw_gen.n8827 ), .COUT0(\tw_gen.n16291 ));
  tw_gen_SLICE_74 \tw_gen.SLICE_74 ( .D1(\tw_gen.n16486 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[1] ), .CIN1(\tw_gen.n16486 ), 
    .F1(\tw_gen.n82[0] ), .COUT1(\tw_gen.n8706 ), .COUT0(\tw_gen.n16486 ));
  tw_gen_SLICE_75 \tw_gen.SLICE_75 ( .D1(\tw_gen.n16408 ), .D0(\tw_gen.n8899 ), 
    .C0(VCC_net), .B0(\tw_gen.n960 ), .CIN0(\tw_gen.n8899 ), 
    .CIN1(\tw_gen.n16408 ), .F0(\tw_gen.n1000[18] ), .COUT0(\tw_gen.n16408 ));
  tw_gen_SLICE_76 \tw_gen.SLICE_76 ( .D1(\tw_gen.n16531 ), 
    .B1(\tw_gen.internal_count[15] ), .D0(\tw_gen.n8702 ), 
    .B0(\tw_gen.internal_count[14] ), .CIN0(\tw_gen.n8702 ), 
    .CIN1(\tw_gen.n16531 ), .F0(\tw_gen.n82_adj_216[13] ), 
    .F1(\tw_gen.n82_adj_216[14] ), .COUT0(\tw_gen.n16531 ));
  tw_gen_SLICE_77 \tw_gen.SLICE_77 ( .D1(\tw_gen.n16201 ), .C1(VCC_net), 
    .B1(\tw_gen.n185 ), .CIN1(\tw_gen.n16201 ), .F1(\tw_gen.n400[13] ), 
    .COUT1(\tw_gen.n8770 ), .COUT0(\tw_gen.n16201 ));
  tw_gen_SLICE_78 \tw_gen.SLICE_78 ( .D1(\tw_gen.n16288 ), .C1(VCC_net), 
    .B1(\tw_gen.n660 ), .D0(\tw_gen.n8823 ), .C0(VCC_net), .B0(\tw_gen.n661 ), 
    .CIN0(\tw_gen.n8823 ), .CIN1(\tw_gen.n16288 ), .F0(\tw_gen.n700[17] ), 
    .F1(\tw_gen.n700[18] ), .COUT0(\tw_gen.n16288 ));
  tw_gen_SLICE_79 \tw_gen.SLICE_79 ( .D1(\tw_gen.n16495 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[7] ), .D0(\tw_gen.n8710 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[6] ), .CIN0(\tw_gen.n8710 ), 
    .CIN1(\tw_gen.n16495 ), .F0(\tw_gen.n82[5] ), .F1(\tw_gen.n82[6] ), 
    .COUT1(\tw_gen.n8712 ), .COUT0(\tw_gen.n16495 ));
  tw_gen_SLICE_80 \tw_gen.SLICE_80 ( .D1(\tw_gen.n16405 ), .C1(VCC_net), 
    .B1(\tw_gen.n961 ), .D0(\tw_gen.n8897 ), .C0(VCC_net), .B0(\tw_gen.n962 ), 
    .CIN0(\tw_gen.n8897 ), .CIN1(\tw_gen.n16405 ), .F0(\tw_gen.n1000[16] ), 
    .F1(\tw_gen.n1000[17] ), .COUT1(\tw_gen.n8899 ), .COUT0(\tw_gen.n16405 ));
  tw_gen_SLICE_81 \tw_gen.SLICE_81 ( .D1(\tw_gen.n16285 ), .C1(VCC_net), 
    .B1(\tw_gen.n662 ), .D0(\tw_gen.n8821 ), .C0(VCC_net), .B0(\tw_gen.n663 ), 
    .CIN0(\tw_gen.n8821 ), .CIN1(\tw_gen.n16285 ), .F0(\tw_gen.n700[15] ), 
    .F1(\tw_gen.n700[16] ), .COUT1(\tw_gen.n8823 ), .COUT0(\tw_gen.n16285 ));
  tw_gen_SLICE_82 \tw_gen.SLICE_82 ( .D1(\tw_gen.n16402 ), .C1(VCC_net), 
    .B1(\tw_gen.n963 ), .D0(\tw_gen.n8895 ), .C0(VCC_net), .B0(\tw_gen.n964 ), 
    .CIN0(\tw_gen.n8895 ), .CIN1(\tw_gen.n16402 ), .F0(\tw_gen.n1000[14] ), 
    .F1(\tw_gen.n1000[15] ), .COUT1(\tw_gen.n8897 ), .COUT0(\tw_gen.n16402 ));
  tw_gen_SLICE_83 \tw_gen.SLICE_83 ( .D1(\tw_gen.n16282 ), .C1(VCC_net), 
    .B1(\tw_gen.n664 ), .D0(\tw_gen.n8819 ), .C0(VCC_net), .B0(\tw_gen.n665 ), 
    .CIN0(\tw_gen.n8819 ), .CIN1(\tw_gen.n16282 ), .F0(\tw_gen.n700[13] ), 
    .F1(\tw_gen.n700[14] ), .COUT1(\tw_gen.n8821 ), .COUT0(\tw_gen.n16282 ));
  tw_gen_SLICE_84 \tw_gen.SLICE_84 ( .D1(\tw_gen.n16399 ), .C1(VCC_net), 
    .B1(\tw_gen.n965 ), .D0(\tw_gen.n8893 ), .C0(VCC_net), .B0(\tw_gen.n966 ), 
    .CIN0(\tw_gen.n8893 ), .CIN1(\tw_gen.n16399 ), .F0(\tw_gen.n1000[12] ), 
    .F1(\tw_gen.n1000[13] ), .COUT1(\tw_gen.n8895 ), .COUT0(\tw_gen.n16399 ));
  tw_gen_SLICE_85 \tw_gen.SLICE_85 ( .D1(\tw_gen.n16396 ), .C1(VCC_net), 
    .B1(\tw_gen.n967 ), .D0(\tw_gen.n8891 ), .C0(VCC_net), .B0(\tw_gen.n968 ), 
    .CIN0(\tw_gen.n8891 ), .CIN1(\tw_gen.n16396 ), .F0(\tw_gen.n1000[10] ), 
    .F1(\tw_gen.n1000[11] ), .COUT1(\tw_gen.n8893 ), .COUT0(\tw_gen.n16396 ));
  tw_gen_SLICE_86 \tw_gen.SLICE_86 ( .D1(\tw_gen.n16393 ), .C1(VCC_net), 
    .B1(\tw_gen.n969 ), .D0(\tw_gen.n8889 ), .C0(VCC_net), .B0(\tw_gen.n970 ), 
    .CIN0(\tw_gen.n8889 ), .CIN1(\tw_gen.n16393 ), .F0(\tw_gen.n1000[8] ), 
    .F1(\tw_gen.n1000[9] ), .COUT1(\tw_gen.n8891 ), .COUT0(\tw_gen.n16393 ));
  tw_gen_SLICE_87 \tw_gen.SLICE_87 ( .D1(\tw_gen.n16390 ), .C1(VCC_net), 
    .B1(\tw_gen.n971 ), .D0(\tw_gen.n8887 ), .C0(VCC_net), .B0(\tw_gen.n972 ), 
    .CIN0(\tw_gen.n8887 ), .CIN1(\tw_gen.n16390 ), .F0(\tw_gen.n1000[6] ), 
    .F1(\tw_gen.n1000[7] ), .COUT1(\tw_gen.n8889 ), .COUT0(\tw_gen.n16390 ));
  tw_gen_SLICE_88 \tw_gen.SLICE_88 ( .D1(\tw_gen.n16387 ), .B1(\tw_gen.n973 ), 
    .D0(\tw_gen.n8885 ), .C0(VCC_net), .B0(\tw_gen.n974 ), 
    .CIN0(\tw_gen.n8885 ), .CIN1(\tw_gen.n16387 ), .F0(\tw_gen.n1000[4] ), 
    .F1(\tw_gen.n1000[5] ), .COUT1(\tw_gen.n8887 ), .COUT0(\tw_gen.n16387 ));
  tw_gen_SLICE_89 \tw_gen.SLICE_89 ( .D1(\tw_gen.n16198 ), .C1(VCC_net), 
    .B1(\tw_gen.n195 ), .CIN1(\tw_gen.n16198 ), .F1(\tw_gen.n1000[3] ), 
    .COUT1(\tw_gen.n8885 ), .COUT0(\tw_gen.n16198 ));
  tw_gen_SLICE_90 \tw_gen.SLICE_90 ( .D1(\tw_gen.n16378 ), .C1(VCC_net), 
    .B1(\tw_gen.n900 ), .D0(\tw_gen.n8881 ), .C0(VCC_net), .B0(\tw_gen.n901 ), 
    .CIN0(\tw_gen.n8881 ), .CIN1(\tw_gen.n16378 ), .F0(\tw_gen.n940[17] ), 
    .F1(\tw_gen.n940[18] ), .COUT0(\tw_gen.n16378 ));
  tw_gen_SLICE_91 \tw_gen.SLICE_91 ( .D1(\tw_gen.n16507 ), 
    .B1(\tw_gen.internal_count[7] ), .D0(\tw_gen.n8694 ), 
    .B0(\tw_gen.internal_count[6] ), .CIN0(\tw_gen.n8694 ), 
    .CIN1(\tw_gen.n16507 ), .F0(\tw_gen.n82_adj_216[5] ), 
    .F1(\tw_gen.n82_adj_216[6] ), .COUT1(\tw_gen.n8696 ), 
    .COUT0(\tw_gen.n16507 ));
  tw_gen_SLICE_92 \tw_gen.SLICE_92 ( .D1(\tw_gen.n16375 ), .C1(VCC_net), 
    .B1(\tw_gen.n902 ), .D0(\tw_gen.n8879 ), .C0(VCC_net), .B0(\tw_gen.n903 ), 
    .CIN0(\tw_gen.n8879 ), .CIN1(\tw_gen.n16375 ), .F0(\tw_gen.n940[15] ), 
    .F1(\tw_gen.n940[16] ), .COUT1(\tw_gen.n8881 ), .COUT0(\tw_gen.n16375 ));
  tw_gen_SLICE_93 \tw_gen.SLICE_93 ( .D1(\tw_gen.n16504 ), 
    .B1(\tw_gen.internal_count[5] ), .D0(\tw_gen.n8692 ), 
    .B0(\tw_gen.internal_count[4] ), .CIN0(\tw_gen.n8692 ), 
    .CIN1(\tw_gen.n16504 ), .F0(\tw_gen.n82_adj_216[3] ), 
    .F1(\tw_gen.n82_adj_216[4] ), .COUT1(\tw_gen.n8694 ), 
    .COUT0(\tw_gen.n16504 ));
  tw_gen_SLICE_94 \tw_gen.SLICE_94 ( .D1(\tw_gen.n16372 ), .C1(VCC_net), 
    .B1(\tw_gen.n904 ), .D0(\tw_gen.n8877 ), .C0(VCC_net), .B0(\tw_gen.n905 ), 
    .CIN0(\tw_gen.n8877 ), .CIN1(\tw_gen.n16372 ), .F0(\tw_gen.n940[13] ), 
    .F1(\tw_gen.n940[14] ), .COUT1(\tw_gen.n8879 ), .COUT0(\tw_gen.n16372 ));
  tw_gen_SLICE_95 \tw_gen.SLICE_95 ( .D1(\tw_gen.n16279 ), .C1(VCC_net), 
    .B1(\tw_gen.n666 ), .D0(\tw_gen.n8817 ), .C0(VCC_net), .B0(\tw_gen.n667 ), 
    .CIN0(\tw_gen.n8817 ), .CIN1(\tw_gen.n16279 ), .F0(\tw_gen.n700[11] ), 
    .F1(\tw_gen.n700[12] ), .COUT1(\tw_gen.n8819 ), .COUT0(\tw_gen.n16279 ));
  tw_gen_SLICE_96 \tw_gen.SLICE_96 ( .D1(\tw_gen.n16276 ), .B1(\tw_gen.n668 ), 
    .D0(\tw_gen.n8815 ), .C0(VCC_net), .B0(\tw_gen.n669 ), 
    .CIN0(\tw_gen.n8815 ), .CIN1(\tw_gen.n16276 ), .F0(\tw_gen.n700[9] ), 
    .F1(\tw_gen.n700[10] ), .COUT1(\tw_gen.n8817 ), .COUT0(\tw_gen.n16276 ));
  tw_gen_SLICE_97 \tw_gen.SLICE_97 ( .D1(\tw_gen.n16528 ), 
    .B1(\tw_gen.internal_count[13] ), .D0(\tw_gen.n8700 ), 
    .B0(\tw_gen.internal_count[12] ), .CIN0(\tw_gen.n8700 ), 
    .CIN1(\tw_gen.n16528 ), .F0(\tw_gen.n82_adj_216[11] ), 
    .F1(\tw_gen.n82_adj_216[12] ), .COUT1(\tw_gen.n8702 ), 
    .COUT0(\tw_gen.n16528 ));
  tw_gen_SLICE_98 \tw_gen.SLICE_98 ( .D1(\tw_gen.n16369 ), .C1(VCC_net), 
    .B1(\tw_gen.n906 ), .D0(\tw_gen.n8875 ), .C0(VCC_net), .B0(\tw_gen.n907 ), 
    .CIN0(\tw_gen.n8875 ), .CIN1(\tw_gen.n16369 ), .F0(\tw_gen.n940[11] ), 
    .F1(\tw_gen.n940[12] ), .COUT1(\tw_gen.n8877 ), .COUT0(\tw_gen.n16369 ));
  tw_gen_SLICE_99 \tw_gen.SLICE_99 ( .D1(\tw_gen.n16501 ), 
    .B1(\tw_gen.internal_count[3] ), .D0(\tw_gen.n8690 ), 
    .B0(\tw_gen.internal_count[2] ), .CIN0(\tw_gen.n8690 ), 
    .CIN1(\tw_gen.n16501 ), .F0(\tw_gen.n82_adj_216[1] ), 
    .F1(\tw_gen.n82_adj_216[2] ), .COUT1(\tw_gen.n8692 ), 
    .COUT0(\tw_gen.n16501 ));
  tw_gen_SLICE_100 \tw_gen.SLICE_100 ( .D1(\tw_gen.n16498 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[1] ), .CIN1(\tw_gen.n16498 ), 
    .F1(\tw_gen.n82_adj_216[0] ), .COUT1(\tw_gen.n8690 ), 
    .COUT0(\tw_gen.n16498 ));
  tw_gen_SLICE_101 \tw_gen.SLICE_101 ( .D1(\tw_gen.n16366 ), .C1(VCC_net), 
    .B1(\tw_gen.n908 ), .D0(\tw_gen.n8873 ), .C0(VCC_net), .B0(\tw_gen.n909 ), 
    .CIN0(\tw_gen.n8873 ), .CIN1(\tw_gen.n16366 ), .F0(\tw_gen.n940[9] ), 
    .F1(\tw_gen.n940[10] ), .COUT1(\tw_gen.n8875 ), .COUT0(\tw_gen.n16366 ));
  tw_gen_SLICE_102 \tw_gen.SLICE_102 ( .D1(\tw_gen.n16273 ), .C1(VCC_net), 
    .B1(\tw_gen.n190 ), .CIN1(\tw_gen.n16273 ), .F1(\tw_gen.n700[8] ), 
    .COUT1(\tw_gen.n8815 ), .COUT0(\tw_gen.n16273 ));
  tw_gen_SLICE_103 \tw_gen.SLICE_103 ( .D1(\tw_gen.n16492 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[5] ), .D0(\tw_gen.n8708 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[4] ), .CIN0(\tw_gen.n8708 ), 
    .CIN1(\tw_gen.n16492 ), .F0(\tw_gen.n82[3] ), .F1(\tw_gen.n82[4] ), 
    .COUT1(\tw_gen.n8710 ), .COUT0(\tw_gen.n16492 ));
  tw_gen_SLICE_104 \tw_gen.SLICE_104 ( .D1(\tw_gen.n16270 ), 
    .D0(\tw_gen.n8812 ), .C0(VCC_net), .B0(\tw_gen.n600 ), 
    .CIN0(\tw_gen.n8812 ), .CIN1(\tw_gen.n16270 ), .F0(\tw_gen.n640[18] ), 
    .COUT0(\tw_gen.n16270 ));
  tw_gen_SLICE_105 \tw_gen.SLICE_105 ( .D1(\tw_gen.n16267 ), .C1(VCC_net), 
    .B1(\tw_gen.n601 ), .D0(\tw_gen.n8810 ), .C0(VCC_net), .B0(\tw_gen.n602 ), 
    .CIN0(\tw_gen.n8810 ), .CIN1(\tw_gen.n16267 ), .F0(\tw_gen.n640[16] ), 
    .F1(\tw_gen.n640[17] ), .COUT1(\tw_gen.n8812 ), .COUT0(\tw_gen.n16267 ));
  tw_gen_SLICE_106 \tw_gen.SLICE_106 ( .D1(\tw_gen.n16264 ), .C1(VCC_net), 
    .B1(\tw_gen.n603 ), .D0(\tw_gen.n8808 ), .C0(VCC_net), .B0(\tw_gen.n604 ), 
    .CIN0(\tw_gen.n8808 ), .CIN1(\tw_gen.n16264 ), .F0(\tw_gen.n640[14] ), 
    .F1(\tw_gen.n640[15] ), .COUT1(\tw_gen.n8810 ), .COUT0(\tw_gen.n16264 ));
  tw_gen_SLICE_107 \tw_gen.SLICE_107 ( .D1(\tw_gen.n16261 ), .C1(VCC_net), 
    .B1(\tw_gen.n605 ), .D0(\tw_gen.n8806 ), .C0(VCC_net), .B0(\tw_gen.n606 ), 
    .CIN0(\tw_gen.n8806 ), .CIN1(\tw_gen.n16261 ), .F0(\tw_gen.n640[12] ), 
    .F1(\tw_gen.n640[13] ), .COUT1(\tw_gen.n8808 ), .COUT0(\tw_gen.n16261 ));
  tw_gen_SLICE_108 \tw_gen.SLICE_108 ( .D1(\tw_gen.n16363 ), .C1(VCC_net), 
    .B1(\tw_gen.n910 ), .D0(\tw_gen.n8871 ), .C0(VCC_net), .B0(\tw_gen.n911 ), 
    .CIN0(\tw_gen.n8871 ), .CIN1(\tw_gen.n16363 ), .F0(\tw_gen.n940[7] ), 
    .F1(\tw_gen.n940[8] ), .COUT1(\tw_gen.n8873 ), .COUT0(\tw_gen.n16363 ));
  tw_gen_SLICE_109 \tw_gen.SLICE_109 ( .D1(\tw_gen.n16258 ), 
    .B1(\tw_gen.n607 ), .D0(\tw_gen.n8804 ), .C0(VCC_net), .B0(\tw_gen.n608 ), 
    .CIN0(\tw_gen.n8804 ), .CIN1(\tw_gen.n16258 ), .F0(\tw_gen.n640[10] ), 
    .F1(\tw_gen.n640[11] ), .COUT1(\tw_gen.n8806 ), .COUT0(\tw_gen.n16258 ));
  tw_gen_SLICE_110 \tw_gen.SLICE_110 ( .D1(\tw_gen.n16360 ), 
    .B1(\tw_gen.n912 ), .D0(\tw_gen.n8869 ), .C0(VCC_net), .B0(\tw_gen.n913 ), 
    .CIN0(\tw_gen.n8869 ), .CIN1(\tw_gen.n16360 ), .F0(\tw_gen.n940[5] ), 
    .F1(\tw_gen.n940[6] ), .COUT1(\tw_gen.n8871 ), .COUT0(\tw_gen.n16360 ));
  tw_gen_SLICE_111 \tw_gen.SLICE_111 ( .D1(\tw_gen.n16357 ), .C1(VCC_net), 
    .B1(\tw_gen.n194 ), .CIN1(\tw_gen.n16357 ), .F1(\tw_gen.n940[4] ), 
    .COUT1(\tw_gen.n8869 ), .COUT0(\tw_gen.n16357 ));
  tw_gen_SLICE_112 \tw_gen.SLICE_112 ( .D1(\tw_gen.n16255 ), .C1(VCC_net), 
    .B1(\tw_gen.n189 ), .CIN1(\tw_gen.n16255 ), .F1(\tw_gen.n640[9] ), 
    .COUT1(\tw_gen.n8804 ), .COUT0(\tw_gen.n16255 ));
  tw_gen_SLICE_113 \tw_gen.SLICE_113 ( .D1(\tw_gen.n16252 ), .C1(VCC_net), 
    .B1(\tw_gen.n540 ), .D0(\tw_gen.n8800 ), .C0(VCC_net), .B0(\tw_gen.n541 ), 
    .CIN0(\tw_gen.n8800 ), .CIN1(\tw_gen.n16252 ), .F0(\tw_gen.n580[17] ), 
    .F1(\tw_gen.n580[18] ), .COUT0(\tw_gen.n16252 ));
  tw_gen_SLICE_114 \tw_gen.SLICE_114 ( .D1(\tw_gen.n16249 ), .C1(VCC_net), 
    .B1(\tw_gen.n542 ), .D0(\tw_gen.n8798 ), .C0(VCC_net), .B0(\tw_gen.n543 ), 
    .CIN0(\tw_gen.n8798 ), .CIN1(\tw_gen.n16249 ), .F0(\tw_gen.n580[15] ), 
    .F1(\tw_gen.n580[16] ), .COUT1(\tw_gen.n8800 ), .COUT0(\tw_gen.n16249 ));
  tw_gen_SLICE_115 \tw_gen.SLICE_115 ( .D1(\tw_gen.n16354 ), 
    .D0(\tw_gen.n8866 ), .C0(VCC_net), .B0(\tw_gen.n840 ), 
    .CIN0(\tw_gen.n8866 ), .CIN1(\tw_gen.n16354 ), .F0(\tw_gen.n880[18] ), 
    .COUT0(\tw_gen.n16354 ));
  tw_gen_SLICE_116 \tw_gen.SLICE_116 ( .D1(\tw_gen.n16246 ), .C1(VCC_net), 
    .B1(\tw_gen.n544 ), .D0(\tw_gen.n8796 ), .C0(VCC_net), .B0(\tw_gen.n545 ), 
    .CIN0(\tw_gen.n8796 ), .CIN1(\tw_gen.n16246 ), .F0(\tw_gen.n580[13] ), 
    .F1(\tw_gen.n580[14] ), .COUT1(\tw_gen.n8798 ), .COUT0(\tw_gen.n16246 ));
  tw_gen_SLICE_117 \tw_gen.SLICE_117 ( .D1(\tw_gen.n16351 ), .C1(VCC_net), 
    .B1(\tw_gen.n841 ), .D0(\tw_gen.n8864 ), .C0(VCC_net), .B0(\tw_gen.n842 ), 
    .CIN0(\tw_gen.n8864 ), .CIN1(\tw_gen.n16351 ), .F0(\tw_gen.n880[16] ), 
    .F1(\tw_gen.n880[17] ), .COUT1(\tw_gen.n8866 ), .COUT0(\tw_gen.n16351 ));
  tw_gen_SLICE_118 \tw_gen.SLICE_118 ( .D1(\tw_gen.n16348 ), .C1(VCC_net), 
    .B1(\tw_gen.n843 ), .D0(\tw_gen.n8862 ), .C0(VCC_net), .B0(\tw_gen.n844 ), 
    .CIN0(\tw_gen.n8862 ), .CIN1(\tw_gen.n16348 ), .F0(\tw_gen.n880[14] ), 
    .F1(\tw_gen.n880[15] ), .COUT1(\tw_gen.n8864 ), .COUT0(\tw_gen.n16348 ));
  tw_gen_SLICE_119 \tw_gen.SLICE_119 ( .D1(\tw_gen.n16243 ), 
    .B1(\tw_gen.n546 ), .D0(\tw_gen.n8794 ), .C0(VCC_net), .B0(\tw_gen.n547 ), 
    .CIN0(\tw_gen.n8794 ), .CIN1(\tw_gen.n16243 ), .F0(\tw_gen.n580[11] ), 
    .F1(\tw_gen.n580[12] ), .COUT1(\tw_gen.n8796 ), .COUT0(\tw_gen.n16243 ));
  tw_gen_SLICE_120 \tw_gen.SLICE_120 ( .D1(\tw_gen.n16345 ), .C1(VCC_net), 
    .B1(\tw_gen.n845 ), .D0(\tw_gen.n8860 ), .C0(VCC_net), .B0(\tw_gen.n846 ), 
    .CIN0(\tw_gen.n8860 ), .CIN1(\tw_gen.n16345 ), .F0(\tw_gen.n880[12] ), 
    .F1(\tw_gen.n880[13] ), .COUT1(\tw_gen.n8862 ), .COUT0(\tw_gen.n16345 ));
  tw_gen_SLICE_121 \tw_gen.SLICE_121 ( .D1(\tw_gen.n16459 ), 
    .D0(\tw_gen.n8936 ), .C0(VCC_net), .B0(\tw_gen.n1080 ), 
    .CIN0(\tw_gen.n8936 ), .CIN1(\tw_gen.n16459 ), .F0(\tw_gen.n1120[18] ), 
    .COUT0(\tw_gen.n16459 ));
  tw_gen_SLICE_122 \tw_gen.SLICE_122 ( .D1(\tw_gen.n16456 ), .C1(VCC_net), 
    .B1(\tw_gen.n1081 ), .D0(\tw_gen.n8934 ), .C0(VCC_net), 
    .B0(\tw_gen.n1082 ), .CIN0(\tw_gen.n8934 ), .CIN1(\tw_gen.n16456 ), 
    .F0(\tw_gen.n1120[16] ), .F1(\tw_gen.n1120[17] ), .COUT1(\tw_gen.n8936 ), 
    .COUT0(\tw_gen.n16456 ));
  tw_gen_SLICE_123 \tw_gen.SLICE_123 ( .D1(\tw_gen.n16453 ), .C1(VCC_net), 
    .B1(\tw_gen.n1083 ), .D0(\tw_gen.n8932 ), .C0(VCC_net), 
    .B0(\tw_gen.n1084 ), .CIN0(\tw_gen.n8932 ), .CIN1(\tw_gen.n16453 ), 
    .F0(\tw_gen.n1120[14] ), .F1(\tw_gen.n1120[15] ), .COUT1(\tw_gen.n8934 ), 
    .COUT0(\tw_gen.n16453 ));
  tw_gen_SLICE_124 \tw_gen.SLICE_124 ( .D1(\tw_gen.n16450 ), .C1(VCC_net), 
    .B1(\tw_gen.n1085 ), .D0(\tw_gen.n8930 ), .C0(VCC_net), 
    .B0(\tw_gen.n1086 ), .CIN0(\tw_gen.n8930 ), .CIN1(\tw_gen.n16450 ), 
    .F0(\tw_gen.n1120[12] ), .F1(\tw_gen.n1120[13] ), .COUT1(\tw_gen.n8932 ), 
    .COUT0(\tw_gen.n16450 ));
  tw_gen_SLICE_125 \tw_gen.SLICE_125 ( .D1(\tw_gen.n16447 ), .C1(VCC_net), 
    .B1(\tw_gen.n1087 ), .D0(\tw_gen.n8928 ), .C0(VCC_net), 
    .B0(\tw_gen.n1088 ), .CIN0(\tw_gen.n8928 ), .CIN1(\tw_gen.n16447 ), 
    .F0(\tw_gen.n1120[10] ), .F1(\tw_gen.n1120[11] ), .COUT1(\tw_gen.n8930 ), 
    .COUT0(\tw_gen.n16447 ));
  tw_gen_SLICE_126 \tw_gen.SLICE_126 ( .D1(\tw_gen.n16240 ), .C1(VCC_net), 
    .B1(\tw_gen.n188 ), .CIN1(\tw_gen.n16240 ), .F1(\tw_gen.n580[10] ), 
    .COUT1(\tw_gen.n8794 ), .COUT0(\tw_gen.n16240 ));
  tw_gen_SLICE_127 \tw_gen.SLICE_127 ( .D1(\tw_gen.n16444 ), .C1(VCC_net), 
    .B1(\tw_gen.n1089 ), .D0(\tw_gen.n8926 ), .C0(VCC_net), 
    .B0(\tw_gen.n1090 ), .CIN0(\tw_gen.n8926 ), .CIN1(\tw_gen.n16444 ), 
    .F0(\tw_gen.n1120[8] ), .F1(\tw_gen.n1120[9] ), .COUT1(\tw_gen.n8928 ), 
    .COUT0(\tw_gen.n16444 ));
  sine_gen_SLICE_128 \sine_gen.SLICE_128 ( 
    .DI1(\sine_gen.data[1].sig_014.FeedThruLUT ), 
    .DI0(\sine_gen.data[0].sig_000.FeedThruLUT ), .C1(\sine_gen.data[1] ), 
    .B0(\sine_gen.data[0] ), .CE(\sine_gen.n5139 ), .CLK(clk_c), 
    .Q0(\sine_wave1[0] ), .Q1(\sine_wave1[1] ), 
    .F0(\sine_gen.data[0].sig_000.FeedThruLUT ), 
    .F1(\sine_gen.data[1].sig_014.FeedThruLUT ));
  sine_gen_SLICE_129 \sine_gen.SLICE_129 ( .DI1(\sine_gen.state_1__N_155[1] ), 
    .DI0(\sine_gen.n276 ), .D1(\sine_gen.state[1] ), .B1(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[0] ), .CLK(clk_c), .Q0(\sine_gen.state[0] ), 
    .Q1(\sine_gen.state[1] ), .F0(\sine_gen.n276 ), 
    .F1(\sine_gen.state_1__N_155[1] ));
  sine_gen_SLICE_130 \sine_gen.SLICE_130 ( 
    .DI1(\sine_gen.address_14__N_95[1] ), .DI0(\sine_gen.address_14__N_95[0] ), 
    .D1(\sine_gen.n1_adj_232 ), .C1(\sine_gen.state[1] ), 
    .B1(\sine_gen.address3[1] ), .D0(\sine_gen.n1 ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.state[1] ), 
    .CE(\sine_gen.n5168 ), .CLK(clk_c), .Q0(\sine_gen.address[0] ), 
    .Q1(\sine_gen.address[1] ), .F0(\sine_gen.address_14__N_95[0] ), 
    .F1(\sine_gen.address_14__N_95[1] ));
  sine_gen_SLICE_132 \sine_gen.SLICE_132 ( 
    .DI1(\sine_gen.address_14__N_95[12] ), 
    .DI0(\sine_gen.address_14__N_95[13] ), .D1(\sine_gen.n1_adj_243 ), 
    .C1(\sine_gen.state[1] ), .B1(\sine_gen.address3[12] ), 
    .D0(\sine_gen.address3[13] ), .C0(\sine_gen.n1_adj_244 ), 
    .B0(\sine_gen.state[1] ), .CE(\sine_gen.n5168 ), .CLK(clk_c), 
    .Q0(\sine_gen.address[13] ), .Q1(\sine_gen.address[12] ), 
    .F0(\sine_gen.address_14__N_95[13] ), .F1(\sine_gen.address_14__N_95[12] ));
  sine_gen_SLICE_134 \sine_gen.SLICE_134 ( 
    .DI1(\sine_gen.address_14__N_95[10] ), 
    .DI0(\sine_gen.address_14__N_95[11] ), .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.n1_adj_241 ), .A1(\sine_gen.address3[10] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.n1_adj_242 ), 
    .A0(\sine_gen.address3[11] ), .CE(\sine_gen.n5168 ), .CLK(clk_c), 
    .Q0(\sine_gen.address[11] ), .Q1(\sine_gen.address[10] ), 
    .F0(\sine_gen.address_14__N_95[11] ), .F1(\sine_gen.address_14__N_95[10] ));
  sine_gen_SLICE_136 \sine_gen.SLICE_136 ( 
    .DI1(\sine_gen.address_14__N_95[8] ), .DI0(\sine_gen.address_14__N_95[9] ), 
    .D1(\sine_gen.address3[8] ), .C1(\sine_gen.n1_adj_239 ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.n1_adj_240 ), 
    .C0(\sine_gen.address3[9] ), .B0(\sine_gen.state[1] ), 
    .CE(\sine_gen.n5168 ), .CLK(clk_c), .Q0(\sine_gen.address[9] ), 
    .Q1(\sine_gen.address[8] ), .F0(\sine_gen.address_14__N_95[9] ), 
    .F1(\sine_gen.address_14__N_95[8] ));
  sine_gen_SLICE_138 \sine_gen.SLICE_138 ( 
    .DI1(\sine_gen.address_14__N_95[6] ), .DI0(\sine_gen.address_14__N_95[7] ), 
    .D1(\sine_gen.state[1] ), .C1(\sine_gen.n1_adj_237 ), 
    .B1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[7] ), 
    .B0(\sine_gen.n1_adj_238 ), .A0(\sine_gen.state[1] ), 
    .CE(\sine_gen.n5168 ), .CLK(clk_c), .Q0(\sine_gen.address[7] ), 
    .Q1(\sine_gen.address[6] ), .F0(\sine_gen.address_14__N_95[7] ), 
    .F1(\sine_gen.address_14__N_95[6] ));
  sine_gen_SLICE_140 \sine_gen.SLICE_140 ( 
    .DI1(\sine_gen.address_14__N_95[4] ), .DI0(\sine_gen.address_14__N_95[5] ), 
    .C1(\sine_gen.state[1] ), .B1(\sine_gen.n1_adj_235 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.state[1] ), 
    .C0(\sine_gen.n1_adj_236 ), .A0(\sine_gen.address3[5] ), 
    .CE(\sine_gen.n5168 ), .CLK(clk_c), .Q0(\sine_gen.address[5] ), 
    .Q1(\sine_gen.address[4] ), .F0(\sine_gen.address_14__N_95[5] ), 
    .F1(\sine_gen.address_14__N_95[4] ));
  sine_gen_SLICE_142 \sine_gen.SLICE_142 ( 
    .DI1(\sine_gen.address_14__N_95[2] ), .DI0(\sine_gen.address_14__N_95[3] ), 
    .D1(\sine_gen.n1_adj_233 ), .C1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.state[1] ), .A0(\sine_gen.n1_adj_234 ), 
    .CE(\sine_gen.n5168 ), .CLK(clk_c), .Q0(\sine_gen.address[3] ), 
    .Q1(\sine_gen.address[2] ), .F0(\sine_gen.address_14__N_95[3] ), 
    .F1(\sine_gen.address_14__N_95[2] ));
  sine_gen_SLICE_147 \sine_gen.SLICE_147 ( 
    .DI1(\sine_gen.data[12].sig_003.FeedThruLUT ), 
    .DI0(\sine_gen.data[13].sig_002.FeedThruLUT ), .C1(\sine_gen.data[12] ), 
    .D0(\sine_gen.data[13] ), .CE(\sine_gen.n5139 ), .CLK(clk_c), 
    .Q0(\sine_wave1[13] ), .Q1(\sine_wave1[12] ), 
    .F0(\sine_gen.data[13].sig_002.FeedThruLUT ), 
    .F1(\sine_gen.data[12].sig_003.FeedThruLUT ));
  sine_gen_SLICE_149 \sine_gen.SLICE_149 ( 
    .DI1(\sine_gen.data[10].sig_005.FeedThruLUT ), 
    .DI0(\sine_gen.data[11].sig_004.FeedThruLUT ), .B1(\sine_gen.data[10] ), 
    .A0(\sine_gen.data[11] ), .CE(\sine_gen.n5139 ), .CLK(clk_c), 
    .Q0(\sine_wave1[11] ), .Q1(\sine_wave1[10] ), 
    .F0(\sine_gen.data[11].sig_004.FeedThruLUT ), 
    .F1(\sine_gen.data[10].sig_005.FeedThruLUT ));
  sine_gen_SLICE_151 \sine_gen.SLICE_151 ( 
    .DI1(\sine_gen.data[8].sig_007.FeedThruLUT ), 
    .DI0(\sine_gen.data[9].sig_006.FeedThruLUT ), .B1(\sine_gen.data[8] ), 
    .A0(\sine_gen.data[9] ), .CE(\sine_gen.n5139 ), .CLK(clk_c), 
    .Q0(\sine_wave1[9] ), .Q1(\sine_wave1[8] ), 
    .F0(\sine_gen.data[9].sig_006.FeedThruLUT ), 
    .F1(\sine_gen.data[8].sig_007.FeedThruLUT ));
  sine_gen_SLICE_153 \sine_gen.SLICE_153 ( 
    .DI1(\sine_gen.data[6].sig_009.FeedThruLUT ), 
    .DI0(\sine_gen.data[7].sig_008.FeedThruLUT ), .B1(\sine_gen.data[6] ), 
    .A0(\sine_gen.data[7] ), .CE(\sine_gen.n5139 ), .CLK(clk_c), 
    .Q0(\sine_wave1[7] ), .Q1(\sine_wave1[6] ), 
    .F0(\sine_gen.data[7].sig_008.FeedThruLUT ), 
    .F1(\sine_gen.data[6].sig_009.FeedThruLUT ));
  sine_gen_SLICE_155 \sine_gen.SLICE_155 ( 
    .DI1(\sine_gen.data[4].sig_011.FeedThruLUT ), 
    .DI0(\sine_gen.data[5].sig_010.FeedThruLUT ), .C1(\sine_gen.data[4] ), 
    .B0(\sine_gen.data[5] ), .CE(\sine_gen.n5139 ), .CLK(clk_c), 
    .Q0(\sine_wave1[5] ), .Q1(\sine_wave1[4] ), 
    .F0(\sine_gen.data[5].sig_010.FeedThruLUT ), 
    .F1(\sine_gen.data[4].sig_011.FeedThruLUT ));
  sine_gen_SLICE_157 \sine_gen.SLICE_157 ( 
    .DI1(\sine_gen.data[2].sig_013.FeedThruLUT ), 
    .DI0(\sine_gen.data[3].sig_012.FeedThruLUT ), .C1(\sine_gen.data[2] ), 
    .B0(\sine_gen.data[3] ), .CE(\sine_gen.n5139 ), .CLK(clk_c), 
    .Q0(\sine_wave1[3] ), .Q1(\sine_wave1[2] ), 
    .F0(\sine_gen.data[3].sig_012.FeedThruLUT ), 
    .F1(\sine_gen.data[2].sig_013.FeedThruLUT ));
  sine_gen_SLICE_161 \sine_gen.SLICE_161 ( 
    .DI1(\sine_gen.data[12].sig_017.FeedThruLUT ), 
    .DI0(\sine_gen.data[13].sig_016.FeedThruLUT ), .C1(\sine_gen.data[12] ), 
    .B0(\sine_gen.data[13] ), .CE(\sine_gen.n4479 ), .CLK(clk_c), 
    .Q0(\sine_wave2[13] ), .Q1(\sine_wave2[12] ), 
    .F0(\sine_gen.data[13].sig_016.FeedThruLUT ), 
    .F1(\sine_gen.data[12].sig_017.FeedThruLUT ));
  sine_gen_SLICE_163 \sine_gen.SLICE_163 ( 
    .DI1(\sine_gen.data[10].sig_019.FeedThruLUT ), 
    .DI0(\sine_gen.data[11].sig_018.FeedThruLUT ), .B1(\sine_gen.data[10] ), 
    .A0(\sine_gen.data[11] ), .CE(\sine_gen.n4479 ), .CLK(clk_c), 
    .Q0(\sine_wave2[11] ), .Q1(\sine_wave2[10] ), 
    .F0(\sine_gen.data[11].sig_018.FeedThruLUT ), 
    .F1(\sine_gen.data[10].sig_019.FeedThruLUT ));
  sine_gen_SLICE_165 \sine_gen.SLICE_165 ( 
    .DI1(\sine_gen.data[8].sig_021.FeedThruLUT ), 
    .DI0(\sine_gen.data[9].sig_020.FeedThruLUT ), .B1(\sine_gen.data[8] ), 
    .A0(\sine_gen.data[9] ), .CE(\sine_gen.n4479 ), .CLK(clk_c), 
    .Q0(\sine_wave2[9] ), .Q1(\sine_wave2[8] ), 
    .F0(\sine_gen.data[9].sig_020.FeedThruLUT ), 
    .F1(\sine_gen.data[8].sig_021.FeedThruLUT ));
  sine_gen_SLICE_167 \sine_gen.SLICE_167 ( 
    .DI1(\sine_gen.data[6].sig_023.FeedThruLUT ), 
    .DI0(\sine_gen.data[7].sig_022.FeedThruLUT ), .D1(\sine_gen.data[6] ), 
    .B0(\sine_gen.data[7] ), .CE(\sine_gen.n4479 ), .CLK(clk_c), 
    .Q0(\sine_wave2[7] ), .Q1(\sine_wave2[6] ), 
    .F0(\sine_gen.data[7].sig_022.FeedThruLUT ), 
    .F1(\sine_gen.data[6].sig_023.FeedThruLUT ));
  sine_gen_SLICE_169 \sine_gen.SLICE_169 ( 
    .DI1(\sine_gen.data[4].sig_025.FeedThruLUT ), 
    .DI0(\sine_gen.data[5].sig_024.FeedThruLUT ), .A1(\sine_gen.data[4] ), 
    .C0(\sine_gen.data[5] ), .CE(\sine_gen.n4479 ), .CLK(clk_c), 
    .Q0(\sine_wave2[5] ), .Q1(\sine_wave2[4] ), 
    .F0(\sine_gen.data[5].sig_024.FeedThruLUT ), 
    .F1(\sine_gen.data[4].sig_025.FeedThruLUT ));
  sine_gen_SLICE_171 \sine_gen.SLICE_171 ( 
    .DI1(\sine_gen.data[2].sig_027.FeedThruLUT ), 
    .DI0(\sine_gen.data[3].sig_026.FeedThruLUT ), .D1(\sine_gen.data[2] ), 
    .B0(\sine_gen.data[3] ), .CE(\sine_gen.n4479 ), .CLK(clk_c), 
    .Q0(\sine_wave2[3] ), .Q1(\sine_wave2[2] ), 
    .F0(\sine_gen.data[3].sig_026.FeedThruLUT ), 
    .F1(\sine_gen.data[2].sig_027.FeedThruLUT ));
  sine_gen_SLICE_173 \sine_gen.SLICE_173 ( 
    .DI1(\sine_gen.data[0].sig_044.FeedThruLUT ), 
    .DI0(\sine_gen.data[1].sig_028.FeedThruLUT ), .A1(\sine_gen.data[0] ), 
    .D0(\sine_gen.data[1] ), .CE(\sine_gen.n4479 ), .CLK(clk_c), 
    .Q0(\sine_wave2[1] ), .Q1(\sine_wave2[0] ), 
    .F0(\sine_gen.data[1].sig_028.FeedThruLUT ), 
    .F1(\sine_gen.data[0].sig_044.FeedThruLUT ));
  sine_gen_SLICE_175 \sine_gen.SLICE_175 ( 
    .DI1(\sine_gen.data[12].sig_031.FeedThruLUT ), 
    .DI0(\sine_gen.data[13].sig_030.FeedThruLUT ), .C1(\sine_gen.data[12] ), 
    .D0(\sine_gen.data[13] ), .CE(\sine_gen.n5138 ), .CLK(clk_c), 
    .Q0(\sine_wave3[13] ), .Q1(\sine_wave3[12] ), 
    .F0(\sine_gen.data[13].sig_030.FeedThruLUT ), 
    .F1(\sine_gen.data[12].sig_031.FeedThruLUT ));
  sine_gen_SLICE_177 \sine_gen.SLICE_177 ( 
    .DI1(\sine_gen.data[10].sig_033.FeedThruLUT ), 
    .DI0(\sine_gen.data[11].sig_032.FeedThruLUT ), .C1(\sine_gen.data[10] ), 
    .D0(\sine_gen.data[11] ), .CE(\sine_gen.n5138 ), .CLK(clk_c), 
    .Q0(\sine_wave3[11] ), .Q1(\sine_wave3[10] ), 
    .F0(\sine_gen.data[11].sig_032.FeedThruLUT ), 
    .F1(\sine_gen.data[10].sig_033.FeedThruLUT ));
  sine_gen_SLICE_179 \sine_gen.SLICE_179 ( 
    .DI1(\sine_gen.data[8].sig_035.FeedThruLUT ), 
    .DI0(\sine_gen.data[9].sig_034.FeedThruLUT ), .C1(\sine_gen.data[8] ), 
    .B0(\sine_gen.data[9] ), .CE(\sine_gen.n5138 ), .CLK(clk_c), 
    .Q0(\sine_wave3[9] ), .Q1(\sine_wave3[8] ), 
    .F0(\sine_gen.data[9].sig_034.FeedThruLUT ), 
    .F1(\sine_gen.data[8].sig_035.FeedThruLUT ));
  sine_gen_SLICE_181 \sine_gen.SLICE_181 ( 
    .DI1(\sine_gen.data[6].sig_037.FeedThruLUT ), 
    .DI0(\sine_gen.data[7].sig_036.FeedThruLUT ), .B1(\sine_gen.data[6] ), 
    .B0(\sine_gen.data[7] ), .CE(\sine_gen.n5138 ), .CLK(clk_c), 
    .Q0(\sine_wave3[7] ), .Q1(\sine_wave3[6] ), 
    .F0(\sine_gen.data[7].sig_036.FeedThruLUT ), 
    .F1(\sine_gen.data[6].sig_037.FeedThruLUT ));
  sine_gen_SLICE_183 \sine_gen.SLICE_183 ( 
    .DI1(\sine_gen.data[4].sig_039.FeedThruLUT ), 
    .DI0(\sine_gen.data[5].sig_038.FeedThruLUT ), .C1(\sine_gen.data[4] ), 
    .B0(\sine_gen.data[5] ), .CE(\sine_gen.n5138 ), .CLK(clk_c), 
    .Q0(\sine_wave3[5] ), .Q1(\sine_wave3[4] ), 
    .F0(\sine_gen.data[5].sig_038.FeedThruLUT ), 
    .F1(\sine_gen.data[4].sig_039.FeedThruLUT ));
  sine_gen_SLICE_185 \sine_gen.SLICE_185 ( 
    .DI1(\sine_gen.data[2].sig_041.FeedThruLUT ), 
    .DI0(\sine_gen.data[3].sig_040.FeedThruLUT ), .B1(\sine_gen.data[2] ), 
    .A0(\sine_gen.data[3] ), .CE(\sine_gen.n5138 ), .CLK(clk_c), 
    .Q0(\sine_wave3[3] ), .Q1(\sine_wave3[2] ), 
    .F0(\sine_gen.data[3].sig_040.FeedThruLUT ), 
    .F1(\sine_gen.data[2].sig_041.FeedThruLUT ));
  sine_gen_SLICE_187 \sine_gen.SLICE_187 ( 
    .DI1(\sine_gen.data[0].sig_043.FeedThruLUT ), 
    .DI0(\sine_gen.data[1].sig_042.FeedThruLUT ), .D1(\sine_gen.data[0] ), 
    .B0(\sine_gen.data[1] ), .CE(\sine_gen.n5138 ), .CLK(clk_c), 
    .Q0(\sine_wave3[1] ), .Q1(\sine_wave3[0] ), 
    .F0(\sine_gen.data[1].sig_042.FeedThruLUT ), 
    .F1(\sine_gen.data[0].sig_043.FeedThruLUT ));
  sine_gen_lut_SLICE_189 \sine_gen.lut.SLICE_189 ( .DI1(\sine_gen.lut.n15235 ), 
    .DI0(\sine_gen.lut.n846 ), .D1(\sine_gen.lut.n15232 ), 
    .C1(\sine_gen.lut.n12015 ), .B1(\sine_gen.lut.n843 ), 
    .A1(\sine_gen.address[9] ), .D0(\sine_gen.address[9] ), 
    .C0(\sine_gen.lut.n843 ), .B0(\sine_gen.lut.n822 ), 
    .A0(\sine_gen.address[8] ), .LSR(\sine_gen.lut.n4920 ), .CLK(clk_c), 
    .Q0(\sine_gen.data[13] ), .Q1(\sine_gen.data[12] ), 
    .F0(\sine_gen.lut.n846 ), .F1(\sine_gen.lut.n15235 ));
  sine_gen_lut_SLICE_191 \sine_gen.lut.SLICE_191 ( .DI1(\sine_gen.lut.n14881 ), 
    .DI0(\sine_gen.lut.n11613 ), .D1(\sine_gen.lut.n11701 ), 
    .C1(\sine_gen.lut.n11702 ), .B1(\sine_gen.lut.n14878 ), 
    .A1(\sine_gen.address[9] ), .D0(\sine_gen.lut.n11612 ), 
    .C0(\sine_gen.address[9] ), .B0(\sine_gen.lut.n14635 ), 
    .LSR(\sine_gen.lut.n4920 ), .CLK(clk_c), .Q0(\sine_gen.data[11] ), 
    .Q1(\sine_gen.data[10] ), .F0(\sine_gen.lut.n11613 ), 
    .F1(\sine_gen.lut.n14881 ));
  sine_gen_lut_SLICE_193 \sine_gen.lut.SLICE_193 ( .DI1(\sine_gen.lut.n11976 ), 
    .DI0(\sine_gen.lut.n14965 ), .D1(\sine_gen.address[9] ), 
    .B1(\sine_gen.lut.n14953 ), .A1(\sine_gen.lut.n15253 ), 
    .D0(\sine_gen.lut.n11978 ), .C0(\sine_gen.lut.n14959 ), 
    .B0(\sine_gen.lut.n14962 ), .A0(\sine_gen.address[9] ), 
    .LSR(\sine_gen.lut.n4920 ), .CLK(clk_c), .Q0(\sine_gen.data[9] ), 
    .Q1(\sine_gen.data[8] ), .F0(\sine_gen.lut.n14965 ), 
    .F1(\sine_gen.lut.n11976 ));
  sine_gen_lut_SLICE_195 \sine_gen.lut.SLICE_195 ( .DI1(\sine_gen.lut.n14677 ), 
    .DI0(\sine_gen.lut.n11757 ), .D1(\sine_gen.lut.n14665 ), 
    .C1(\sine_gen.lut.n11678 ), .B1(\sine_gen.lut.n14674 ), 
    .A1(\sine_gen.address[9] ), .D0(\sine_gen.address[9] ), 
    .B0(\sine_gen.lut.n14755 ), .A0(\sine_gen.lut.n14995 ), 
    .LSR(\sine_gen.lut.n4920 ), .CLK(clk_c), .Q0(\sine_gen.data[7] ), 
    .Q1(\sine_gen.data[6] ), .F0(\sine_gen.lut.n11757 ), 
    .F1(\sine_gen.lut.n14677 ));
  sine_gen_lut_SLICE_197 \sine_gen.lut.SLICE_197 ( .DI1(\sine_gen.lut.n14857 ), 
    .DI0(\sine_gen.lut.n1604 ), .D1(\sine_gen.lut.n14845 ), 
    .C1(\sine_gen.address[9] ), .B1(\sine_gen.lut.n14854 ), 
    .A1(\sine_gen.lut.n11855 ), .D0(\sine_gen.address[9] ), 
    .C0(\sine_gen.lut.n15271 ), .B0(\sine_gen.lut.n14701 ), 
    .LSR(\sine_gen.lut.n4920 ), .CLK(clk_c), .Q0(\sine_gen.data[5] ), 
    .Q1(\sine_gen.data[4] ), .F0(\sine_gen.lut.n1604 ), 
    .F1(\sine_gen.lut.n14857 ));
  sine_gen_lut_SLICE_199 \sine_gen.lut.SLICE_199 ( .DI1(\sine_gen.lut.n14617 ), 
    .DI0(\sine_gen.lut.n14767 ), .D1(\sine_gen.lut.n11591 ), 
    .C1(\sine_gen.lut.n14605 ), .B1(\sine_gen.address[9] ), 
    .A1(\sine_gen.lut.n14614 ), .D0(\sine_gen.lut.n14761 ), 
    .C0(\sine_gen.lut.n11759 ), .B0(\sine_gen.lut.n14764 ), 
    .A0(\sine_gen.address[9] ), .LSR(\sine_gen.lut.n4920 ), .CLK(clk_c), 
    .Q0(\sine_gen.data[3] ), .Q1(\sine_gen.data[2] ), 
    .F0(\sine_gen.lut.n14767 ), .F1(\sine_gen.lut.n14617 ));
  sine_gen_lut_SLICE_201 \sine_gen.lut.SLICE_201 ( .DI1(\sine_gen.lut.n11778 ), 
    .DI0(\sine_gen.lut.n11937 ), .C1(\sine_gen.lut.n14587 ), 
    .B1(\sine_gen.address[9] ), .A1(\sine_gen.lut.n14785 ), 
    .D0(\sine_gen.lut.n11936 ), .C0(\sine_gen.lut.n14899 ), 
    .A0(\sine_gen.address[9] ), .LSR(\sine_gen.lut.n4920 ), .CLK(clk_c), 
    .Q0(\sine_gen.data[1] ), .Q1(\sine_gen.data[0] ), 
    .F0(\sine_gen.lut.n11937 ), .F1(\sine_gen.lut.n11778 ));
  tw_gen_SLICE_205 \tw_gen.SLICE_205 ( .DI1(\tw_gen.n370[0] ), 
    .DI0(\tw_gen.n370[1] ), .D1(\tw_gen.n82[0] ), .C1(\tw_gen.n82_adj_216[0] ), 
    .B1(\tw_gen.n31 ), .A1(\tw_gen.direction ), .D0(\tw_gen.direction ), 
    .C0(\tw_gen.n31 ), .B0(\tw_gen.n82_adj_216[1] ), .A0(\tw_gen.n82[1] ), 
    .CE(\tw_gen.n716 ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.internal_count[2] ), .Q1(\tw_gen.internal_count[1] ), 
    .F0(\tw_gen.n370[1] ), .F1(\tw_gen.n370[0] ));
  tw_gen_SLICE_206 \tw_gen.SLICE_206 ( .DI1(\tw_gen.n370[4] ), 
    .DI0(\tw_gen.n370[5] ), .D1(\tw_gen.n31 ), .C1(\tw_gen.n82[4] ), 
    .B1(\tw_gen.n82_adj_216[4] ), .A1(\tw_gen.direction ), 
    .D0(\tw_gen.n82_adj_216[5] ), .C0(\tw_gen.n31 ), .B0(\tw_gen.direction ), 
    .A0(\tw_gen.n82[5] ), .CE(\tw_gen.n716 ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.internal_count[6] ), .Q1(\tw_gen.internal_count[5] ), 
    .F0(\tw_gen.n370[5] ), .F1(\tw_gen.n370[4] ));
  tw_gen_SLICE_209 \tw_gen.SLICE_209 ( .DI1(\tw_gen.n370[2] ), 
    .DI0(\tw_gen.n370[3] ), .D1(\tw_gen.n82_adj_216[2] ), 
    .C1(\tw_gen.direction ), .B1(\tw_gen.n82[2] ), .A1(\tw_gen.n31 ), 
    .D0(\tw_gen.direction ), .C0(\tw_gen.n82[3] ), .B0(\tw_gen.n31 ), 
    .A0(\tw_gen.n82_adj_216[3] ), .CE(\tw_gen.n716 ), .LSR(reset_c), 
    .CLK(clk_c), .Q0(\tw_gen.internal_count[4] ), 
    .Q1(\tw_gen.internal_count[3] ), .F0(\tw_gen.n370[3] ), 
    .F1(\tw_gen.n370[2] ));
  tw_gen_SLICE_211 \tw_gen.SLICE_211 ( .DI0(\tw_gen.n370[14] ), 
    .D0(\tw_gen.direction ), .C0(\tw_gen.n82_adj_216[14] ), .B0(\tw_gen.n31 ), 
    .A0(\tw_gen.n82[14] ), .CE(\tw_gen.n716 ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.internal_count[15] ), .F0(\tw_gen.n370[14] ));
  tw_gen_SLICE_212 \tw_gen.SLICE_212 ( .DI1(\tw_gen.n370[12] ), 
    .DI0(\tw_gen.n370[13] ), .D1(\tw_gen.n82_adj_216[12] ), 
    .C1(\tw_gen.direction ), .B1(\tw_gen.n82[12] ), .A1(\tw_gen.n31 ), 
    .D0(\tw_gen.direction ), .C0(\tw_gen.n82_adj_216[13] ), .B0(\tw_gen.n31 ), 
    .A0(\tw_gen.n82[13] ), .CE(\tw_gen.n716 ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.internal_count[14] ), .Q1(\tw_gen.internal_count[13] ), 
    .F0(\tw_gen.n370[13] ), .F1(\tw_gen.n370[12] ));
  tw_gen_SLICE_214 \tw_gen.SLICE_214 ( .DI1(\tw_gen.n370[10] ), 
    .DI0(\tw_gen.n370[11] ), .D1(\tw_gen.n31 ), .C1(\tw_gen.n82_adj_216[10] ), 
    .B1(\tw_gen.n82[10] ), .A1(\tw_gen.direction ), .D0(\tw_gen.n31 ), 
    .C0(\tw_gen.n82[11] ), .B0(\tw_gen.direction ), 
    .A0(\tw_gen.n82_adj_216[11] ), .CE(\tw_gen.n716 ), .LSR(reset_c), 
    .CLK(clk_c), .Q0(\tw_gen.internal_count[12] ), 
    .Q1(\tw_gen.internal_count[11] ), .F0(\tw_gen.n370[11] ), 
    .F1(\tw_gen.n370[10] ));
  tw_gen_SLICE_216 \tw_gen.SLICE_216 ( .DI1(\tw_gen.n370[8] ), 
    .DI0(\tw_gen.n370[9] ), .D1(\tw_gen.n82[8] ), .C1(\tw_gen.direction ), 
    .B1(\tw_gen.n31 ), .A1(\tw_gen.n82_adj_216[8] ), .D0(\tw_gen.n31 ), 
    .C0(\tw_gen.n82[9] ), .B0(\tw_gen.direction ), 
    .A0(\tw_gen.n82_adj_216[9] ), .CE(\tw_gen.n716 ), .LSR(reset_c), 
    .CLK(clk_c), .Q0(\tw_gen.internal_count[10] ), 
    .Q1(\tw_gen.internal_count[9] ), .F0(\tw_gen.n370[9] ), 
    .F1(\tw_gen.n370[8] ));
  tw_gen_SLICE_218 \tw_gen.SLICE_218 ( .DI1(\tw_gen.n370[6] ), 
    .DI0(\tw_gen.n370[7] ), .D1(\tw_gen.direction ), 
    .C1(\tw_gen.n82_adj_216[6] ), .B1(\tw_gen.n31 ), .A1(\tw_gen.n82[6] ), 
    .D0(\tw_gen.n31 ), .C0(\tw_gen.direction ), .B0(\tw_gen.n82[7] ), 
    .A0(\tw_gen.n82_adj_216[7] ), .CE(\tw_gen.n716 ), .LSR(reset_c), 
    .CLK(clk_c), .Q0(\tw_gen.internal_count[8] ), 
    .Q1(\tw_gen.internal_count[7] ), .F0(\tw_gen.n370[7] ), 
    .F1(\tw_gen.n370[6] ));
  tw_gen_SLICE_219 \tw_gen.SLICE_219 ( .DI0(\tw_gen.n10663 ), 
    .C0(\tw_gen.internal_count[15] ), .B0(\tw_gen.direction ), 
    .A0(\tw_gen.n31 ), .LSR(reset_c), .CLK(clk_c), .Q0(\tw_gen.direction ), 
    .F0(\tw_gen.n10663 ));
  sine_gen_lut_SLICE_221 \sine_gen.lut.SLICE_221 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2106 ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n2106 ), 
    .F1(\sine_gen.lut.n2192 ));
  sine_gen_lut_SLICE_223 \sine_gen.lut.SLICE_223 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.lut.n1112 ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1112 ), 
    .F1(\sine_gen.lut.n7671 ));
  sine_gen_lut_SLICE_225 \sine_gen.lut.SLICE_225 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n2095 ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n2095 ), 
    .F1(\sine_gen.lut.n11635 ));
  sine_gen_lut_SLICE_227 \sine_gen.lut.SLICE_227 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n3922 ), .B1(\sine_gen.address[2] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n3922 ), 
    .F1(\sine_gen.lut.n1514 ));
  sine_gen_lut_SLICE_229 \sine_gen.lut.SLICE_229 ( .D0(\sine_gen.lut.n14920 ), 
    .C0(\sine_gen.lut.n7751 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n1321 ), .F0(\sine_gen.lut.n14923 ));
  sine_gen_lut_SLICE_230 \sine_gen.lut.SLICE_230 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[1] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.lut.n1417 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n1321 ), .F0(\sine_gen.lut.n14920 ), 
    .F1(\sine_gen.lut.n1321 ));
  tw_gen_SLICE_231 \tw_gen.SLICE_231 ( .D1(\tw_gen.n184 ), .C1(\tw_gen.n363 ), 
    .B1(\tw_gen.n185 ), .A1(tri_wave_14__N_2), .D0(tri_wave_14__N_2), 
    .C0(\tw_gen.n184 ), .B0(\tri_wave[15] ), .A0(\tw_gen.n183 ), 
    .F0(\tw_gen.n363 ), .F1(\tw_gen.n32_adj_210 ));
  sine_gen_lut_SLICE_233 \sine_gen.lut.SLICE_233 ( .D1(\sine_gen.lut.n5181 ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[2] ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n12241 ), 
    .F1(\sine_gen.lut.n2194 ));
  sine_gen_lut_SLICE_234 \sine_gen.lut.SLICE_234 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n12242 ), .A1(\sine_gen.lut.n1119 ), 
    .D0(\sine_gen.lut.n13 ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.lut.n12241 ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n12242 ), .F1(\sine_gen.lut.n12148 ));
  sine_gen_lut_SLICE_235 \sine_gen.lut.SLICE_235 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n14689 ), .B1(\sine_gen.lut.n14992 ), 
    .A1(\sine_gen.lut.n11687 ), .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n1185 ), .B0(\sine_gen.lut.n5172 ), 
    .A0(\sine_gen.lut.n14686 ), .F0(\sine_gen.lut.n14689 ), 
    .F1(\sine_gen.lut.n14995 ));
  sine_gen_lut_SLICE_236 \sine_gen.lut.SLICE_236 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n11650 ), .B1(\sine_gen.lut.n11651 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[4] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.lut.n1090 ), 
    .F0(\sine_gen.lut.n11650 ), .F1(\sine_gen.lut.n14686 ));
  sine_gen_lut_SLICE_237 \sine_gen.lut.SLICE_237 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[3] ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[4] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n15 ), 
    .F1(\sine_gen.lut.n1833 ));
  sine_gen_lut_SLICE_238 \sine_gen.lut.SLICE_238 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n15 ), .B1(\sine_gen.lut.n1977 ), 
    .A1(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n1977 ), 
    .F1(\sine_gen.lut.n10657 ));
  sine_gen_lut_SLICE_239 \sine_gen.lut.SLICE_239 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n2104 ), 
    .F1(\sine_gen.lut.n890_adj_218 ));
  sine_gen_lut_SLICE_240 \sine_gen.lut.SLICE_240 ( .D1(\sine_gen.lut.n2104 ), 
    .C1(\sine_gen.lut.n4259 ), .B1(\sine_gen.address[2] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n4259 ), .F1(\sine_gen.lut.n2191 ));
  sine_gen_lut_SLICE_241 \sine_gen.lut.SLICE_241 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n986_adj_217 ), .B1(\sine_gen.lut.n2023 ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n986_adj_217 ), 
    .F1(\sine_gen.lut.n11803 ));
  sine_gen_lut_SLICE_243 \sine_gen.lut.SLICE_243 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n2100 ), .B1(\sine_gen.lut.n1145 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n2100 ), 
    .F1(\sine_gen.lut.n14974 ));
  sine_gen_lut_SLICE_244 \sine_gen.lut.SLICE_244 ( .D0(\sine_gen.lut.n2100 ), 
    .C0(\sine_gen.lut.n15292 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n11951 ));
  sine_gen_lut_SLICE_246 \sine_gen.lut.SLICE_246 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n2023 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n890_adj_218 ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n2023 ), .F1(\sine_gen.lut.n11792 ));
  sine_gen_lut_SLICE_247 \sine_gen.lut.SLICE_247 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.address[2] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1402 ), 
    .F1(\sine_gen.lut.n827 ));
  sine_gen_lut_SLICE_248 \sine_gen.lut.SLICE_248 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1484 ), .B1(\sine_gen.lut.n1171 ), 
    .D0(\sine_gen.lut.n698 ), .C0(\sine_gen.lut.n1402 ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[4] ), 
    .F0(\sine_gen.lut.n1484 ), .F1(\sine_gen.lut.n11990 ));
  sine_gen_lut_SLICE_249 \sine_gen.lut.SLICE_249 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11657 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n11656 ), .F0(\sine_gen.lut.n14680 ));
  sine_gen_lut_SLICE_250 \sine_gen.lut.SLICE_250 ( .D0(\sine_gen.lut.n11663 ), 
    .C0(\sine_gen.lut.n11662 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n14680 ), .F0(\sine_gen.lut.n14683 ));
  sine_gen_lut_SLICE_252 \sine_gen.lut.SLICE_252 ( .D1(\sine_gen.lut.n827 ), 
    .C1(\sine_gen.lut.n14 ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n14 ), .F1(\sine_gen.lut.n11786 ));
  sine_gen_lut_SLICE_253 \sine_gen.lut.SLICE_253 ( .C1(\sine_gen.lut.n15307 ), 
    .B1(\sine_gen.address[6] ), .A1(\sine_gen.lut.n14911 ), 
    .D0(\sine_gen.lut.n2020 ), .C0(\sine_gen.lut.n15304 ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[5] ), 
    .F0(\sine_gen.lut.n15307 ), .F1(\sine_gen.lut.n11946 ));
  sine_gen_lut_SLICE_254 \sine_gen.lut.SLICE_254 ( .D1(\sine_gen.address[1] ), 
    .C1(\sine_gen.address[3] ), .B1(\sine_gen.address[2] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n2020 ), 
    .F1(\sine_gen.lut.n2050 ));
  sine_gen_lut_SLICE_255 \sine_gen.lut.SLICE_255 ( .D1(\sine_gen.address[1] ), 
    .C1(\sine_gen.lut.n12089 ), .B1(\sine_gen.lut.n2050 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n12089 ), .F1(\sine_gen.lut.n2485 ));
  sine_gen_lut_SLICE_257 \sine_gen.lut.SLICE_257 ( .D1(\sine_gen.address[0] ), 
    .C1(\sine_gen.lut.n46 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n46 ), .F1(\sine_gen.lut.n11636 ));
  sine_gen_lut_SLICE_259 \sine_gen.lut.SLICE_259 ( .D1(\sine_gen.lut.n12046 ), 
    .C1(\sine_gen.lut.n1644 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n1644 ), 
    .F1(\sine_gen.lut.n1523 ));
  sine_gen_lut_SLICE_261 \sine_gen.lut.SLICE_261 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.lut.n4870 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n2380 ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n4870 ), .F1(\sine_gen.lut.n2387 ));
  sine_gen_lut_SLICE_262 \sine_gen.lut.SLICE_262 ( .D1(\sine_gen.address[0] ), 
    .C1(\sine_gen.address[3] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[2] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n2380 ), 
    .F1(\sine_gen.lut.n12108 ));
  sine_gen_lut_SLICE_263 \sine_gen.lut.SLICE_263 ( .D1(\sine_gen.lut.n11941 ), 
    .C1(\sine_gen.lut.n11942 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.lut.n2200 ), .B0(\sine_gen.lut.n7315 ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n11942 ), 
    .F1(\sine_gen.lut.n14602 ));
  sine_gen_lut_SLICE_264 \sine_gen.lut.SLICE_264 ( .D1(\sine_gen.address[1] ), 
    .C1(\sine_gen.address[4] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[2] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[4] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n2200 ), 
    .F1(\sine_gen.lut.n936 ));
  sine_gen_lut_SLICE_265 \sine_gen.lut.SLICE_265 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2315 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n7315 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.lut.n1091 ), .B0(\sine_gen.lut.n7616 ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n2315 ), 
    .F1(\sine_gen.lut.n2319 ));
  sine_gen_lut_SLICE_267 \sine_gen.lut.SLICE_267 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n11896 ), .B1(\sine_gen.lut.n11897 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n11896 ), 
    .F1(\sine_gen.lut.n15310 ));
  sine_gen_lut_SLICE_268 \sine_gen.lut.SLICE_268 ( .D1(\sine_gen.address[2] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n15310 ), .B0(\sine_gen.lut.n1759 ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n11587 ), 
    .F1(\sine_gen.lut.n1663 ));
  sine_gen_lut_SLICE_269 \sine_gen.lut.SLICE_269 ( .D1(\sine_gen.lut.n4820 ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.lut.n12108 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n4820 ), .F1(\sine_gen.lut.n11732 ));
  sine_gen_lut_SLICE_271 \sine_gen.lut.SLICE_271 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n2192 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n9330 ), .F0(\sine_gen.lut.n15298 ));
  sine_gen_lut_SLICE_272 \sine_gen.lut.SLICE_272 ( .D1(\sine_gen.lut.n11946 ), 
    .C1(\sine_gen.lut.n15301 ), .A1(\sine_gen.address[7] ), 
    .D0(\sine_gen.lut.n2194 ), .C0(\sine_gen.lut.n2195 ), 
    .B0(\sine_gen.address[6] ), .A0(\sine_gen.lut.n15298 ), 
    .F0(\sine_gen.lut.n15301 ), .F1(\sine_gen.lut.n11591 ));
  sine_gen_lut_SLICE_273 \sine_gen.lut.SLICE_273 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n1000 ), .A1(\sine_gen.lut.n7659 ), 
    .D0(\sine_gen.address[4] ), .C0(\sine_gen.lut.n7701 ), 
    .B0(\sine_gen.lut.n7315 ), .A0(\sine_gen.address[5] ), 
    .F0(\sine_gen.lut.n1000 ), .F1(\sine_gen.lut.n1021 ));
  sine_gen_lut_SLICE_274 \sine_gen.lut.SLICE_274 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.lut.n501 ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[4] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n501 ), 
    .F1(\sine_gen.lut.n7701 ));
  sine_gen_lut_SLICE_275 \sine_gen.lut.SLICE_275 ( .D1(\sine_gen.lut.n11894 ), 
    .C1(\sine_gen.lut.n11893 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n11893 ), 
    .F1(\sine_gen.lut.n15286 ));
  sine_gen_lut_SLICE_276 \sine_gen.lut.SLICE_276 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1727 ), .B1(\sine_gen.lut.n15286 ), 
    .A1(\sine_gen.lut.n2431 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1727 ), 
    .F1(\sine_gen.lut.n11594 ));
  sine_gen_lut_SLICE_277 \sine_gen.lut.SLICE_277 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2155 ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n2155 ), 
    .F1(\sine_gen.lut.n15082 ));
  sine_gen_lut_SLICE_279 \sine_gen.lut.SLICE_279 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2163 ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2163 ), .F1(\sine_gen.lut.n11824 ));
  sine_gen_lut_SLICE_281 \sine_gen.lut.SLICE_281 ( .D0(\sine_gen.lut.n62 ), 
    .C0(\sine_gen.lut.n7657 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n7663 ));
  sine_gen_lut_SLICE_282 \sine_gen.lut.SLICE_282 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n890 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n7701 ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n890 ), .F1(\sine_gen.lut.n7657 ));
  sine_gen_lut_SLICE_283 \sine_gen.lut.SLICE_283 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n7643 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n1090 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n7643 ), 
    .F1(\sine_gen.lut.n1513 ));
  sine_gen_lut_SLICE_285 \sine_gen.lut.SLICE_285 ( .D1(\sine_gen.lut.n1331 ), 
    .C1(\sine_gen.lut.n1425 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1425 ), 
    .F1(\sine_gen.lut.n15280 ));
  sine_gen_lut_SLICE_286 \sine_gen.lut.SLICE_286 ( .D1(\sine_gen.lut.n11953 ), 
    .C1(\sine_gen.lut.n11954 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.lut.n1333 ), 
    .C0(\sine_gen.lut.n15280 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n12276 ), .F0(\sine_gen.lut.n11954 ), 
    .F1(\sine_gen.lut.n14662 ));
  sine_gen_lut_SLICE_287 \sine_gen.lut.SLICE_287 ( .D1(\sine_gen.lut.n2330 ), 
    .C1(\sine_gen.lut.n1161 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.lut.n1090 ), .B0(\sine_gen.address[4] ), 
    .A0(\sine_gen.lut.n1128 ), .F0(\sine_gen.lut.n1161 ), 
    .F1(\sine_gen.lut.n14932 ));
  sine_gen_lut_SLICE_288 \sine_gen.lut.SLICE_288 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1128 ), 
    .F1(\sine_gen.lut.n7699 ));
  sine_gen_lut_SLICE_289 \sine_gen.lut.SLICE_289 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n992 ), .B1(\sine_gen.lut.n4233 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.lut.n7699 ), 
    .C0(\sine_gen.lut.n1090 ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n992 ), 
    .F1(\sine_gen.lut.n11623 ));
  sine_gen_lut_SLICE_291 \sine_gen.lut.SLICE_291 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n7754 ), .B1(\sine_gen.lut.n1418 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n7754 ), 
    .F1(\sine_gen.lut.n15274 ));
  sine_gen_lut_SLICE_292 \sine_gen.lut.SLICE_292 ( .D0(\sine_gen.lut.n11905 ), 
    .C0(\sine_gen.lut.n15274 ), .B0(\sine_gen.lut.n1321 ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n11957 ));
  sine_gen_lut_SLICE_293 \sine_gen.lut.SLICE_293 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1724 ), .B1(\sine_gen.lut.n1875 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1724 ), .F1(\sine_gen.lut.n11596 ));
  sine_gen_lut_SLICE_294 \sine_gen.lut.SLICE_294 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n14_adj_219 ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[4] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n14_adj_219 ), .F1(\sine_gen.lut.n1875 ));
  sine_gen_lut_SLICE_295 \sine_gen.lut.SLICE_295 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1175 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n890 ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.lut.n7699 ), 
    .A0(\sine_gen.lut.n1090 ), .F0(\sine_gen.lut.n1175 ), 
    .F1(\sine_gen.lut.n1218 ));
  sine_gen_lut_SLICE_297 \sine_gen.lut.SLICE_297 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n1131 ), .B1(\sine_gen.lut.n1090 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n1131 ), 
    .F1(\sine_gen.lut.n1171 ));
  sine_gen_lut_SLICE_299 \sine_gen.lut.SLICE_299 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1090 ), .B1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n1090 ), 
    .F1(\sine_gen.lut.n62 ));
  sine_gen_lut_SLICE_300 \sine_gen.lut.SLICE_300 ( .C1(\sine_gen.address[4] ), 
    .B1(\sine_gen.lut.n2028 ), .A1(\sine_gen.lut.n1096 ), 
    .D0(\sine_gen.lut.n62 ), .C0(\sine_gen.address[4] ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n2028 ), 
    .F0(\sine_gen.lut.n11615 ), .F1(\sine_gen.lut.n11642 ));
  sine_gen_lut_SLICE_301 \sine_gen.lut.SLICE_301 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n14737 ), .B1(\sine_gen.address[7] ), 
    .A1(\sine_gen.lut.n14809 ), .D0(\sine_gen.lut.n14734 ), 
    .C0(\sine_gen.lut.n1514 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n1513 ), .F0(\sine_gen.lut.n14737 ), 
    .F1(\sine_gen.lut.n15268 ));
  sine_gen_lut_SLICE_302 \sine_gen.lut.SLICE_302 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n15115 ), .B1(\sine_gen.lut.n15268 ), 
    .A1(\sine_gen.lut.n14815 ), .D0(\sine_gen.lut.n1525 ), 
    .C0(\sine_gen.lut.n1526 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n15112 ), .F0(\sine_gen.lut.n15115 ), 
    .F1(\sine_gen.lut.n15271 ));
  sine_gen_lut_SLICE_303 \sine_gen.lut.SLICE_303 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11996 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.lut.n11995 ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n15226 ), .B0(\sine_gen.lut.n12162 ), 
    .A0(\sine_gen.lut.n1756 ), .F0(\sine_gen.lut.n11996 ), 
    .F1(\sine_gen.lut.n14800 ));
  sine_gen_lut_SLICE_304 \sine_gen.lut.SLICE_304 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n11902 ), .B1(\sine_gen.lut.n11903 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n11902 ), 
    .F1(\sine_gen.lut.n15226 ));
  sine_gen_lut_SLICE_305 \sine_gen.lut.SLICE_305 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n11630 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n11629 ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.lut.n1736 ), 
    .A0(\sine_gen.lut.n7616 ), .F0(\sine_gen.lut.n11629 ), 
    .F1(\sine_gen.lut.n15262 ));
  sine_gen_lut_SLICE_306 \sine_gen.lut.SLICE_306 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11966 ), .B1(\sine_gen.address[8] ), 
    .A1(\sine_gen.lut.n14935 ), .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n1160 ), .B0(\sine_gen.lut.n2328 ), 
    .A0(\sine_gen.lut.n15262 ), .F0(\sine_gen.lut.n11966 ), 
    .F1(\sine_gen.lut.n14950 ));
  sine_gen_lut_SLICE_307 \sine_gen.lut.SLICE_307 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.address[2] ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n1130 ), 
    .F1(\sine_gen.lut.n1801 ));
  sine_gen_lut_SLICE_308 \sine_gen.lut.SLICE_308 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n11645 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.lut.n11644 ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.lut.n7598 ), 
    .A0(\sine_gen.lut.n1130 ), .F0(\sine_gen.lut.n11645 ), 
    .F1(\sine_gen.lut.n14860 ));
  sine_gen_lut_SLICE_309 \sine_gen.lut.SLICE_309 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n1129 ), .B1(\sine_gen.lut.n698 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n1129 ), 
    .F1(\sine_gen.lut.n11633 ));
  sine_gen_lut_SLICE_311 \sine_gen.lut.SLICE_311 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n7762 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n1062 ), .D0(\sine_gen.lut.n4233 ), 
    .C0(\sine_gen.lut.n501 ), .B0(\sine_gen.address[4] ), 
    .A0(\sine_gen.lut.n7699 ), .F0(\sine_gen.lut.n7762 ), 
    .F1(\sine_gen.lut.n15256 ));
  sine_gen_lut_SLICE_312 \sine_gen.lut.SLICE_312 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n1151 ), .B1(\sine_gen.lut.n1152 ), 
    .A1(\sine_gen.lut.n15256 ), .D0(\sine_gen.lut.n890 ), 
    .C0(\sine_gen.address[4] ), .B0(\sine_gen.lut.n698 ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1151 ), 
    .F1(\sine_gen.lut.n11969 ));
  sine_gen_lut_SLICE_313 \sine_gen.lut.SLICE_313 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n15217 ), .A1(\sine_gen.lut.n15211 ), 
    .D0(\sine_gen.lut.n5181 ), .C0(\sine_gen.lut.n15214 ), 
    .B0(\sine_gen.address[6] ), .A0(\sine_gen.lut.n984 ), 
    .F0(\sine_gen.lut.n15217 ), .F1(\sine_gen.lut.n11978 ));
  sine_gen_lut_SLICE_314 \sine_gen.lut.SLICE_314 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n12127 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n961 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[4] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.lut.n501 ), .F0(\sine_gen.lut.n12127 ), 
    .F1(\sine_gen.lut.n15214 ));
  sine_gen_lut_SLICE_315 \sine_gen.lut.SLICE_315 ( .D0(\sine_gen.lut.n11971 ), 
    .C0(\sine_gen.lut.n11972 ), .B0(\sine_gen.address[8] ), 
    .A0(\sine_gen.address[7] ), .F0(\sine_gen.lut.n15250 ));
  sine_gen_lut_SLICE_316 \sine_gen.lut.SLICE_316 ( .D1(\sine_gen.lut.n11969 ), 
    .C1(\sine_gen.lut.n14947 ), .B1(\sine_gen.lut.n15250 ), 
    .A1(\sine_gen.address[8] ), .D0(\sine_gen.lut.n14944 ), 
    .C0(\sine_gen.lut.n11627 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n11626 ), .F0(\sine_gen.lut.n14947 ), 
    .F1(\sine_gen.lut.n15253 ));
  sine_gen_lut_SLICE_317 \sine_gen.lut.SLICE_317 ( .C1(\sine_gen.lut.n7683 ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[2] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[4] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n7683 ), .F1(\sine_gen.lut.n4266 ));
  sine_gen_lut_SLICE_319 \sine_gen.lut.SLICE_319 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n12124 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n840 ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.lut.n13 ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n12124 ), 
    .F1(\sine_gen.lut.n15208 ));
  sine_gen_lut_SLICE_320 \sine_gen.lut.SLICE_320 ( .D1(\sine_gen.lut.n986 ), 
    .C1(\sine_gen.lut.n12018 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.lut.n15208 ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.lut.n13 ), .F0(\sine_gen.lut.n12018 ), 
    .F1(\sine_gen.lut.n15211 ));
  sine_gen_lut_SLICE_321 \sine_gen.lut.SLICE_321 ( .D1(\sine_gen.lut.n1669 ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n1721 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n1721 ), 
    .F1(\sine_gen.lut.n15244 ));
  sine_gen_lut_SLICE_322 \sine_gen.lut.SLICE_322 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n11597 ), .B1(\sine_gen.lut.n11596 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.lut.n15244 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n7319 ), .F0(\sine_gen.lut.n11597 ), 
    .F1(\sine_gen.lut.n14758 ));
  sine_gen_lut_SLICE_323 \sine_gen.lut.SLICE_323 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n1806 ), 
    .A1(\sine_gen.lut.n12260 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1806 ), 
    .F1(\sine_gen.lut.n15238 ));
  sine_gen_lut_SLICE_324 \sine_gen.lut.SLICE_324 ( .D1(\sine_gen.lut.n1807 ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n15238 ), 
    .A1(\sine_gen.lut.n1663 ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1807 ), 
    .F1(\sine_gen.lut.n11600 ));
  sine_gen_lut_SLICE_325 \sine_gen.lut.SLICE_325 ( .D1(\sine_gen.lut.n2023 ), 
    .C1(\sine_gen.lut.n1331 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1331 ), 
    .F1(\sine_gen.lut.n11130 ));
  sine_gen_lut_SLICE_327 \sine_gen.lut.SLICE_327 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n11719 ), .B1(\sine_gen.lut.n14584 ), 
    .A1(\sine_gen.lut.n11720 ), .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11731 ), .B0(\sine_gen.lut.n14716 ), 
    .A0(\sine_gen.lut.n11732 ), .F0(\sine_gen.lut.n11719 ), 
    .F1(\sine_gen.lut.n14587 ));
  sine_gen_lut_SLICE_328 \sine_gen.lut.SLICE_328 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.address[8] ), .B1(\sine_gen.lut.n11735 ), 
    .A1(\sine_gen.lut.n11734 ), .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11797 ), .B0(\sine_gen.lut.n11798 ), 
    .A0(\sine_gen.lut.n15064 ), .F0(\sine_gen.lut.n11735 ), 
    .F1(\sine_gen.lut.n14584 ));
  sine_gen_lut_SLICE_329 \sine_gen.lut.SLICE_329 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1736 ), .B1(\sine_gen.lut.n12084 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n1736 ), 
    .F1(\sine_gen.lut.n15202 ));
  sine_gen_lut_SLICE_330 \sine_gen.lut.SLICE_330 ( .D1(\sine_gen.lut.n11999 ), 
    .C1(\sine_gen.lut.n11998 ), .B1(\sine_gen.address[7] ), 
    .A1(\sine_gen.lut.n15058 ), .D0(\sine_gen.lut.n11899 ), 
    .C0(\sine_gen.lut.n15202 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n11900 ), .F0(\sine_gen.lut.n11998 ), 
    .F1(\sine_gen.lut.n11840 ));
  sine_gen_lut_SLICE_331 \sine_gen.lut.SLICE_331 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11669 ), .B1(\sine_gen.lut.n14647 ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.lut.n1451 ), 
    .C0(\sine_gen.lut.n15190 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n12262 ), .F0(\sine_gen.lut.n11669 ), 
    .F1(\sine_gen.lut.n14740 ));
  sine_gen_lut_SLICE_332 \sine_gen.lut.SLICE_332 ( .D1(\sine_gen.lut.n1787 ), 
    .C1(\sine_gen.lut.n2420 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2420 ), 
    .F1(\sine_gen.lut.n15190 ));
  sine_gen_lut_SLICE_333 \sine_gen.lut.SLICE_333 ( .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n1199 ), .B0(\sine_gen.lut.n12282 ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n14668 ));
  sine_gen_lut_SLICE_334 \sine_gen.lut.SLICE_334 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n14671 ), .B1(\sine_gen.lut.n11681 ), 
    .A1(\sine_gen.lut.n14752 ), .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11722 ), .B0(\sine_gen.lut.n11723 ), 
    .A0(\sine_gen.lut.n14668 ), .F0(\sine_gen.lut.n14671 ), 
    .F1(\sine_gen.lut.n14755 ));
  sine_gen_lut_SLICE_335 \sine_gen.lut.SLICE_335 ( .D1(\sine_gen.lut.n1776 ), 
    .C1(\sine_gen.lut.n2098 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n2098 ), .F1(\sine_gen.lut.n1849 ));
  sine_gen_lut_SLICE_336 \sine_gen.lut.SLICE_336 ( .D1(\sine_gen.lut.n11762 ), 
    .C1(\sine_gen.lut.n11761 ), .B1(\sine_gen.lut.n14842 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.lut.n1849 ), .B0(\sine_gen.lut.n1446 ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n11761 ), 
    .F1(\sine_gen.lut.n14845 ));
  sine_gen_lut_SLICE_338 \sine_gen.lut.SLICE_338 ( .D1(\sine_gen.lut.n14662 ), 
    .C1(\sine_gen.lut.n11926 ), .B1(\sine_gen.address[7] ), 
    .A1(\sine_gen.lut.n14593 ), .D0(\sine_gen.lut.n1338 ), 
    .C0(\sine_gen.lut.n14884 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n1431 ), .F0(\sine_gen.lut.n11926 ), 
    .F1(\sine_gen.lut.n14665 ));
  sine_gen_lut_SLICE_339 \sine_gen.lut.SLICE_339 ( .D1(\sine_gen.lut.n2378 ), 
    .C1(\sine_gen.lut.n2085 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n2085 ), 
    .F1(\sine_gen.lut.n15220 ));
  sine_gen_lut_SLICE_340 \sine_gen.lut.SLICE_340 ( .D1(\sine_gen.lut.n12082 ), 
    .C1(\sine_gen.lut.n2086 ), .B1(\sine_gen.lut.n15220 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n2086 ), 
    .F1(\sine_gen.lut.n11999 ));
  sine_gen_lut_SLICE_341 \sine_gen.lut.SLICE_341 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n959 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n1736 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n959 ), 
    .F1(\sine_gen.lut.n15034 ));
  sine_gen_lut_SLICE_342 \sine_gen.lut.SLICE_342 ( .D1(\sine_gen.lut.n14839 ), 
    .C1(\sine_gen.lut.n11852 ), .B1(\sine_gen.address[7] ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.lut.n12272 ), 
    .C0(\sine_gen.lut.n15034 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n7612 ), .F0(\sine_gen.lut.n11852 ), 
    .F1(\sine_gen.lut.n15022 ));
  sine_gen_lut_SLICE_343 \sine_gen.lut.SLICE_343 ( .D1(\sine_gen.lut.n12148 ), 
    .C1(\sine_gen.lut.n15157 ), .A1(\sine_gen.address[6] ), 
    .D0(\sine_gen.lut.n1116 ), .C0(\sine_gen.lut.n15154 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n1119 ), 
    .F0(\sine_gen.lut.n15157 ), .F1(\sine_gen.lut.n11681 ));
  sine_gen_lut_SLICE_344 \sine_gen.lut.SLICE_344 ( .D1(\sine_gen.lut.n1112 ), 
    .C1(\sine_gen.lut.n1144 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1144 ), 
    .F1(\sine_gen.lut.n15154 ));
  sine_gen_lut_SLICE_345 \sine_gen.lut.SLICE_345 ( .D1(\sine_gen.lut.n841 ), 
    .C1(\sine_gen.lut.n15136 ), .B1(\sine_gen.address[7] ), 
    .A1(\sine_gen.lut.n12008 ), .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n12007 ), .B0(\sine_gen.address[7] ), 
    .A0(\sine_gen.lut.n997 ), .F0(\sine_gen.lut.n15136 ), 
    .F1(\sine_gen.lut.n11702 ));
  sine_gen_lut_SLICE_347 \sine_gen.lut.SLICE_347 ( .C1(\sine_gen.lut.n15133 ), 
    .B1(\sine_gen.lut.n14713 ), .A1(\sine_gen.address[6] ), 
    .D0(\sine_gen.address[5] ), .C0(\sine_gen.lut.n15130 ), 
    .B0(\sine_gen.lut.n1464 ), .A0(\sine_gen.lut.n2376 ), 
    .F0(\sine_gen.lut.n15133 ), .F1(\sine_gen.lut.n11715 ));
  sine_gen_lut_SLICE_348 \sine_gen.lut.SLICE_348 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n9322 ), .B1(\sine_gen.lut.n9323 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n9322 ), 
    .F1(\sine_gen.lut.n15130 ));
  sine_gen_lut_SLICE_349 \sine_gen.lut.SLICE_349 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n7620 ), .B1(\sine_gen.lut.n15106 ), 
    .A1(\sine_gen.lut.n2134 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n7620 ), 
    .F1(\sine_gen.lut.n15109 ));
  sine_gen_lut_SLICE_350 \sine_gen.lut.SLICE_350 ( .D1(\sine_gen.lut.n2131 ), 
    .C1(\sine_gen.lut.n2132 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2132 ), 
    .F1(\sine_gen.lut.n15106 ));
  sine_gen_lut_SLICE_351 \sine_gen.lut.SLICE_351 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n2260 ), .B1(\sine_gen.lut.n2261 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n2485 ), .A0(\sine_gen.lut.n4268 ), 
    .F0(\sine_gen.lut.n2260 ), .F1(\sine_gen.lut.n14578 ));
  sine_gen_lut_SLICE_352 \sine_gen.lut.SLICE_352 ( .D1(\sine_gen.lut.n14578 ), 
    .C1(\sine_gen.lut.n11820 ), .B1(\sine_gen.address[7] ), 
    .A1(\sine_gen.lut.n11817 ), .D0(\sine_gen.lut.n2154 ), 
    .C0(\sine_gen.lut.n15088 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n2153 ), .F0(\sine_gen.lut.n11820 ), 
    .F1(\sine_gen.lut.n14581 ));
  sine_gen_lut_SLICE_353 \sine_gen.lut.SLICE_353 ( .D1(\sine_gen.lut.n1683 ), 
    .C1(\sine_gen.lut.n14656 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.lut.n1779 ), 
    .C0(\sine_gen.address[5] ), .B0(\sine_gen.lut.n2098 ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n14656 ), 
    .F1(\sine_gen.lut.n14659 ));
  sine_gen_lut_SLICE_355 \sine_gen.lut.SLICE_355 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n491 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n7315 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n7315 ), 
    .F1(\sine_gen.lut.n15100 ));
  sine_gen_lut_SLICE_356 \sine_gen.lut.SLICE_356 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n15103 ), .A1(\sine_gen.lut.n15127 ), 
    .D0(\sine_gen.lut.n475 ), .C0(\sine_gen.lut.n15100 ), 
    .B0(\sine_gen.lut.n460 ), .A0(\sine_gen.address[5] ), 
    .F0(\sine_gen.lut.n15103 ), .F1(\sine_gen.lut.n11708 ));
  sine_gen_lut_SLICE_357 \sine_gen.lut.SLICE_357 ( .D1(\sine_gen.lut.n1535 ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n12120 ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n12120 ), 
    .F1(\sine_gen.lut.n15196 ));
  sine_gen_lut_SLICE_358 \sine_gen.lut.SLICE_358 ( .D1(\sine_gen.lut.n1538 ), 
    .C1(\sine_gen.lut.n1537 ), .B1(\sine_gen.lut.n15196 ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.lut.n5181 ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1537 ), 
    .F1(\sine_gen.lut.n11661 ));
  sine_gen_lut_SLICE_359 \sine_gen.lut.SLICE_359 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n4233 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n2152 ), .C0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n4233 ), 
    .F1(\sine_gen.lut.n15088 ));
  sine_gen_lut_SLICE_361 \sine_gen.lut.SLICE_361 ( .D1(\sine_gen.lut.n11890 ), 
    .C1(\sine_gen.lut.n14626 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n11891 ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.lut.n1083 ), .B0(\sine_gen.lut.n4233 ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n14626 ), 
    .F1(\sine_gen.lut.n14629 ));
  sine_gen_lut_SLICE_363 \sine_gen.lut.SLICE_363 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n11131 ), .B1(\sine_gen.lut.n2128 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n11131 ), 
    .F1(\sine_gen.lut.n15076 ));
  sine_gen_lut_SLICE_364 \sine_gen.lut.SLICE_364 ( .C1(\sine_gen.lut.n15079 ), 
    .B1(\sine_gen.address[6] ), .A1(\sine_gen.lut.n15109 ), 
    .D0(\sine_gen.lut.n2460 ), .C0(\sine_gen.lut.n15076 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n2129 ), 
    .F0(\sine_gen.lut.n15079 ), .F1(\sine_gen.lut.n11933 ));
  sine_gen_lut_SLICE_365 \sine_gen.lut.SLICE_365 ( .C1(\sine_gen.lut.n15073 ), 
    .B1(\sine_gen.address[6] ), .A1(\sine_gen.lut.n2269 ), 
    .D0(\sine_gen.lut.n2028 ), .C0(\sine_gen.lut.n15070 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n7315 ), 
    .F0(\sine_gen.lut.n15073 ), .F1(\sine_gen.lut.n11789 ));
  sine_gen_lut_SLICE_366 \sine_gen.lut.SLICE_366 ( .D1(\sine_gen.lut.n1321 ), 
    .C1(\sine_gen.lut.n2167 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n2167 ), .F1(\sine_gen.lut.n15070 ));
  sine_gen_lut_SLICE_367 \sine_gen.lut.SLICE_367 ( .D1(\sine_gen.lut.n11833 ), 
    .C1(\sine_gen.lut.n7751 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n7751 ), 
    .F1(\sine_gen.lut.n15040 ));
  sine_gen_lut_SLICE_368 \sine_gen.lut.SLICE_368 ( .D1(\sine_gen.lut.n15040 ), 
    .C1(\sine_gen.lut.n9325 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n9326 ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n9325 ), 
    .F1(\sine_gen.lut.n11849 ));
  sine_gen_lut_SLICE_369 \sine_gen.lut.SLICE_369 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1781 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n1460 ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n1781 ), 
    .F1(\sine_gen.lut.n15184 ));
  sine_gen_lut_SLICE_370 \sine_gen.lut.SLICE_370 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1782 ), .B1(\sine_gen.lut.n15184 ), 
    .A1(\sine_gen.lut.n12264 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n1782 ), 
    .F1(\sine_gen.lut.n11672 ));
  sine_gen_lut_SLICE_371 \sine_gen.lut.SLICE_371 ( .D1(\sine_gen.lut.n12230 ), 
    .C1(\sine_gen.lut.n11980 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n11980 ), .F1(\sine_gen.lut.n11982 ));
  sine_gen_lut_SLICE_372 \sine_gen.lut.SLICE_372 ( .D1(\sine_gen.lut.n11982 ), 
    .C1(\sine_gen.address[4] ), .B1(\sine_gen.lut.n7618 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n7618 ), 
    .F1(\sine_gen.lut.n7675 ));
  sine_gen_lut_SLICE_373 \sine_gen.lut.SLICE_373 ( .D1(\sine_gen.lut.n12154 ), 
    .C1(\sine_gen.lut.n15178 ), .B1(\sine_gen.lut.n1695 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n1091 ), .B0(\sine_gen.address[4] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n15178 ), 
    .F1(\sine_gen.lut.n11675 ));
  sine_gen_lut_SLICE_375 \sine_gen.lut.SLICE_375 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1784 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n1665 ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1784 ), 
    .F1(\sine_gen.lut.n14650 ));
  sine_gen_lut_SLICE_376 \sine_gen.lut.SLICE_376 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n14653 ), .B1(\sine_gen.lut.n11672 ), 
    .A1(\sine_gen.lut.n15010 ), .D0(\sine_gen.lut.n11882 ), 
    .C0(\sine_gen.lut.n14650 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n11881 ), .F0(\sine_gen.lut.n14653 ), 
    .F1(\sine_gen.lut.n11747 ));
  sine_gen_lut_SLICE_377 \sine_gen.lut.SLICE_377 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11960 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.lut.n14923 ), .C0(\sine_gen.lut.n2385 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n1497 ), 
    .F0(\sine_gen.lut.n11960 ), .F1(\sine_gen.lut.n15172 ));
  sine_gen_lut_SLICE_378 \sine_gen.lut.SLICE_378 ( .D1(\sine_gen.lut.n15172 ), 
    .C1(\sine_gen.lut.n14917 ), .B1(\sine_gen.lut.n11957 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n14914 ), .B0(\sine_gen.lut.n12278 ), 
    .A0(\sine_gen.lut.n1423 ), .F0(\sine_gen.lut.n14917 ), 
    .F1(\sine_gen.lut.n11678 ));
  sine_gen_lut_SLICE_379 \sine_gen.lut.SLICE_379 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n890 ), .B1(\sine_gen.lut.n991 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.lut.n7598 ), 
    .C0(\sine_gen.address[4] ), .B0(\sine_gen.lut.n1091 ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n991 ), 
    .F1(\sine_gen.lut.n11624 ));
  sine_gen_lut_SLICE_381 \sine_gen.lut.SLICE_381 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n842 ), .B1(\sine_gen.lut.n12002 ), 
    .A1(\sine_gen.address[7] ), .C0(\sine_gen.lut.n841 ), 
    .B0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n842 ), 
    .F1(\sine_gen.lut.n14632 ));
  sine_gen_lut_SLICE_382 \sine_gen.lut.SLICE_382 ( .D1(\sine_gen.lut.n900 ), 
    .C1(\sine_gen.lut.n12004 ), .B1(\sine_gen.lut.n14632 ), 
    .A1(\sine_gen.address[8] ), .D0(\sine_gen.lut.n890 ), 
    .C0(\sine_gen.address[4] ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n12004 ), 
    .F1(\sine_gen.lut.n14635 ));
  sine_gen_lut_SLICE_383 \sine_gen.lut.SLICE_383 ( .D1(\sine_gen.lut.n2378 ), 
    .C1(\sine_gen.lut.n2097 ), .B1(\sine_gen.lut.n14986 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n2097 ), 
    .F1(\sine_gen.lut.n11995 ));
  sine_gen_lut_SLICE_384 \sine_gen.lut.SLICE_384 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n12086 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n2095 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n12086 ), 
    .F1(\sine_gen.lut.n14986 ));
  sine_gen_lut_SLICE_385 \sine_gen.lut.SLICE_385 ( .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n11653 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n11654 ), .F0(\sine_gen.lut.n15166 ));
  sine_gen_lut_SLICE_386 \sine_gen.lut.SLICE_386 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n11684 ), .B1(\sine_gen.lut.n14683 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.lut.n15166 ), 
    .C0(\sine_gen.lut.n7666 ), .B0(\sine_gen.lut.n1188 ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n11684 ), 
    .F1(\sine_gen.lut.n14752 ));
  sine_gen_lut_SLICE_387 \sine_gen.lut.SLICE_387 ( .D1(\sine_gen.lut.n1179 ), 
    .C1(\sine_gen.lut.n7756 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.lut.n1736 ), 
    .C0(\sine_gen.address[4] ), .B0(\sine_gen.lut.n7699 ), 
    .F0(\sine_gen.lut.n7756 ), .F1(\sine_gen.lut.n15160 ));
  sine_gen_lut_SLICE_388 \sine_gen.lut.SLICE_388 ( .D1(\sine_gen.lut.n15160 ), 
    .C1(\sine_gen.lut.n11648 ), .B1(\sine_gen.lut.n11647 ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.lut.n1098 ), 
    .A0(\sine_gen.lut.n698 ), .F0(\sine_gen.lut.n11648 ), 
    .F1(\sine_gen.lut.n11687 ));
  sine_gen_lut_SLICE_389 \sine_gen.lut.SLICE_389 ( .D1(\sine_gen.lut.n1467 ), 
    .C1(\sine_gen.lut.n14710 ), .B1(\sine_gen.lut.n2378 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1467 ), 
    .F1(\sine_gen.lut.n14713 ));
  sine_gen_lut_SLICE_390 \sine_gen.lut.SLICE_390 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n11866 ), .B1(\sine_gen.lut.n11867 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n11866 ), 
    .F1(\sine_gen.lut.n14710 ));
  sine_gen_lut_SLICE_392 \sine_gen.lut.SLICE_392 ( .D1(\sine_gen.lut.n14974 ), 
    .C1(\sine_gen.lut.n11830 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n7649 ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n11830 ), 
    .F1(\sine_gen.lut.n11986 ));
  sine_gen_lut_SLICE_393 \sine_gen.lut.SLICE_393 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n173 ), .B1(\sine_gen.lut.n1297 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n173 ), 
    .F1(\sine_gen.lut.n15148 ));
  sine_gen_lut_SLICE_394 \sine_gen.lut.SLICE_394 ( .D1(\sine_gen.lut.n142 ), 
    .C1(\sine_gen.lut.n157 ), .B1(\sine_gen.lut.n15148 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n157 ), 
    .F1(\sine_gen.lut.n15151 ));
  sine_gen_lut_SLICE_395 \sine_gen.lut.SLICE_395 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n7598 ), .B1(\sine_gen.lut.n1093 ), 
    .A1(\sine_gen.address[3] ), .C0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n7598 ), 
    .F1(\sine_gen.lut.n11632 ));
  sine_gen_lut_SLICE_396 \sine_gen.lut.SLICE_396 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1093 ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1093 ), .F1(\sine_gen.lut.n1179 ));
  sine_gen_lut_SLICE_397 \sine_gen.lut.SLICE_397 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1866 ), .B1(\sine_gen.lut.n1867 ), 
    .D0(\sine_gen.lut.n1801 ), .C0(\sine_gen.address[4] ), 
    .B0(\sine_gen.lut.n501 ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1866 ), .F1(\sine_gen.lut.n11603 ));
  sine_gen_lut_SLICE_399 \sine_gen.lut.SLICE_399 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.lut.n1308 ), .B1(\sine_gen.lut.n501 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1308 ), 
    .F1(\sine_gen.lut.n1517 ));
  sine_gen_lut_SLICE_401 \sine_gen.lut.SLICE_401 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n2426 ), .B1(\sine_gen.lut.n1809 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n2426 ), 
    .F1(\sine_gen.lut.n14620 ));
  sine_gen_lut_SLICE_402 \sine_gen.lut.SLICE_402 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n14623 ), .B1(\sine_gen.lut.n11600 ), 
    .A1(\sine_gen.lut.n14938 ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n14620 ), .B0(\sine_gen.lut.n2428 ), 
    .A0(\sine_gen.lut.n1811 ), .F0(\sine_gen.lut.n14623 ), 
    .F1(\sine_gen.lut.n11759 ));
  sine_gen_lut_SLICE_403 \sine_gen.lut.SLICE_403 ( .D1(\sine_gen.lut.n1430 ), 
    .C1(\sine_gen.lut.n1337 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1337 ), 
    .F1(\sine_gen.lut.n14884 ));
  sine_gen_lut_SLICE_405 \sine_gen.lut.SLICE_405 ( .D1(\sine_gen.lut.n251 ), 
    .C1(\sine_gen.lut.n236 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n236 ), 
    .F1(\sine_gen.lut.n15142 ));
  sine_gen_lut_SLICE_406 \sine_gen.lut.SLICE_406 ( .C1(\sine_gen.lut.n15145 ), 
    .B1(\sine_gen.address[6] ), .A1(\sine_gen.lut.n15151 ), 
    .D0(\sine_gen.address[5] ), .C0(\sine_gen.lut.n15142 ), 
    .B0(\sine_gen.lut.n5209 ), .A0(\sine_gen.lut.n7315 ), 
    .F0(\sine_gen.lut.n15145 ), .F1(\sine_gen.lut.n11696 ));
  sine_gen_lut_SLICE_407 \sine_gen.lut.SLICE_407 ( .D1(\sine_gen.lut.n2376 ), 
    .C1(\sine_gen.lut.n2410 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n2410 ), 
    .F1(\sine_gen.lut.n14866 ));
  sine_gen_lut_SLICE_408 \sine_gen.lut.SLICE_408 ( .D1(\sine_gen.lut.n12066 ), 
    .C1(\sine_gen.lut.n12268 ), .B1(\sine_gen.lut.n14866 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n12268 ), 
    .F1(\sine_gen.lut.n14869 ));
  sine_gen_lut_SLICE_409 \sine_gen.lut.SLICE_409 ( .D1(\sine_gen.lut.n1478 ), 
    .C1(\sine_gen.lut.n1396 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1396 ), 
    .F1(\sine_gen.lut.n14848 ));
  sine_gen_lut_SLICE_410 \sine_gen.lut.SLICE_410 ( .D1(\sine_gen.lut.n11870 ), 
    .C1(\sine_gen.lut.n11869 ), .B1(\sine_gen.lut.n14848 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n11869 ), 
    .F1(\sine_gen.lut.n14851 ));
  sine_gen_lut_SLICE_411 \sine_gen.lut.SLICE_411 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n12114 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n12116 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n12114 ), 
    .F1(\sine_gen.lut.n15124 ));
  sine_gen_lut_SLICE_412 \sine_gen.lut.SLICE_412 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n5211 ), .B1(\sine_gen.lut.n15124 ), 
    .A1(\sine_gen.lut.n12030 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n5211 ), 
    .F1(\sine_gen.lut.n15127 ));
  sine_gen_lut_SLICE_413 \sine_gen.lut.SLICE_413 ( .D1(\sine_gen.lut.n14836 ), 
    .C1(\sine_gen.lut.n1741 ), .B1(\sine_gen.address[2] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1741 ), 
    .F1(\sine_gen.lut.n14839 ));
  sine_gen_lut_SLICE_414 \sine_gen.lut.SLICE_414 ( .D1(\sine_gen.lut.n3925 ), 
    .C1(\sine_gen.lut.n1739 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n1739 ), 
    .F1(\sine_gen.lut.n14836 ));
  sine_gen_lut_SLICE_415 \sine_gen.lut.SLICE_415 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n11884 ), .B1(\sine_gen.lut.n11885 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n11884 ), 
    .F1(\sine_gen.lut.n14644 ));
  sine_gen_lut_SLICE_416 \sine_gen.lut.SLICE_416 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n11888 ), .B1(\sine_gen.lut.n14644 ), 
    .A1(\sine_gen.lut.n12160 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n11888 ), 
    .F1(\sine_gen.lut.n14647 ));
  sine_gen_lut_SLICE_417 \sine_gen.lut.SLICE_417 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1664 ), .B1(\sine_gen.lut.n1727 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1664 ), 
    .F1(\sine_gen.lut.n14608 ));
  sine_gen_lut_SLICE_418 \sine_gen.lut.SLICE_418 ( .D1(\sine_gen.lut.n11594 ), 
    .C1(\sine_gen.lut.n14611 ), .B1(\sine_gen.lut.n14758 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.lut.n1818 ), 
    .C0(\sine_gen.lut.n14608 ), .B0(\sine_gen.lut.n2432 ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n14611 ), 
    .F1(\sine_gen.lut.n14761 ));
  sine_gen_lut_SLICE_419 \sine_gen.lut.SLICE_419 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n747 ), .B1(\sine_gen.lut.n12112 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n747 ), 
    .F1(\sine_gen.lut.n15118 ));
  sine_gen_lut_SLICE_420 \sine_gen.lut.SLICE_420 ( .C1(\sine_gen.lut.n15121 ), 
    .B1(\sine_gen.address[6] ), .A1(\sine_gen.lut.n14599 ), 
    .D0(\sine_gen.lut.n731 ), .C0(\sine_gen.lut.n716 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n15118 ), 
    .F0(\sine_gen.lut.n15121 ), .F1(\sine_gen.lut.n11720 ));
  sine_gen_lut_SLICE_421 \sine_gen.lut.SLICE_421 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n7639 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[5] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.lut.n698 ), .A0(\sine_gen.lut.n2028 ), 
    .F0(\sine_gen.lut.n7639 ), .F1(\sine_gen.lut.n4190 ));
  sine_gen_lut_SLICE_423 \sine_gen.lut.SLICE_423 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1659 ), .B1(\sine_gen.lut.n1380 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1659 ), 
    .F1(\sine_gen.lut.n14776 ));
  sine_gen_lut_SLICE_424 \sine_gen.lut.SLICE_424 ( .D1(\sine_gen.lut.n1763 ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n14776 ), 
    .A1(\sine_gen.lut.n1469 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1469 ), 
    .F1(\sine_gen.lut.n14779 ));
  sine_gen_lut_SLICE_425 \sine_gen.lut.SLICE_425 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n5180 ), .B1(\sine_gen.lut.n1523 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n5180 ), 
    .F1(\sine_gen.lut.n15112 ));
  sine_gen_lut_SLICE_427 \sine_gen.lut.SLICE_427 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n1512 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n7701 ), .D0(\sine_gen.lut.n7598 ), 
    .C0(\sine_gen.address[4] ), .B0(\sine_gen.lut.n698 ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1512 ), 
    .F1(\sine_gen.lut.n14734 ));
  sine_gen_lut_SLICE_429 \sine_gen.lut.SLICE_429 ( .D1(\sine_gen.lut.n1338 ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n14590 ), 
    .A1(\sine_gen.lut.n1333 ), .D0(\sine_gen.lut.n1337 ), 
    .C0(\sine_gen.lut.n2139 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n14590 ), 
    .F1(\sine_gen.lut.n14593 ));
  sine_gen_lut_SLICE_431 \sine_gen.lut.SLICE_431 ( .D1(\sine_gen.lut.n1095 ), 
    .C1(\sine_gen.lut.n2028 ), .B1(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2028 ), 
    .F1(\sine_gen.lut.n2332 ));
  sine_gen_lut_SLICE_432 \sine_gen.lut.SLICE_432 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n1091 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n2028 ), .D0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1091 ), .F1(\sine_gen.lut.n11626 ));
  sine_gen_lut_SLICE_433 \sine_gen.lut.SLICE_433 ( .D1(\sine_gen.lut.n698 ), 
    .C1(\sine_gen.lut.n1098 ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[4] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1098 ), .F1(\sine_gen.lut.n11644 ));
  sine_gen_lut_SLICE_435 \sine_gen.lut.SLICE_435 ( .D1(\sine_gen.lut.n4237 ), 
    .C1(\sine_gen.lut.n961 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n961 ), 
    .F1(\sine_gen.lut.n11992 ));
  sine_gen_lut_SLICE_437 \sine_gen.lut.SLICE_437 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n2149 ), 
    .A1(\sine_gen.lut.n1818 ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n2149 ), 
    .F1(\sine_gen.lut.n15094 ));
  sine_gen_lut_SLICE_438 \sine_gen.lut.SLICE_438 ( .D1(\sine_gen.lut.n2150 ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n15094 ), 
    .A1(\sine_gen.lut.n12056 ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n2150 ), 
    .F1(\sine_gen.lut.n11817 ));
  sine_gen_lut_SLICE_439 \sine_gen.lut.SLICE_439 ( .D1(\sine_gen.lut.n1963 ), 
    .C1(\sine_gen.lut.n2082 ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2082 ), 
    .F1(\sine_gen.lut.n2177 ));
  sine_gen_lut_SLICE_441 \sine_gen.lut.SLICE_441 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11804 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n11803 ), .F0(\sine_gen.lut.n15064 ));
  sine_gen_lut_SLICE_443 \sine_gen.lut.SLICE_443 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11588 ), .B1(\sine_gen.lut.n11587 ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n4262 ), .A0(\sine_gen.lut.n2177 ), 
    .F0(\sine_gen.lut.n11588 ), .F1(\sine_gen.lut.n15058 ));
  sine_gen_lut_SLICE_445 \sine_gen.lut.SLICE_445 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1754 ), .B1(\sine_gen.lut.n1665 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1754 ), 
    .F1(\sine_gen.lut.n15052 ));
  sine_gen_lut_SLICE_446 \sine_gen.lut.SLICE_446 ( .C1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.lut.n15052 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n11843 ), 
    .F1(\sine_gen.lut.n1669 ));
  sine_gen_lut_SLICE_447 \sine_gen.lut.SLICE_447 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n12270 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n1749 ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n12270 ), 
    .F1(\sine_gen.lut.n15046 ));
  sine_gen_lut_SLICE_448 \sine_gen.lut.SLICE_448 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11846 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.lut.n11845 ), .D0(\sine_gen.lut.n11876 ), 
    .C0(\sine_gen.lut.n15046 ), .B0(\sine_gen.lut.n11875 ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n11846 ), 
    .F1(\sine_gen.lut.n14728 ));
  sine_gen_lut_SLICE_449 \sine_gen.lut.SLICE_449 ( .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n11838 ), .B0(\sine_gen.lut.n11865 ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n15028 ));
  sine_gen_lut_SLICE_450 \sine_gen.lut.SLICE_450 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n11742 ), .B1(\sine_gen.address[7] ), 
    .A1(\sine_gen.lut.n11715 ), .D0(\sine_gen.lut.n10453 ), 
    .C0(\sine_gen.lut.n1530 ), .B0(\sine_gen.lut.n15028 ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n11742 ), 
    .F1(\sine_gen.lut.n14698 ));
  sine_gen_lut_SLICE_452 \sine_gen.lut.SLICE_452 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n14833 ), .B1(\sine_gen.lut.n15022 ), 
    .A1(\sine_gen.lut.n11849 ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n14830 ), .B0(\sine_gen.lut.n11873 ), 
    .A0(\sine_gen.lut.n11872 ), .F0(\sine_gen.lut.n14833 ), 
    .F1(\sine_gen.lut.n11744 ));
  sine_gen_lut_SLICE_453 \sine_gen.lut.SLICE_453 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n12010 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.lut.n1005 ), .D0(\sine_gen.lut.n4233 ), 
    .C0(\sine_gen.lut.n501 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n12010 ), 
    .F1(\sine_gen.lut.n14638 ));
  sine_gen_lut_SLICE_454 \sine_gen.lut.SLICE_454 ( .D1(\sine_gen.lut.n14638 ), 
    .C1(\sine_gen.lut.n11614 ), .B1(\sine_gen.lut.n11615 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.lut.n62 ), 
    .C0(\sine_gen.lut.n959 ), .B0(\sine_gen.address[4] ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n11614 ), 
    .F1(\sine_gen.lut.n14641 ));
  sine_gen_lut_SLICE_455 \sine_gen.lut.SLICE_455 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n1096 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1096 ), .F1(\sine_gen.lut.n11647 ));
  sine_gen_lut_SLICE_457 \sine_gen.lut.SLICE_457 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n14821 ), .B1(\sine_gen.lut.n14779 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.lut.n1760 ), 
    .C0(\sine_gen.lut.n14818 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n1660 ), .F0(\sine_gen.lut.n14821 ), 
    .F1(\sine_gen.lut.n15016 ));
  sine_gen_lut_SLICE_458 \sine_gen.lut.SLICE_458 ( .D1(\sine_gen.lut.n15016 ), 
    .C1(\sine_gen.lut.n14773 ), .B1(\sine_gen.lut.n14869 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.lut.n1683 ), 
    .C0(\sine_gen.lut.n14770 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n1770 ), .F0(\sine_gen.lut.n14773 ), 
    .F1(\sine_gen.lut.n11855 ));
  sine_gen_lut_SLICE_459 \sine_gen.lut.SLICE_459 ( .D0(\sine_gen.lut.n14659 ), 
    .C0(\sine_gen.address[6] ), .B0(\sine_gen.address[7] ), 
    .A0(\sine_gen.lut.n11675 ), .F0(\sine_gen.lut.n15010 ));
  sine_gen_lut_SLICE_461 \sine_gen.lut.SLICE_461 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n7760 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.lut.n1166 ), .D0(\sine_gen.lut.n1091 ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.lut.n7616 ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n7760 ), 
    .F1(\sine_gen.lut.n15004 ));
  sine_gen_lut_SLICE_462 \sine_gen.lut.SLICE_462 ( .D1(\sine_gen.lut.n11642 ), 
    .C1(\sine_gen.address[6] ), .B1(\sine_gen.lut.n11641 ), 
    .A1(\sine_gen.lut.n15004 ), .D0(\sine_gen.lut.n7616 ), 
    .C0(\sine_gen.address[4] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.lut.n2028 ), .F0(\sine_gen.lut.n11641 ), 
    .F1(\sine_gen.lut.n11861 ));
  sine_gen_lut_SLICE_463 \sine_gen.lut.SLICE_463 ( .D0(\sine_gen.address[7] ), 
    .C0(\sine_gen.lut.n11993 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n11992 ), .F0(\sine_gen.lut.n14998 ));
  sine_gen_lut_SLICE_464 \sine_gen.lut.SLICE_464 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n14983 ), .B1(\sine_gen.lut.n14998 ), 
    .A1(\sine_gen.lut.n11990 ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n14980 ), .B0(\sine_gen.lut.n1297 ), 
    .A0(\sine_gen.lut.n12033 ), .F0(\sine_gen.lut.n14983 ), 
    .F1(\sine_gen.lut.n11750 ));
  sine_gen_lut_SLICE_465 \sine_gen.lut.SLICE_465 ( .D0(\sine_gen.address[7] ), 
    .C0(\sine_gen.lut.n11753 ), .B0(\sine_gen.address[8] ), 
    .A0(\sine_gen.lut.n11752 ), .F0(\sine_gen.lut.n14992 ));
  sine_gen_lut_SLICE_468 \sine_gen.lut.SLICE_468 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n698 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n698 ), .F1(\sine_gen.lut.n14980 ));
  sine_gen_lut_SLICE_469 \sine_gen.lut.SLICE_469 ( .D1(\sine_gen.lut.n12034 ), 
    .C1(\sine_gen.lut.n2038 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2038 ), .F1(\sine_gen.lut.n14968 ));
  sine_gen_lut_SLICE_470 \sine_gen.lut.SLICE_470 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11983 ), .B1(\sine_gen.lut.n11984 ), 
    .A1(\sine_gen.lut.n14746 ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n14968 ), .B0(\sine_gen.lut.n1415 ), 
    .A0(\sine_gen.lut.n1314 ), .F0(\sine_gen.lut.n11983 ), 
    .F1(\sine_gen.lut.n11749 ));
  sine_gen_lut_SLICE_471 \sine_gen.lut.SLICE_471 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n1013 ), .B1(\sine_gen.lut.n2319 ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.lut.n1083 ), 
    .C0(\sine_gen.address[4] ), .B0(\sine_gen.lut.n2028 ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n1013 ), 
    .F1(\sine_gen.lut.n14956 ));
  sine_gen_lut_SLICE_472 \sine_gen.lut.SLICE_472 ( .D0(\sine_gen.address[7] ), 
    .C0(\sine_gen.lut.n11623 ), .B0(\sine_gen.lut.n11624 ), 
    .A0(\sine_gen.lut.n14956 ), .F0(\sine_gen.lut.n14959 ));
  sine_gen_lut_SLICE_474 \sine_gen.lut.SLICE_474 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n14863 ), .B1(\sine_gen.lut.n11861 ), 
    .A1(\sine_gen.lut.n14950 ), .D0(\sine_gen.lut.n1171 ), 
    .C0(\sine_gen.lut.n2332 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n14860 ), .F0(\sine_gen.lut.n14863 ), 
    .F1(\sine_gen.lut.n14953 ));
  sine_gen_lut_SLICE_475 \sine_gen.lut.SLICE_475 ( .D1(\sine_gen.lut.n1153 ), 
    .C1(\sine_gen.lut.n12284 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[3] ), .A0(\sine_gen.lut.n1090 ), 
    .F0(\sine_gen.lut.n12284 ), .F1(\sine_gen.lut.n14944 ));
  sine_gen_lut_SLICE_477 \sine_gen.lut.SLICE_477 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.address[7] ), .B1(\sine_gen.lut.n841 ), 
    .D0(\sine_gen.address[6] ), .C0(\sine_gen.lut.n11603 ), 
    .B0(\sine_gen.address[7] ), .A0(\sine_gen.lut.n11602 ), 
    .F0(\sine_gen.lut.n14938 ), .F1(\sine_gen.lut.n843 ));
  sine_gen_lut_SLICE_480 \sine_gen.lut.SLICE_480 ( .D0(\sine_gen.lut.n11633 ), 
    .C0(\sine_gen.lut.n11632 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n14932 ), .F0(\sine_gen.lut.n14935 ));
  sine_gen_lut_SLICE_481 \sine_gen.lut.SLICE_481 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n2415 ), .B1(\sine_gen.lut.n1774 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2415 ), .F1(\sine_gen.lut.n14926 ));
  sine_gen_lut_SLICE_482 \sine_gen.lut.SLICE_482 ( .D0(\sine_gen.lut.n1446 ), 
    .C0(\sine_gen.lut.n14926 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n1644 ), .F0(\sine_gen.lut.n11762 ));
  sine_gen_lut_SLICE_483 \sine_gen.lut.SLICE_483 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.address[5] ), .B1(\sine_gen.lut.n11833 ), 
    .A1(\sine_gen.lut.n11834 ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n11833 ), 
    .F1(\sine_gen.lut.n14914 ));
  sine_gen_lut_SLICE_485 \sine_gen.lut.SLICE_485 ( .D1(\sine_gen.lut.n11906 ), 
    .C1(\sine_gen.lut.n11905 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n11905 ), 
    .F1(\sine_gen.lut.n14908 ));
  sine_gen_lut_SLICE_486 \sine_gen.lut.SLICE_486 ( .D1(\sine_gen.lut.n14908 ), 
    .C1(\sine_gen.lut.n2116 ), .B1(\sine_gen.lut.n2025 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2116 ), 
    .F1(\sine_gen.lut.n14911 ));
  sine_gen_lut_SLICE_488 \sine_gen.lut.SLICE_488 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n4872 ), .B1(\sine_gen.address[2] ), 
    .A1(\sine_gen.lut.n1469 ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n4872 ), .F1(\sine_gen.lut.n1535 ));
  sine_gen_lut_SLICE_489 \sine_gen.lut.SLICE_489 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2124 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n1986 ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2124 ), 
    .F1(\sine_gen.lut.n14902 ));
  sine_gen_lut_SLICE_490 \sine_gen.lut.SLICE_490 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11938 ), .B1(\sine_gen.lut.n11939 ), 
    .A1(\sine_gen.lut.n14602 ), .D0(\sine_gen.lut.n12164 ), 
    .C0(\sine_gen.lut.n14902 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n11909 ), .F0(\sine_gen.lut.n11938 ), 
    .F1(\sine_gen.lut.n14605 ));
  sine_gen_lut_SLICE_491 \sine_gen.lut.SLICE_491 ( .D0(\sine_gen.lut.n14797 ), 
    .C0(\sine_gen.lut.n11801 ), .B0(\sine_gen.address[8] ), 
    .A0(\sine_gen.address[7] ), .F0(\sine_gen.lut.n14896 ));
  sine_gen_lut_SLICE_492 \sine_gen.lut.SLICE_492 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n14791 ), .B1(\sine_gen.lut.n14896 ), 
    .A1(\sine_gen.lut.n11789 ), .D0(\sine_gen.lut.n2238 ), 
    .C0(\sine_gen.lut.n10657 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n14788 ), .F0(\sine_gen.lut.n14791 ), 
    .F1(\sine_gen.lut.n14899 ));
  sine_gen_lut_SLICE_494 \sine_gen.lut.SLICE_494 ( .D1(\sine_gen.lut.n7319 ), 
    .C1(\sine_gen.lut.n7616 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.lut.n959 ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[4] ), 
    .F0(\sine_gen.lut.n2328 ), .F1(\sine_gen.lut.n984 ));
  sine_gen_lut_SLICE_495 \sine_gen.lut.SLICE_495 ( .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n11810 ), .B0(\sine_gen.lut.n11809 ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n14890 ));
  sine_gen_lut_SLICE_496 \sine_gen.lut.SLICE_496 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n11813 ), .B1(\sine_gen.lut.n11812 ), 
    .A1(\sine_gen.lut.n14890 ), .D0(\sine_gen.lut.n2050 ), 
    .C0(\sine_gen.lut.n501 ), .B0(\sine_gen.lut.n4233 ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n11813 ), 
    .F1(\sine_gen.lut.n14893 ));
  sine_gen_lut_SLICE_497 \sine_gen.lut.SLICE_497 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2145 ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.lut.n698 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2145 ), 
    .F1(\sine_gen.lut.n2218 ));
  sine_gen_lut_SLICE_499 \sine_gen.lut.SLICE_499 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1451 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n1684 ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1451 ), 
    .F1(\sine_gen.lut.n14872 ));
  sine_gen_lut_SLICE_500 \sine_gen.lut.SLICE_500 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11765 ), .B1(\sine_gen.lut.n11764 ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[5] ), .B0(\sine_gen.lut.n14872 ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n11765 ), 
    .F1(\sine_gen.lut.n14842 ));
  sine_gen_lut_SLICE_504 \sine_gen.lut.SLICE_504 ( .D1(\sine_gen.address[0] ), 
    .C1(\sine_gen.lut.n7319 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n7319 ), 
    .F1(\sine_gen.lut.n1152 ));
  sine_gen_lut_SLICE_505 \sine_gen.lut.SLICE_505 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n1328 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.lut.n1427 ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1328 ), .F1(\sine_gen.lut.n1507 ));
  sine_gen_lut_SLICE_506 \sine_gen.lut.SLICE_506 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.address[1] ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[2] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1427 ), 
    .F1(\sine_gen.lut.n1017 ));
  sine_gen_lut_SLICE_509 \sine_gen.lut.SLICE_509 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1746 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n1644 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1746 ), 
    .F1(\sine_gen.lut.n14830 ));
  sine_gen_lut_SLICE_511 \sine_gen.lut.SLICE_511 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1660 ), .B1(\sine_gen.lut.n1659 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1660 ), 
    .F1(\sine_gen.lut.n14824 ));
  sine_gen_lut_SLICE_512 \sine_gen.lut.SLICE_512 ( .D1(\sine_gen.lut.n1664 ), 
    .C1(\sine_gen.lut.n1753 ), .B1(\sine_gen.lut.n14824 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1753 ), 
    .F1(\sine_gen.lut.n11845 ));
  sine_gen_lut_SLICE_513 \sine_gen.lut.SLICE_513 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1759 ), .B1(\sine_gen.lut.n12062 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1759 ), 
    .F1(\sine_gen.lut.n14818 ));
  sine_gen_lut_SLICE_515 \sine_gen.lut.SLICE_515 ( .D0(\sine_gen.lut.n11130 ), 
    .C0(\sine_gen.lut.n1519 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n14812 ));
  sine_gen_lut_SLICE_516 \sine_gen.lut.SLICE_516 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n1522 ), .B0(\sine_gen.lut.n1521 ), 
    .A0(\sine_gen.lut.n14812 ), .F0(\sine_gen.lut.n14815 ));
  sine_gen_lut_SLICE_519 \sine_gen.lut.SLICE_519 ( .D0(\sine_gen.lut.n1516 ), 
    .C0(\sine_gen.lut.n1515 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n14806 ));
  sine_gen_lut_SLICE_520 \sine_gen.lut.SLICE_520 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n1518 ), .B0(\sine_gen.lut.n1517 ), 
    .A0(\sine_gen.lut.n14806 ), .F0(\sine_gen.lut.n14809 ));
  sine_gen_lut_SLICE_523 \sine_gen.lut.SLICE_523 ( .D1(\sine_gen.lut.n4237 ), 
    .C1(\sine_gen.lut.n13 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n13 ), 
    .F1(\sine_gen.lut.n1003 ));
  sine_gen_lut_SLICE_524 \sine_gen.lut.SLICE_524 ( .D1(\sine_gen.lut.n1003 ), 
    .C1(\sine_gen.lut.n5181 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[6] ), .C0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n5181 ), 
    .F1(\sine_gen.lut.n11971 ));
  sine_gen_lut_SLICE_525 \sine_gen.lut.SLICE_525 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n1062 ), .B1(\sine_gen.address[6] ), 
    .A1(\sine_gen.lut.n7697 ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[3] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1062 ), .F1(\sine_gen.lut.n11972 ));
  sine_gen_lut_SLICE_526 \sine_gen.lut.SLICE_526 ( .C1(\sine_gen.lut.n7697 ), 
    .B1(\sine_gen.lut.n7659 ), .A1(\sine_gen.address[6] ), 
    .D0(\sine_gen.lut.n1091 ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[4] ), .A0(\sine_gen.address[5] ), 
    .F0(\sine_gen.lut.n7697 ), .F1(\sine_gen.lut.n900 ));
  sine_gen_lut_SLICE_528 \sine_gen.lut.SLICE_528 ( .D1(\sine_gen.lut.n14800 ), 
    .C1(\sine_gen.lut.n11950 ), .B1(\sine_gen.lut.n11951 ), 
    .A1(\sine_gen.address[7] ), .D0(\sine_gen.lut.n2191 ), 
    .C0(\sine_gen.lut.n7671 ), .A0(\sine_gen.address[5] ), 
    .F0(\sine_gen.lut.n11950 ), .F1(\sine_gen.lut.n11839 ));
  sine_gen_lut_SLICE_529 \sine_gen.lut.SLICE_529 ( .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n11825 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n11824 ), .F0(\sine_gen.lut.n14794 ));
  sine_gen_lut_SLICE_530 \sine_gen.lut.SLICE_530 ( .D0(\sine_gen.lut.n14794 ), 
    .C0(\sine_gen.lut.n2231 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n2492 ), .F0(\sine_gen.lut.n14797 ));
  sine_gen_lut_SLICE_533 \sine_gen.lut.SLICE_533 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n2237 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n1867 ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n2237 ), 
    .F1(\sine_gen.lut.n14788 ));
  sine_gen_lut_SLICE_535 \sine_gen.lut.SLICE_535 ( .D0(\sine_gen.address[7] ), 
    .C0(\sine_gen.lut.n11708 ), .B0(\sine_gen.address[8] ), 
    .A0(\sine_gen.lut.n14707 ), .F0(\sine_gen.lut.n14782 ));
  sine_gen_lut_SLICE_536 \sine_gen.lut.SLICE_536 ( .D1(\sine_gen.address[8] ), 
    .C1(\sine_gen.lut.n14695 ), .B1(\sine_gen.lut.n14782 ), 
    .A1(\sine_gen.lut.n11696 ), .D0(\sine_gen.lut.n14692 ), 
    .C0(\sine_gen.lut.n11635 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n11636 ), .F0(\sine_gen.lut.n14695 ), 
    .F1(\sine_gen.lut.n14785 ));
  sine_gen_lut_SLICE_537 \sine_gen.lut.SLICE_537 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n11878 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n11879 ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n11878 ), 
    .F1(\sine_gen.lut.n14770 ));
  sine_gen_lut_SLICE_539 \sine_gen.lut.SLICE_539 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n684 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.lut.n699 ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n684 ), 
    .F1(\sine_gen.lut.n14596 ));
  sine_gen_lut_SLICE_540 \sine_gen.lut.SLICE_540 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n668 ), .B1(\sine_gen.lut.n14596 ), 
    .A1(\sine_gen.lut.n5213 ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n668 ), 
    .F1(\sine_gen.lut.n14599 ));
  sine_gen_lut_SLICE_545 \sine_gen.lut.SLICE_545 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11987 ), .B1(\sine_gen.lut.n11986 ), 
    .A1(\sine_gen.address[6] ), .C0(\sine_gen.lut.n7667 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n1489 ), 
    .F0(\sine_gen.lut.n11987 ), .F1(\sine_gen.lut.n14746 ));
  sine_gen_lut_SLICE_548 \sine_gen.lut.SLICE_548 ( .D0(\sine_gen.lut.n14740 ), 
    .C0(\sine_gen.lut.n14629 ), .B0(\sine_gen.address[7] ), 
    .A0(\sine_gen.lut.n11606 ), .F0(\sine_gen.lut.n14743 ));
  sine_gen_lut_SLICE_550 \sine_gen.lut.SLICE_550 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n11842 ), .B1(\sine_gen.lut.n11843 ), 
    .A1(\sine_gen.lut.n14728 ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n1834 ), .A0(\sine_gen.lut.n1833 ), 
    .F0(\sine_gen.lut.n11842 ), .F1(\sine_gen.lut.n14731 ));
  sine_gen_lut_SLICE_551 \sine_gen.lut.SLICE_551 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1642 ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1642 ), .F1(\sine_gen.lut.n1687 ));
  sine_gen_lut_SLICE_553 \sine_gen.lut.SLICE_553 ( .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.lut.n11792 ), .B0(\sine_gen.address[6] ), 
    .A0(\sine_gen.lut.n11791 ), .F0(\sine_gen.lut.n14722 ));
  sine_gen_lut_SLICE_554 \sine_gen.lut.SLICE_554 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11785 ), .B0(\sine_gen.lut.n11786 ), 
    .A0(\sine_gen.lut.n14722 ), .F0(\sine_gen.lut.n11734 ));
  sine_gen_lut_SLICE_555 \sine_gen.lut.SLICE_555 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11738 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n11737 ), .F0(\sine_gen.lut.n14716 ));
  sine_gen_lut_SLICE_557 \sine_gen.lut.SLICE_557 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11711 ), .B0(\sine_gen.address[5] ), 
    .A0(\sine_gen.lut.n11710 ), .F0(\sine_gen.lut.n14704 ));
  sine_gen_lut_SLICE_558 \sine_gen.lut.SLICE_558 ( .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n11704 ), .B0(\sine_gen.lut.n14704 ), 
    .A0(\sine_gen.lut.n11705 ), .F0(\sine_gen.lut.n14707 ));
  sine_gen_lut_SLICE_560 \sine_gen.lut.SLICE_560 ( .D0(\sine_gen.lut.n11859 ), 
    .C0(\sine_gen.address[8] ), .B0(\sine_gen.lut.n14698 ), 
    .A0(\sine_gen.lut.n11661 ), .F0(\sine_gen.lut.n14701 ));
  sine_gen_lut_SLICE_561 \sine_gen.lut.SLICE_561 ( .D1(\sine_gen.lut.n11639 ), 
    .C1(\sine_gen.lut.n11638 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[4] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n11638 ), .F1(\sine_gen.lut.n14692 ));
  tw_gen_SLICE_563 \tw_gen.SLICE_563 ( .D1(\tri_wave[8] ), 
    .C1(\tw_gen.n700[12] ), .A1(\tw_gen.n666 ), .C0(\tw_gen.n606 ), 
    .B0(\tri_wave[9] ), .A0(\tw_gen.n640[12] ), .F0(\tw_gen.n666 ), 
    .F1(\tw_gen.n726 ));
  tw_gen_SLICE_564 \tw_gen.SLICE_564 ( .C1(\tri_wave[9] ), 
    .B1(\tw_gen.n640[9] ), .A1(\tw_gen.n189 ), .D0(\tw_gen.n606 ), 
    .C0(\tw_gen.n14 ), .B0(\tw_gen.n9 ), .A0(\tw_gen.n601 ), 
    .F0(\tri_wave[9] ), .F1(\tw_gen.n669 ));
  tw_gen_SLICE_565 \tw_gen.SLICE_565 ( .D1(\tw_gen.n520[14] ), 
    .C1(\tw_gen.n484 ), .A1(\tri_wave[11] ), .C0(\tw_gen.n424 ), 
    .B0(\tw_gen.n460[14] ), .A0(\tri_wave[12] ), .F0(\tw_gen.n484 ), 
    .F1(\tw_gen.n544 ));
  tw_gen_SLICE_566 \tw_gen.SLICE_566 ( .D1(\tw_gen.n480 ), .C1(\tw_gen.n8 ), 
    .B1(\tw_gen.n484 ), .A1(\tw_gen.n7 ), .D0(\tri_wave[12] ), 
    .C0(\tw_gen.n422 ), .B0(\tw_gen.n483 ), .A0(\tw_gen.n460[16] ), 
    .F0(\tw_gen.n8 ), .F1(\tri_wave[11] ));
  tw_gen_SLICE_567 \tw_gen.SLICE_567 ( .D1(\tw_gen.n721 ), .C1(\tri_wave[7] ), 
    .B1(\tw_gen.n760[17] ), .D0(\tri_wave[8] ), .C0(\tw_gen.n661 ), 
    .A0(\tw_gen.n700[17] ), .F0(\tw_gen.n721 ), .F1(\tw_gen.n781 ));
  tw_gen_SLICE_568 \tw_gen.SLICE_568 ( .D1(\tw_gen.n663 ), 
    .C1(\tw_gen.n12_adj_189 ), .B1(\tw_gen.n16 ), .A1(\tw_gen.n661 ), 
    .D0(\tri_wave[9] ), .C0(\tw_gen.n665 ), .B0(\tw_gen.n600 ), 
    .A0(\tw_gen.n640[18] ), .F0(\tw_gen.n12_adj_189 ), .F1(\tri_wave[8] ));
  tw_gen_SLICE_569 \tw_gen.SLICE_569 ( .D1(\tw_gen.n1060[10] ), 
    .C1(\tw_gen.n1028 ), .B1(\tri_wave[2] ), .C0(\tw_gen.n968 ), 
    .B0(\tri_wave[3] ), .A0(\tw_gen.n1000[10] ), .F0(\tw_gen.n1028 ), 
    .F1(\tw_gen.n1088 ));
  tw_gen_SLICE_570 \tw_gen.SLICE_570 ( .D1(\tw_gen.n968 ), 
    .C1(\tw_gen.n22_adj_203 ), .B1(\tw_gen.n26_adj_204 ), .A1(\tw_gen.n960 ), 
    .D0(\tw_gen.n971 ), .C0(\tw_gen.n7560 ), .B0(\tw_gen.n961 ), 
    .A0(\tw_gen.n969 ), .F0(\tw_gen.n22_adj_203 ), .F1(\tri_wave[3] ));
  tw_gen_SLICE_571 \tw_gen.SLICE_571 ( .D1(\tri_wave[2] ), .C1(\tw_gen.n1030 ), 
    .B1(\tw_gen.n1060[8] ), .C0(\tw_gen.n970 ), .B0(\tw_gen.n1000[8] ), 
    .A0(\tri_wave[3] ), .F0(\tw_gen.n1030 ), .F1(\tw_gen.n1090 ));
  tw_gen_SLICE_572 \tw_gen.SLICE_572 ( .D1(\tw_gen.n196 ), .C1(\tri_wave[2] ), 
    .B1(\tw_gen.n1060[2] ), .D0(\tw_gen.n1030 ), .C0(\tw_gen.n16_adj_207 ), 
    .B0(\tw_gen.n28_adj_209 ), .A0(\tw_gen.n24_adj_208 ), .F0(\tri_wave[2] ), 
    .F1(\tw_gen.n1096 ));
  tw_gen_SLICE_573 \tw_gen.SLICE_573 ( .D1(\tw_gen.n1120[2] ), 
    .C1(\tw_gen.n7574 ), .B1(\tri_wave[1] ), .A1(\tw_gen.n1096 ), 
    .D0(\tw_gen.n198 ), .C0(\tw_gen.n197 ), .B0(\tw_gen.n1120[1] ), 
    .A0(\tri_wave[1] ), .F0(\tw_gen.n7574 ), .F1(\tw_gen.n7576 ));
  tw_gen_SLICE_575 \tw_gen.SLICE_575 ( .D1(\tri_wave[1] ), .C1(\tw_gen.n18 ), 
    .B1(\tw_gen.n1120[4] ), .A1(\tw_gen.n1094 ), .D0(\tri_wave[1] ), 
    .C0(\tw_gen.n7576 ), .B0(\tw_gen.n1095 ), .A0(\tw_gen.n1120[3] ), 
    .F0(\tw_gen.n18 ), .F1(\tw_gen.n26 ));
  tw_gen_SLICE_577 \tw_gen.SLICE_577 ( .D1(\tri_wave[1] ), .C1(\tw_gen.n13 ), 
    .B1(\tw_gen.n1093 ), .A1(\tw_gen.n1120[5] ), .C0(\tri_wave[1] ), 
    .B0(\tw_gen.n1120[6] ), .A0(\tw_gen.n1092 ), .F0(\tw_gen.n13 ), 
    .F1(\tw_gen.n24 ));
  tw_gen_SLICE_579 \tw_gen.SLICE_579 ( .D1(\tri_wave[1] ), .C1(\tw_gen.n1080 ), 
    .A1(\tw_gen.n1120[18] ), .D0(\tri_wave[2] ), .C0(\tw_gen.n1020 ), 
    .A0(\tw_gen.n1060[18] ), .F0(\tw_gen.n1080 ), .F1(\tw_gen.n37 ));
  tw_gen_SLICE_580 \tw_gen.SLICE_580 ( .D1(\tw_gen.n20 ), 
    .C1(\tw_gen.n19_adj_184 ), .B1(\tw_gen.n32 ), .A1(\tw_gen.n28 ), 
    .D0(\tw_gen.n1120[17] ), .C0(\tw_gen.n37 ), .B0(\tw_gen.n1081 ), 
    .A0(\tri_wave[1] ), .F0(\tw_gen.n20 ), .F1(n9727));
  tw_gen_SLICE_581 \tw_gen.SLICE_581 ( .D1(\tw_gen.n1120[8] ), 
    .C1(\tw_gen.n25 ), .B1(\tri_wave[1] ), .A1(\tw_gen.n1090 ), 
    .C0(\tw_gen.n1086 ), .B0(\tw_gen.n1120[12] ), .A0(\tri_wave[1] ), 
    .F0(\tw_gen.n25 ), .F1(\tw_gen.n25_adj_173 ));
  tw_gen_SLICE_583 \tw_gen.SLICE_583 ( .D1(\tri_wave[1] ), .C1(\tw_gen.n33 ), 
    .B1(\tw_gen.n1084 ), .A1(\tw_gen.n1120[14] ), .D0(\tri_wave[1] ), 
    .C0(\tw_gen.n1082 ), .A0(\tw_gen.n1120[16] ), .F0(\tw_gen.n33 ), 
    .F1(\tw_gen.n23 ));
  tw_gen_SLICE_585 \tw_gen.SLICE_585 ( .D1(\tri_wave[1] ), 
    .C1(\tw_gen.n31_adj_174 ), .B1(\tw_gen.n1120[11] ), .A1(\tw_gen.n1087 ), 
    .D0(\tw_gen.n1120[15] ), .C0(\tw_gen.n1083 ), .A0(\tri_wave[1] ), 
    .F0(\tw_gen.n31_adj_174 ), .F1(\tw_gen.n19_adj_184 ));
  tw_gen_SLICE_587 \tw_gen.SLICE_587 ( .D1(\tw_gen.n760[18] ), 
    .C1(\tw_gen.n720 ), .A1(\tri_wave[7] ), .D0(\tw_gen.n700[18] ), 
    .C0(\tw_gen.n660 ), .B0(\tri_wave[8] ), .F0(\tw_gen.n720 ), 
    .F1(\tw_gen.n780 ));
  tw_gen_SLICE_588 \tw_gen.SLICE_588 ( .D1(\tw_gen.n728 ), 
    .C1(\tw_gen.n16_adj_190 ), .B1(\tw_gen.n17 ), .A1(\tw_gen.n720 ), 
    .D0(\tw_gen.n721 ), .C0(\tw_gen.n7542 ), .B0(\tw_gen.n725 ), 
    .A0(\tw_gen.n723 ), .F0(\tw_gen.n16_adj_190 ), .F1(\tri_wave[7] ));
  tw_gen_SLICE_589 \tw_gen.SLICE_589 ( .D1(\tw_gen.n1000[18] ), 
    .C1(\tw_gen.n960 ), .B1(\tri_wave[3] ), .C0(\tw_gen.n900 ), 
    .B0(\tri_wave[4] ), .A0(\tw_gen.n940[18] ), .F0(\tw_gen.n960 ), 
    .F1(\tw_gen.n1020 ));
  tw_gen_SLICE_590 \tw_gen.SLICE_590 ( .D1(\tw_gen.n26_adj_206 ), 
    .C1(\tw_gen.n20_adj_205 ), .B1(\tw_gen.n1025 ), .A1(\tw_gen.n1024 ), 
    .D0(\tw_gen.n961 ), .C0(\tw_gen.n1000[17] ), .B0(\tri_wave[3] ), 
    .A0(\tw_gen.n1020 ), .F0(\tw_gen.n20_adj_205 ), .F1(\tw_gen.n28_adj_209 ));
  tw_gen_SLICE_591 \tw_gen.SLICE_591 ( .D1(\tri_wave[10] ), .C1(\tw_gen.n542 ), 
    .B1(\tw_gen.n580[16] ), .D0(\tri_wave[11] ), .C0(\tw_gen.n482 ), 
    .A0(\tw_gen.n520[16] ), .F0(\tw_gen.n542 ), .F1(\tw_gen.n602 ));
  tw_gen_SLICE_592 \tw_gen.SLICE_592 ( .D1(\tw_gen.n188 ), .C1(\tri_wave[10] ), 
    .B1(\tw_gen.n580[10] ), .D0(\tw_gen.n543 ), .C0(\tw_gen.n7588 ), 
    .B0(\tw_gen.n12 ), .A0(\tw_gen.n542 ), .F0(\tri_wave[10] ), 
    .F1(\tw_gen.n608 ));
  tw_gen_SLICE_593 \tw_gen.SLICE_593 ( .C1(\tw_gen.n820[16] ), 
    .B1(\tw_gen.n782 ), .A1(\tri_wave[6] ), .C0(\tw_gen.n722 ), 
    .B0(\tri_wave[7] ), .A0(\tw_gen.n760[16] ), .F0(\tw_gen.n782 ), 
    .F1(\tw_gen.n842 ));
  tw_gen_SLICE_594 \tw_gen.SLICE_594 ( .C1(\tri_wave[6] ), 
    .B1(\tw_gen.n820[6] ), .A1(\tw_gen.n192 ), .D0(\tw_gen.n782 ), 
    .C0(\tw_gen.n12_adj_191 ), .B0(\tw_gen.n19_adj_193 ), 
    .A0(\tw_gen.n18_adj_192 ), .F0(\tri_wave[6] ), .F1(\tw_gen.n852 ));
  tw_gen_SLICE_595 \tw_gen.SLICE_595 ( .C1(\tw_gen.n902 ), .B1(\tri_wave[4] ), 
    .A1(\tw_gen.n940[16] ), .C0(\tw_gen.n842 ), .B0(\tri_wave[5] ), 
    .A0(\tw_gen.n880[16] ), .F0(\tw_gen.n902 ), .F1(\tw_gen.n962 ));
  tw_gen_SLICE_596 \tw_gen.SLICE_596 ( .D1(\tw_gen.n22 ), 
    .C1(\tw_gen.n18_adj_196 ), .B1(\tw_gen.n843 ), .A1(\tw_gen.n842 ), 
    .D0(\tw_gen.n780 ), .C0(\tw_gen.n844 ), .B0(\tri_wave[6] ), 
    .A0(\tw_gen.n820[18] ), .F0(\tw_gen.n18_adj_196 ), .F1(\tri_wave[5] ));
  tw_gen_SLICE_597 \tw_gen.SLICE_597 ( .D1(\tw_gen.n460[16] ), 
    .C1(\tw_gen.n422 ), .B1(\tri_wave[12] ), .D0(tri_wave_13__N_3), 
    .C0(\tw_gen.n362 ), .A0(\tw_gen.n400[16] ), .F0(\tw_gen.n422 ), 
    .F1(\tw_gen.n482 ));
  tw_gen_SLICE_598 \tw_gen.SLICE_598 ( .D1(\tw_gen.n185 ), 
    .C1(tri_wave_13__N_3), .B1(\tw_gen.n400[13] ), .D0(\tw_gen.n362 ), 
    .C0(\tw_gen.n32_adj_210 ), .B0(\tw_gen.n360 ), .A0(\tw_gen.n361 ), 
    .F0(tri_wave_13__N_3), .F1(\tw_gen.n425 ));
  tw_gen_SLICE_599 \tw_gen.SLICE_599 ( .D1(\tri_wave[11] ), .C1(\tw_gen.n481 ), 
    .A1(\tw_gen.n520[17] ), .C0(\tw_gen.n460[17] ), .B0(\tri_wave[12] ), 
    .A0(\tw_gen.n421 ), .F0(\tw_gen.n481 ), .F1(\tw_gen.n541 ));
  tw_gen_SLICE_600 \tw_gen.SLICE_600 ( .C1(\tri_wave[12] ), .B1(\tw_gen.n186 ), 
    .A1(\tw_gen.n460[12] ), .D0(\tw_gen.n420 ), .C0(\tw_gen.n421 ), 
    .B0(\tw_gen.n6 ), .A0(\tw_gen.n422 ), .F0(\tri_wave[12] ), 
    .F1(\tw_gen.n486 ));
  tw_gen_SLICE_601 \tw_gen.SLICE_601 ( .D1(\tw_gen.n1026 ), 
    .C1(\tw_gen.n1029 ), .B1(\tw_gen.n1028 ), .A1(\tw_gen.n1022 ), 
    .D0(\tw_gen.n183 ), .C0(\tw_gen.n118 ), .B0(\tw_gen.n117 ), 
    .A0(\tw_gen.n182 ), .F0(\tw_gen.n11135 ), .F1(\tw_gen.n26_adj_206 ));
  tw_gen_SLICE_602 \tw_gen.SLICE_602 ( .D1(\tw_gen.n184 ), .C1(\tri_wave[15] ), 
    .B1(\tw_gen.n183 ), .A1(\tw_gen.n11135 ), .D0(\tw_gen.n183 ), 
    .C0(\tw_gen.n118 ), .B0(\tw_gen.n117 ), .A0(\tw_gen.n182 ), 
    .F0(\tri_wave[15] ), .F1(\tw_gen.n3043 ));
  tw_gen_SLICE_603 \tw_gen.SLICE_603 ( .C1(\tw_gen.n940[15] ), 
    .B1(\tri_wave[4] ), .A1(\tw_gen.n903 ), .D0(\tri_wave[5] ), 
    .C0(\tw_gen.n843 ), .A0(\tw_gen.n880[15] ), .F0(\tw_gen.n903 ), 
    .F1(\tw_gen.n963 ));
  tw_gen_SLICE_604 \tw_gen.SLICE_604 ( .D1(\tw_gen.n970 ), 
    .C1(\tw_gen.n18_adj_201 ), .B1(\tw_gen.n965 ), .A1(\tw_gen.n24_adj_202 ), 
    .D0(\tw_gen.n902 ), .C0(\tw_gen.n940[16] ), .B0(\tri_wave[4] ), 
    .A0(\tw_gen.n963 ), .F0(\tw_gen.n18_adj_201 ), .F1(\tw_gen.n26_adj_204 ));
  tw_gen_SLICE_605 \tw_gen.SLICE_605 ( .C1(\tw_gen.n605 ), .B1(\tri_wave[9] ), 
    .A1(\tw_gen.n640[13] ), .C0(\tw_gen.n580[13] ), .B0(\tri_wave[10] ), 
    .A0(\tw_gen.n545 ), .F0(\tw_gen.n605 ), .F1(\tw_gen.n665 ));
  tw_gen_SLICE_607 \tw_gen.SLICE_607 ( .D1(tri_wave_14__N_2), 
    .C1(\tw_gen.n5049 ), .B1(\tw_gen.n184 ), .A1(\tw_gen.n11135 ), 
    .D0(\tw_gen.n183 ), .C0(\tw_gen.n117 ), .B0(\tw_gen.n118 ), 
    .A0(\tw_gen.n182 ), .F0(\tw_gen.n5049 ), .F1(\tw_gen.n362 ));
  tw_gen_SLICE_608 \tw_gen.SLICE_608 ( .D1(\tw_gen.n11135 ), 
    .C1(\tw_gen.n32_adj_211 ), .B1(\tw_gen.n301 ), .D0(\tw_gen.n183 ), 
    .B0(\tw_gen.n184 ), .A0(\tri_wave[15] ), .F0(\tw_gen.n32_adj_211 ), 
    .F1(tri_wave_14__N_2));
  tw_gen_SLICE_609 \tw_gen.SLICE_609 ( .C1(\tw_gen.n423 ), .B1(\tri_wave[12] ), 
    .A1(\tw_gen.n460[15] ), .D0(\tw_gen.n400[15] ), .C0(tri_wave_13__N_3), 
    .A0(\tw_gen.n363 ), .F0(\tw_gen.n423 ), .F1(\tw_gen.n483 ));
  tw_gen_SLICE_612 \tw_gen.SLICE_612 ( .D1(\tw_gen.n11135 ), 
    .C1(\tw_gen.n301 ), .B1(\tw_gen.n184 ), .A1(\tw_gen.n32_adj_211 ), 
    .D0(\tw_gen.n117 ), .C0(\tw_gen.n182 ), .B0(\tw_gen.n118 ), 
    .A0(\tw_gen.n183 ), .F0(\tw_gen.n301 ), .F1(\tw_gen.n5055 ));
  tw_gen_SLICE_613 \tw_gen.SLICE_613 ( .C1(\tw_gen.n784 ), 
    .B1(\tw_gen.n820[14] ), .A1(\tri_wave[6] ), .C0(\tw_gen.n724 ), 
    .B0(\tri_wave[7] ), .A0(\tw_gen.n760[14] ), .F0(\tw_gen.n784 ), 
    .F1(\tw_gen.n844 ));
  comp3_SLICE_615 \comp3.SLICE_615 ( .C1(\comp3.n4 ), .B1(\tri_wave[2] ), 
    .A1(\sine_wave3[2] ), .D0(\sine_wave3[0] ), .C0(\sine_wave3[1] ), 
    .B0(n9727), .A0(\tri_wave[1] ), .F0(\comp3.n4 ), .F1(\comp3.n6 ));
  tw_gen_SLICE_616 \tw_gen.SLICE_616 ( .D1(\tw_gen.n27_adj_187 ), 
    .C1(\tw_gen.n28_adj_185 ), .B1(\tw_gen.n26_adj_186 ), 
    .A1(\tw_gen.n25_adj_188 ), .D0(\tw_gen.n1088 ), .C0(\tw_gen.n1092 ), 
    .B0(\tw_gen.n1084 ), .A0(\tw_gen.n1090 ), .F0(\tw_gen.n28_adj_185 ), 
    .F1(\tri_wave[1] ));
  comp3_SLICE_618 \comp3.SLICE_618 ( .D1(\tri_wave[4] ), .C1(\comp3.n8 ), 
    .A1(\sine_wave3[4] ), .C0(\comp3.n6 ), .B0(\sine_wave3[3] ), 
    .A0(\tri_wave[3] ), .F0(\comp3.n8 ), .F1(\comp3.n10 ));
  tw_gen_SLICE_620 \tw_gen.SLICE_620 ( .D1(\tw_gen.n21_adj_199 ), 
    .C1(\tw_gen.n22_adj_198 ), .A1(\tw_gen.n23_adj_200 ), .D0(\tw_gen.n905 ), 
    .C0(\tw_gen.n901 ), .B0(\tw_gen.n910 ), .A0(\tw_gen.n900 ), 
    .F0(\tw_gen.n22_adj_198 ), .F1(\tri_wave[4] ));
  comp3_SLICE_621 \comp3.SLICE_621 ( .C1(\comp3.n12 ), .B1(\tri_wave[6] ), 
    .A1(\sine_wave3[6] ), .D0(\sine_wave3[5] ), .C0(\comp3.n10 ), 
    .A0(\tri_wave[5] ), .F0(\comp3.n12 ), .F1(\comp3.n14 ));
  comp3_SLICE_623 \comp3.SLICE_623 ( .C1(\comp3.n16 ), .B1(\sine_wave3[8] ), 
    .A1(\tri_wave[8] ), .D0(\sine_wave3[7] ), .C0(\comp3.n14 ), 
    .B0(\tri_wave[7] ), .F0(\comp3.n16 ), .F1(\comp3.n18 ));
  comp3_SLICE_625 \comp3.SLICE_625 ( .C1(\comp3.n20 ), .B1(\sine_wave3[10] ), 
    .A1(\tri_wave[10] ), .D0(\tri_wave[9] ), .C0(\comp3.n18 ), 
    .A0(\sine_wave3[9] ), .F0(\comp3.n20 ), .F1(\comp3.n22 ));
  comp3_SLICE_627 \comp3.SLICE_627 ( .C1(\comp3.n24 ), .B1(\tri_wave[12] ), 
    .A1(\sine_wave3[12] ), .C0(\comp3.n22 ), .B0(\tri_wave[11] ), 
    .A0(\sine_wave3[11] ), .F0(\comp3.n24 ), .F1(\comp3.n26 ));
  comp3_SLICE_629 \comp3.SLICE_629 ( .D1(\tri_wave[15] ), .C1(\comp3.n28 ), 
    .B1(tri_wave_14__N_2), .A1(\sine_wave3[14] ), .D0(tri_wave_13__N_3), 
    .C0(\comp3.n26 ), .B0(\sine_wave3[13] ), .F0(\comp3.n28 ), .F1(Vc_c_N_165));
  comp3_SLICE_631 \comp3.SLICE_631 ( 
    .DI1(\sine_gen.data[14].sig_029.FeedThruLUT ), .C1(\sine_gen.data[14] ), 
    .D0(\comp3.n28 ), .C0(\tri_wave[15] ), .B0(tri_wave_14__N_2), 
    .A0(\sine_wave3[14] ), .CE(\sine_gen.n5138 ), .CLK(clk_c), 
    .Q1(\sine_wave3[14] ), .F0(Vc_c), 
    .F1(\sine_gen.data[14].sig_029.FeedThruLUT ));
  comp2_SLICE_633 \comp2.SLICE_633 ( .C1(\comp2.n4 ), .B1(\sine_wave2[2] ), 
    .A1(\tri_wave[2] ), .D0(\sine_wave2[0] ), .C0(\tri_wave[1] ), 
    .B0(\sine_wave2[1] ), .A0(n9727), .F0(\comp2.n4 ), .F1(\comp2.n6 ));
  comp2_SLICE_636 \comp2.SLICE_636 ( .C1(\comp2.n8 ), .B1(\sine_wave2[4] ), 
    .A1(\tri_wave[4] ), .C0(\comp2.n6 ), .B0(\tri_wave[3] ), 
    .A0(\sine_wave2[3] ), .F0(\comp2.n8 ), .F1(\comp2.n10 ));
  comp2_SLICE_638 \comp2.SLICE_638 ( .C1(\comp2.n12 ), .B1(\tri_wave[6] ), 
    .A1(\sine_wave2[6] ), .C0(\comp2.n10 ), .B0(\sine_wave2[5] ), 
    .A0(\tri_wave[5] ), .F0(\comp2.n12 ), .F1(\comp2.n14 ));
  comp2_SLICE_640 \comp2.SLICE_640 ( .D1(\sine_wave2[8] ), .C1(\comp2.n16 ), 
    .B1(\tri_wave[8] ), .D0(\tri_wave[7] ), .C0(\comp2.n14 ), 
    .A0(\sine_wave2[7] ), .F0(\comp2.n16 ), .F1(\comp2.n18 ));
  comp2_SLICE_642 \comp2.SLICE_642 ( .D1(\sine_wave2[10] ), .C1(\comp2.n20 ), 
    .B1(\tri_wave[10] ), .D0(\tri_wave[9] ), .C0(\comp2.n18 ), 
    .A0(\sine_wave2[9] ), .F0(\comp2.n20 ), .F1(\comp2.n22 ));
  comp2_SLICE_644 \comp2.SLICE_644 ( .D1(\sine_wave2[12] ), .C1(\comp2.n24 ), 
    .A1(\tri_wave[12] ), .D0(\tri_wave[11] ), .C0(\comp2.n22 ), 
    .B0(\sine_wave2[11] ), .F0(\comp2.n24 ), .F1(\comp2.n26 ));
  comp2_SLICE_646 \comp2.SLICE_646 ( .D1(\tri_wave[15] ), .C1(\comp2.n28 ), 
    .B1(tri_wave_14__N_2), .A1(\sine_wave2[14] ), .C0(\comp2.n26 ), 
    .B0(tri_wave_13__N_3), .A0(\sine_wave2[13] ), .F0(\comp2.n28 ), .F1(Vb_c));
  comp1_SLICE_647 \comp1.SLICE_647 ( .C1(\comp1.n4 ), .B1(\tri_wave[2] ), 
    .A1(\sine_wave1[2] ), .D0(\sine_wave1[1] ), .C0(n9727), 
    .B0(\sine_wave1[0] ), .A0(\tri_wave[1] ), .F0(\comp1.n4 ), .F1(\comp1.n6 ));
  comp1_SLICE_649 \comp1.SLICE_649 ( .D1(\tri_wave[4] ), .C1(\comp1.n8 ), 
    .A1(\sine_wave1[4] ), .D0(\tri_wave[3] ), .C0(\comp1.n6 ), 
    .B0(\sine_wave1[3] ), .F0(\comp1.n8 ), .F1(\comp1.n10 ));
  comp1_SLICE_651 \comp1.SLICE_651 ( .D1(\sine_wave1[6] ), .C1(\comp1.n12 ), 
    .A1(\tri_wave[6] ), .D0(\sine_wave1[5] ), .C0(\comp1.n10 ), 
    .A0(\tri_wave[5] ), .F0(\comp1.n12 ), .F1(\comp1.n14 ));
  comp1_SLICE_653 \comp1.SLICE_653 ( .D1(\sine_wave1[8] ), .C1(\comp1.n16 ), 
    .B1(\tri_wave[8] ), .D0(\sine_wave1[7] ), .C0(\comp1.n14 ), 
    .B0(\tri_wave[7] ), .F0(\comp1.n16 ), .F1(\comp1.n18 ));
  comp1_SLICE_655 \comp1.SLICE_655 ( .C1(\comp1.n20 ), .B1(\sine_wave1[10] ), 
    .A1(\tri_wave[10] ), .D0(\tri_wave[9] ), .C0(\comp1.n18 ), 
    .B0(\sine_wave1[9] ), .F0(\comp1.n20 ), .F1(\comp1.n22 ));
  comp1_SLICE_657 \comp1.SLICE_657 ( .C1(\comp1.n24 ), .B1(\tri_wave[12] ), 
    .A1(\sine_wave1[12] ), .C0(\comp1.n22 ), .B0(\tri_wave[11] ), 
    .A0(\sine_wave1[11] ), .F0(\comp1.n24 ), .F1(\comp1.n26 ));
  comp1_SLICE_659 \comp1.SLICE_659 ( .D1(\tri_wave[15] ), .C1(\comp1.n28 ), 
    .B1(tri_wave_14__N_2), .A1(\sine_wave1[14] ), .C0(\comp1.n26 ), 
    .B0(\sine_wave1[13] ), .A0(tri_wave_13__N_3), .F0(\comp1.n28 ), 
    .F1(Va_c_N_159));
  sine_gen_SLICE_661 \sine_gen.SLICE_661 ( .D1(\sine_gen.n299 ), 
    .C1(\sine_gen.state[1] ), .A1(\sine_gen.state[0] ), 
    .D0(\sine_gen.address3[10] ), .C0(\sine_gen.n299 ), 
    .B0(\sine_gen.state[1] ), .A0(\sine_gen.state[0] ), 
    .F0(\sine_gen.n81[10] ), .F1(\sine_gen.n9716 ));
  sine_gen_SLICE_662 \sine_gen.SLICE_662 ( .D1(\sine_gen.n12 ), 
    .C1(\sine_gen.n11 ), .B1(\sine_gen.n11179 ), .A1(\sine_gen.n11181 ), 
    .D0(\sine_gen.address3[13] ), .C0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n11 ), .F1(\sine_gen.n299 ));
  sine_gen_SLICE_663 \sine_gen.SLICE_663 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[10] ), 
    .A1(\sine_gen.address1[14] ), .C0(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n5139 ), .F1(\sine_gen.n11175 ));
  sine_gen_SLICE_664 \sine_gen.SLICE_664 ( .D1(\sine_gen.n5139 ), 
    .C1(\sine_gen.n25_adj_230 ), .B1(\sine_gen.n27_adj_231 ), 
    .A1(\sine_gen.n11175 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[11] ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n25_adj_230 ), 
    .F1(\sine_gen.n5233 ));
  sine_gen_SLICE_665 \sine_gen.SLICE_665 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n24_adj_229 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.address1[8] ), .B0(\sine_gen.address1[13] ), 
    .A0(\sine_gen.address1[12] ), .F0(\sine_gen.n24_adj_229 ), 
    .F1(\sine_gen.n27_adj_231 ));
  sine_gen_SLICE_667 \sine_gen.SLICE_667 ( .D1(\sine_gen.n12_adj_246 ), 
    .C1(\sine_gen.address2[8] ), .B1(\sine_gen.n11197 ), 
    .A1(\sine_gen.address2[13] ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.n363 ), .A0(\sine_gen.state[1] ), .F0(\sine_gen.n9715 ), 
    .F1(\sine_gen.n363 ));
  sine_gen_SLICE_669 \sine_gen.SLICE_669 ( .D0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.address2[14] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n11191 ));
  sine_gen_SLICE_670 \sine_gen.SLICE_670 ( .D1(\sine_gen.n11191 ), 
    .C1(\sine_gen.n11193 ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[9] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[11] ), 
    .A0(\sine_gen.address2[10] ), .F0(\sine_gen.n11193 ), 
    .F1(\sine_gen.n11197 ));
  sine_gen_lut_SLICE_672 \sine_gen.lut.SLICE_672 ( .C1(\sine_gen.lut.n1002 ), 
    .B1(\sine_gen.lut.n1017 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1002 ), .F1(\sine_gen.lut.n11804 ));
  sine_gen_lut_SLICE_673 \sine_gen.lut.SLICE_673 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n4261 ), .A1(\sine_gen.lut.n1091 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[4] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n4261 ), .F1(\sine_gen.lut.n4262 ));
  sine_gen_lut_SLICE_675 \sine_gen.lut.SLICE_675 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[3] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n954 ), 
    .F1(\sine_gen.lut.n2361 ));
  sine_gen_lut_SLICE_676 \sine_gen.lut.SLICE_676 ( .D1(\sine_gen.lut.n954 ), 
    .C1(\sine_gen.lut.n939 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n939 ), .F1(\sine_gen.lut.n11798 ));
  sine_gen_lut_SLICE_678 \sine_gen.lut.SLICE_678 ( .D1(\sine_gen.lut.n2361 ), 
    .C1(\sine_gen.lut.n1314 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1314 ), .F1(\sine_gen.lut.n2385 ));
  sine_gen_lut_SLICE_679 \sine_gen.lut.SLICE_679 ( .D1(\sine_gen.lut.n7620 ), 
    .C1(\sine_gen.lut.n908 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n908 ), .F1(\sine_gen.lut.n11797 ));
  sine_gen_lut_SLICE_681 \sine_gen.lut.SLICE_681 ( .C1(\sine_gen.address[4] ), 
    .B1(\sine_gen.lut.n1412 ), .A1(\sine_gen.lut.n1308 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1412 ), .F1(\sine_gen.lut.n1492 ));
  sine_gen_lut_SLICE_684 \sine_gen.lut.SLICE_684 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2451 ), .B1(\sine_gen.lut.n2098 ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n2451 ), 
    .F1(\sine_gen.lut.n15292 ));
  sine_gen_lut_SLICE_685 \sine_gen.lut.SLICE_685 ( .D1(\sine_gen.lut.n2100 ), 
    .C1(\sine_gen.lut.n2357 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2357 ), .F1(\sine_gen.lut.n1489 ));
  sine_gen_lut_SLICE_687 \sine_gen.lut.SLICE_687 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[3] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n7647 ), 
    .F1(\sine_gen.lut.n859 ));
  sine_gen_lut_SLICE_688 \sine_gen.lut.SLICE_688 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n7647 ), .A1(\sine_gen.lut.n1297 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1297 ), .F1(\sine_gen.lut.n7667 ));
  sine_gen_lut_SLICE_690 \sine_gen.lut.SLICE_690 ( .D1(\sine_gen.lut.n859 ), 
    .C1(\sine_gen.lut.n844 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n844 ), .F1(\sine_gen.lut.n11791 ));
  sine_gen_lut_SLICE_691 \sine_gen.lut.SLICE_691 ( .D1(\sine_gen.lut.n1107 ), 
    .C1(\sine_gen.lut.n2324 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n2324 ), .F1(\sine_gen.lut.n1185 ));
  sine_gen_lut_SLICE_692 \sine_gen.lut.SLICE_692 ( .C1(\sine_gen.lut.n1107 ), 
    .B1(\sine_gen.lut.n1132 ), .A1(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1107 ), 
    .F1(\sine_gen.lut.n11651 ));
  sine_gen_lut_SLICE_693 \sine_gen.lut.SLICE_693 ( .D1(\sine_gen.address[4] ), 
    .B1(\sine_gen.lut.n1090 ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[4] ), 
    .A0(\sine_gen.lut.n1090 ), .F0(\sine_gen.lut.n5172 ), 
    .F1(\sine_gen.lut.n11627 ));
  sine_gen_lut_SLICE_695 \sine_gen.lut.SLICE_695 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[2] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n3925 ), 
    .F1(\sine_gen.lut.n796 ));
  sine_gen_lut_SLICE_696 \sine_gen.lut.SLICE_696 ( .D1(\sine_gen.lut.n3925 ), 
    .C1(\sine_gen.lut.n1119 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1119 ), .F1(\sine_gen.lut.n11722 ));
  sine_gen_lut_SLICE_698 \sine_gen.lut.SLICE_698 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n781 ), .B1(\sine_gen.lut.n796 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n781 ), .F1(\sine_gen.lut.n11785 ));
  sine_gen_lut_SLICE_699 \sine_gen.lut.SLICE_699 ( .C1(\sine_gen.lut.n1147 ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n1139 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1147 ), .F1(\sine_gen.lut.n2204 ));
  sine_gen_lut_SLICE_700 \sine_gen.lut.SLICE_700 ( .C1(\sine_gen.lut.n7649 ), 
    .B1(\sine_gen.lut.n1147 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n7649 ), .F1(\sine_gen.lut.n11723 ));
  sine_gen_lut_SLICE_701 \sine_gen.lut.SLICE_701 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n5176 ), .A1(\sine_gen.lut.n1473 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n5176 ), .F1(\sine_gen.lut.n1538 ));
  sine_gen_lut_SLICE_703 \sine_gen.lut.SLICE_703 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[3] ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1145 ), 
    .F1(\sine_gen.lut.n1132 ));
  sine_gen_lut_SLICE_704 \sine_gen.lut.SLICE_704 ( .D1(\sine_gen.lut.n1145 ), 
    .C1(\sine_gen.lut.n1117 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1117 ), .F1(\sine_gen.lut.n1199 ));
  sine_gen_lut_SLICE_707 \sine_gen.lut.SLICE_707 ( .D1(\sine_gen.lut.n1142 ), 
    .C1(\sine_gen.lut.n1143 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1143 ), .F1(\sine_gen.lut.n11662 ));
  sine_gen_lut_SLICE_709 \sine_gen.lut.SLICE_709 ( .C1(\sine_gen.lut.n109 ), 
    .B1(\sine_gen.lut.n9329 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n109 ), .F1(\sine_gen.lut.n11639 ));
  sine_gen_lut_SLICE_711 \sine_gen.lut.SLICE_711 ( .DI1(\sine_gen.lut.n10742 ), 
    .D1(\sine_gen.lut.n11167 ), .C1(\sine_gen.lut.n822 ), 
    .B1(\sine_gen.lut.n11171 ), .A1(\sine_gen.address[9] ), 
    .D0(\sine_gen.address[7] ), .C0(\sine_gen.address[8] ), 
    .B0(\sine_gen.lut.n1091 ), .A0(\sine_gen.lut.n4301 ), .CLK(clk_c), 
    .Q1(\sine_gen.data[14] ), .F0(\sine_gen.lut.n822 ), 
    .F1(\sine_gen.lut.n10742 ));
  sine_gen_lut_SLICE_712 \sine_gen.lut.SLICE_712 ( .D1(\sine_gen.address[0] ), 
    .C1(\sine_gen.lut.n4301 ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[2] ), .D0(\sine_gen.address[5] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[4] ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n4301 ), 
    .F1(\sine_gen.lut.n7695 ));
  sine_gen_lut_SLICE_713 \sine_gen.lut.SLICE_713 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1477 ), .A1(\sine_gen.lut.n1396 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1477 ), .F1(\sine_gen.lut.n1540 ));
  sine_gen_lut_SLICE_715 \sine_gen.lut.SLICE_715 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n11858 ), .A1(\sine_gen.lut.n14851 ), 
    .C0(\sine_gen.lut.n2387 ), .B0(\sine_gen.lut.n1540 ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n11858 ), 
    .F1(\sine_gen.lut.n11859 ));
  sine_gen_lut_SLICE_717 \sine_gen.lut.SLICE_717 ( .C1(\sine_gen.lut.n7651 ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n1117 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n7651 ), .F1(\sine_gen.lut.n11663 ));
  sine_gen_lut_SLICE_719 \sine_gen.lut.SLICE_719 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1140 ), .A1(\sine_gen.lut.n1139 ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1140 ), .F1(\sine_gen.lut.n11657 ));
  sine_gen_lut_SLICE_721 \sine_gen.lut.SLICE_721 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n270 ), .A1(\sine_gen.lut.n2163 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n270 ), .F1(\sine_gen.lut.n11704 ));
  sine_gen_lut_SLICE_723 \sine_gen.lut.SLICE_723 ( .C1(\sine_gen.lut.n301 ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n2169 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n301 ), .F1(\sine_gen.lut.n11705 ));
  sine_gen_lut_SLICE_724 \sine_gen.lut.SLICE_724 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2169 ), .B1(\sine_gen.lut.n2025 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2169 ), .F1(\sine_gen.lut.n2235 ));
  sine_gen_lut_SLICE_725 \sine_gen.lut.SLICE_725 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n364 ), .A1(\sine_gen.lut.n1784 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n364 ), .F1(\sine_gen.lut.n11711 ));
  sine_gen_lut_SLICE_727 \sine_gen.lut.SLICE_727 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n2113 ), .B1(\sine_gen.lut.n2019 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n2113 ), 
    .F1(\sine_gen.lut.n15304 ));
  sine_gen_lut_SLICE_729 \sine_gen.lut.SLICE_729 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n526 ), .B1(\sine_gen.lut.n541 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n526 ), .F1(\sine_gen.lut.n11731 ));
  sine_gen_lut_SLICE_731 \sine_gen.lut.SLICE_731 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n620 ), .B1(\sine_gen.lut.n635 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n620 ), .F1(\sine_gen.lut.n11738 ));
  sine_gen_lut_SLICE_733 \sine_gen.lut.SLICE_733 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1139 ), 
    .F1(\sine_gen.lut.n1756 ));
  sine_gen_lut_SLICE_735 \sine_gen.lut.SLICE_735 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.address[3] ), .A1(\sine_gen.address[5] ), 
    .D0(\sine_gen.address[4] ), .C0(\sine_gen.lut.n7315 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n7612 ), 
    .F0(\sine_gen.lut.n1005 ), .F1(\sine_gen.lut.n4 ));
  sine_gen_lut_SLICE_737 \sine_gen.lut.SLICE_737 ( .D1(\sine_gen.lut.n604 ), 
    .C1(\sine_gen.lut.n589 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n589 ), .F1(\sine_gen.lut.n11737 ));
  sine_gen_lut_SLICE_739 \sine_gen.lut.SLICE_739 ( .D1(\sine_gen.lut.n1137 ), 
    .C1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n1112 ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1137 ), .F1(\sine_gen.lut.n1188 ));
  sine_gen_lut_SLICE_741 \sine_gen.lut.SLICE_741 ( .C1(\sine_gen.lut.n1757 ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n1756 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1757 ), .F1(\sine_gen.lut.n1834 ));
  sine_gen_lut_SLICE_745 \sine_gen.lut.SLICE_745 ( .C1(\sine_gen.lut.n1136 ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n1109 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1136 ), .F1(\sine_gen.lut.n11653 ));
  sine_gen_lut_SLICE_747 \sine_gen.lut.SLICE_747 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.address[2] ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n5227 ), 
    .F1(\sine_gen.lut.n11178 ));
  sine_gen_lut_SLICE_748 \sine_gen.lut.SLICE_748 ( .D1(\sine_gen.address[3] ), 
    .C1(\sine_gen.lut.n2002 ), .A1(\sine_gen.lut.n5227 ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n2002 ), 
    .F1(\sine_gen.lut.n5178 ));
  sine_gen_lut_SLICE_749 \sine_gen.lut.SLICE_749 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n7635 ), .A1(\sine_gen.lut.n1695 ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n7635 ), .F1(\sine_gen.lut.n7669 ));
  sine_gen_lut_SLICE_751 \sine_gen.lut.SLICE_751 ( .C1(\sine_gen.lut.n1863 ), 
    .B1(\sine_gen.lut.n7669 ), .A1(\sine_gen.address[5] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.lut.n698 ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n1863 ), 
    .F1(\sine_gen.lut.n11606 ));
  sine_gen_lut_SLICE_753 \sine_gen.lut.SLICE_753 ( .C1(\sine_gen.lut.n11127 ), 
    .B1(\sine_gen.lut.n1492 ), .A1(\sine_gen.address[5] ), 
    .D0(\sine_gen.lut.n4211 ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n11127 ), .F1(\sine_gen.lut.n11984 ));
  sine_gen_lut_SLICE_755 \sine_gen.lut.SLICE_755 ( .D1(\sine_gen.address[7] ), 
    .C1(\sine_gen.lut.n1018 ), .A1(\sine_gen.lut.n898 ), 
    .D0(\sine_gen.address[5] ), .C0(\sine_gen.lut.n936 ), 
    .B0(\sine_gen.lut.n62 ), .A0(\sine_gen.address[6] ), 
    .F0(\sine_gen.lut.n1018 ), .F1(\sine_gen.lut.n11782 ));
  sine_gen_lut_SLICE_757 \sine_gen.lut.SLICE_757 ( .C1(\sine_gen.lut.n865 ), 
    .B1(\sine_gen.address[7] ), .A1(\sine_gen.lut.n898 ), 
    .D0(\sine_gen.address[5] ), .C0(\sine_gen.lut.n62 ), 
    .A0(\sine_gen.address[6] ), .F0(\sine_gen.lut.n865 ), 
    .F1(\sine_gen.lut.n905 ));
  sine_gen_lut_SLICE_759 \sine_gen.lut.SLICE_759 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n7655 ), .A1(\sine_gen.lut.n1109 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n7655 ), .F1(\sine_gen.lut.n11654 ));
  sine_gen_lut_SLICE_763 \sine_gen.lut.SLICE_763 ( .D1(\sine_gen.lut.n1684 ), 
    .C1(\sine_gen.lut.n11863 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n11863 ), .F1(\sine_gen.lut.n1868 ));
  sine_gen_lut_SLICE_764 \sine_gen.lut.SLICE_764 ( .C1(\sine_gen.lut.n11864 ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n11863 ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n11864 ), .F1(\sine_gen.lut.n11865 ));
  sine_gen_lut_SLICE_765 \sine_gen.lut.SLICE_765 ( .D1(\sine_gen.lut.n2020 ), 
    .C1(\sine_gen.lut.n2165 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n2165 ), .F1(\sine_gen.lut.n2231 ));
  sine_gen_lut_SLICE_767 \sine_gen.lut.SLICE_767 ( .C1(\sine_gen.lut.n2475 ), 
    .B1(\sine_gen.lut.n1759 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2475 ), .F1(\sine_gen.lut.n2492 ));
  sine_gen_lut_SLICE_769 \sine_gen.lut.SLICE_769 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2473 ), .B1(\sine_gen.lut.n2161 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n2473 ), .F1(\sine_gen.lut.n11825 ));
  sine_gen_lut_SLICE_770 \sine_gen.lut.SLICE_770 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[1] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2161 ), 
    .F1(\sine_gen.lut.n11912 ));
  sine_gen_lut_SLICE_772 \sine_gen.lut.SLICE_772 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n11911 ), .B1(\sine_gen.lut.n11912 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n11911 ), .F1(\sine_gen.lut.n11913 ));
  sine_gen_lut_SLICE_773 \sine_gen.lut.SLICE_773 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1441 ), .B1(\sine_gen.lut.n2369 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1441 ), .F1(\sine_gen.lut.n1518 ));
  sine_gen_lut_SLICE_774 \sine_gen.lut.SLICE_774 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[3] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n2369 ), 
    .F1(\sine_gen.lut.n1435 ));
  sine_gen_lut_SLICE_775 \sine_gen.lut.SLICE_775 ( .D1(\sine_gen.lut.n1435 ), 
    .C1(\sine_gen.lut.n2367 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n2367 ), .F1(\sine_gen.lut.n1515 ));
  sine_gen_lut_SLICE_777 \sine_gen.lut.SLICE_777 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1438 ), .B1(\sine_gen.lut.n7641 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1438 ), .F1(\sine_gen.lut.n1516 ));
  sine_gen_lut_SLICE_778 \sine_gen.lut.SLICE_778 ( .D1(\sine_gen.address[0] ), 
    .C1(\sine_gen.address[2] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n7641 ), 
    .F1(\sine_gen.lut.n2372 ));
  sine_gen_lut_SLICE_779 \sine_gen.lut.SLICE_779 ( .D1(\sine_gen.lut.n2204 ), 
    .C1(\sine_gen.lut.n11184 ), .B1(\sine_gen.address[2] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n11184 ), 
    .F1(\sine_gen.lut.n11939 ));
  sine_gen_lut_SLICE_782 \sine_gen.lut.SLICE_782 ( .D1(\sine_gen.lut.n11178 ), 
    .C1(\sine_gen.lut.n1373 ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[0] ), .F0(\sine_gen.lut.n1373 ), 
    .F1(\sine_gen.lut.n10453 ));
  sine_gen_lut_SLICE_783 \sine_gen.lut.SLICE_783 ( .C1(\sine_gen.lut.n2202 ), 
    .B1(\sine_gen.address[5] ), .A1(\sine_gen.lut.n4266 ), 
    .D0(\sine_gen.address[4] ), .C0(\sine_gen.lut.n2028 ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.lut.n698 ), 
    .F0(\sine_gen.lut.n2202 ), .F1(\sine_gen.lut.n11941 ));
  sine_gen_lut_SLICE_785 \sine_gen.lut.SLICE_785 ( .D1(\sine_gen.lut.n2372 ), 
    .C1(\sine_gen.lut.n1446 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1446 ), .F1(\sine_gen.lut.n1522 ));
  sine_gen_lut_SLICE_787 \sine_gen.lut.SLICE_787 ( .D1(\sine_gen.address[10] ), 
    .C1(\sine_gen.lut.n11171 ), .B1(\sine_gen.address[14] ), 
    .A1(\sine_gen.address[12] ), .D0(\sine_gen.address[13] ), 
    .C0(\sine_gen.address[11] ), .F0(\sine_gen.lut.n11171 ), 
    .F1(\sine_gen.lut.n4920 ));
  sine_gen_lut_SLICE_789 \sine_gen.lut.SLICE_789 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1335 ), .A1(\sine_gen.lut.n1444 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1335 ), .F1(\sine_gen.lut.n1521 ));
  sine_gen_lut_SLICE_790 \sine_gen.lut.SLICE_790 ( .D1(\sine_gen.address[0] ), 
    .C1(\sine_gen.address[2] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[1] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1444 ), 
    .F1(\sine_gen.lut.n3918 ));
  sine_gen_lut_SLICE_791 \sine_gen.lut.SLICE_791 ( .C1(\sine_gen.lut.n1442 ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n1318 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1442 ), .F1(\sine_gen.lut.n1519 ));
  sine_gen_lut_SLICE_793 \sine_gen.lut.SLICE_793 ( .D1(\sine_gen.lut.n4233 ), 
    .C1(\sine_gen.lut.n348 ), .B1(\sine_gen.lut.n13 ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n348 ), 
    .F1(\sine_gen.lut.n11710 ));
  sine_gen_lut_SLICE_795 \sine_gen.lut.SLICE_795 ( .D1(\sine_gen.address[9] ), 
    .C1(\sine_gen.lut.n12129 ), .B1(\sine_gen.address[8] ), 
    .A1(\sine_gen.lut.n862 ), .D0(\sine_gen.lut.n62 ), 
    .C0(\sine_gen.address[6] ), .B0(\sine_gen.address[7] ), 
    .A0(\sine_gen.address[5] ), .F0(\sine_gen.lut.n12129 ), 
    .F1(\sine_gen.lut.n15232 ));
  sine_gen_lut_SLICE_796 \sine_gen.lut.SLICE_796 ( .D1(\sine_gen.lut.n905 ), 
    .C1(\sine_gen.lut.n862 ), .A1(\sine_gen.address[8] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.lut.n4301 ), 
    .B0(\sine_gen.address[7] ), .A0(\sine_gen.lut.n501 ), 
    .F0(\sine_gen.lut.n862 ), .F1(\sine_gen.lut.n11612 ));
  sine_gen_lut_SLICE_797 \sine_gen.lut.SLICE_797 ( .D1(\sine_gen.lut.n1772 ), 
    .C1(\sine_gen.lut.n1773 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1773 ), .F1(\sine_gen.lut.n1845 ));
  sine_gen_lut_SLICE_801 \sine_gen.lut.SLICE_801 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n7612 ), .B1(\sine_gen.address[4] ), 
    .A1(\sine_gen.address[6] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n7612 ), 
    .F1(\sine_gen.lut.n898 ));
  sine_gen_lut_SLICE_804 \sine_gen.lut.SLICE_804 ( .D1(\sine_gen.address[6] ), 
    .C1(\sine_gen.lut.n7659 ), .A1(\sine_gen.address[7] ), 
    .D0(\sine_gen.address[5] ), .C0(\sine_gen.address[4] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.lut.n7616 ), 
    .F0(\sine_gen.lut.n7659 ), .F1(\sine_gen.lut.n12015 ));
  sine_gen_lut_SLICE_807 \sine_gen.lut.SLICE_807 ( .D1(\sine_gen.lut.n9329 ), 
    .C1(\sine_gen.lut.n9328 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n9328 ), .F1(\sine_gen.lut.n9330 ));
  sine_gen_lut_SLICE_809 \sine_gen.lut.SLICE_809 ( .C1(\sine_gen.lut.n15085 ), 
    .B1(\sine_gen.lut.n7675 ), .A1(\sine_gen.address[6] ), 
    .D0(\sine_gen.lut.n2157 ), .C0(\sine_gen.lut.n15082 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n3918 ), 
    .F0(\sine_gen.lut.n15085 ), .F1(\sine_gen.lut.n11801 ));
  sine_gen_lut_SLICE_811 \sine_gen.lut.SLICE_811 ( .D1(\sine_gen.lut.n11782 ), 
    .C1(\sine_gen.lut.n11783 ), .B1(\sine_gen.address[9] ), 
    .A1(\sine_gen.address[8] ), .D0(\sine_gen.address[6] ), 
    .C0(\sine_gen.lut.n7695 ), .B0(\sine_gen.address[7] ), 
    .A0(\sine_gen.lut.n4 ), .F0(\sine_gen.lut.n11783 ), 
    .F1(\sine_gen.lut.n14878 ));
  sine_gen_lut_SLICE_814 \sine_gen.lut.SLICE_814 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1095 ), .B1(\sine_gen.lut.n2028 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1095 ), .F1(\sine_gen.lut.n1166 ));
  sine_gen_lut_SLICE_817 \sine_gen.lut.SLICE_817 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2140 ), .B1(\sine_gen.lut.n2139 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2140 ), .F1(\sine_gen.lut.n11812 ));
  sine_gen_lut_SLICE_818 \sine_gen.lut.SLICE_818 ( .D1(\sine_gen.address[2] ), 
    .C1(\sine_gen.address[0] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n2139 ), 
    .F1(\sine_gen.lut.n2135 ));
  sine_gen_lut_SLICE_819 \sine_gen.lut.SLICE_819 ( .D1(\sine_gen.lut.n2135 ), 
    .C1(\sine_gen.lut.n2461 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n2461 ), .F1(\sine_gen.lut.n11810 ));
  sine_gen_lut_SLICE_821 \sine_gen.lut.SLICE_821 ( .D1(\sine_gen.lut.n2137 ), 
    .C1(\sine_gen.lut.n2138 ), .B1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n2138 ), .F1(\sine_gen.lut.n11809 ));
  sine_gen_lut_SLICE_822 \sine_gen.lut.SLICE_822 ( .D1(\sine_gen.address[1] ), 
    .C1(\sine_gen.address[2] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[2] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n2137 ), 
    .F1(\sine_gen.lut.n2025 ));
  sine_gen_lut_SLICE_823 \sine_gen.lut.SLICE_823 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2477 ), .A1(\sine_gen.lut.n2028 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2477 ), .F1(\sine_gen.lut.n2493 ));
  sine_gen_lut_SLICE_827 \sine_gen.lut.SLICE_827 ( .C0(\sine_gen.lut.n2493 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n2235 ), 
    .F0(\sine_gen.lut.n2269 ));
  sine_gen_lut_SLICE_829 \sine_gen.lut.SLICE_829 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1803 ), .A1(\sine_gen.lut.n1423 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1803 ), .F1(\sine_gen.lut.n1867 ));
  sine_gen_lut_SLICE_830 \sine_gen.lut.SLICE_830 ( .D1(\sine_gen.address[0] ), 
    .C1(\sine_gen.address[2] ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[1] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n1423 ), 
    .F1(\sine_gen.lut.n2453 ));
  sine_gen_lut_SLICE_831 \sine_gen.lut.SLICE_831 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n11836 ), .B1(\sine_gen.lut.n11837 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n11836 ), .F1(\sine_gen.lut.n11838 ));
  sine_gen_lut_SLICE_834 \sine_gen.lut.SLICE_834 ( .D1(\sine_gen.address[0] ), 
    .C1(\sine_gen.address[1] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .F0(\sine_gen.lut.n1684 ), 
    .F1(\sine_gen.lut.n11885 ));
  sine_gen_lut_SLICE_836 \sine_gen.lut.SLICE_836 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1127 ), .A1(\sine_gen.lut.n1083 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1083 ), .F1(\sine_gen.lut.n1160 ));
  sine_gen_lut_SLICE_837 \sine_gen.lut.SLICE_837 ( .C1(\sine_gen.lut.n1023 ), 
    .B1(\sine_gen.address[7] ), .A1(\sine_gen.lut.n7695 ), 
    .D0(\sine_gen.address[6] ), .C0(\sine_gen.lut.n1003 ), 
    .A0(\sine_gen.lut.n4 ), .F0(\sine_gen.lut.n1023 ), 
    .F1(\sine_gen.lut.n11666 ));
  sine_gen_lut_SLICE_839 \sine_gen.lut.SLICE_839 ( .D1(\sine_gen.lut.n7697 ), 
    .C1(\sine_gen.lut.n1217 ), .B1(\sine_gen.address[6] ), 
    .D0(\sine_gen.lut.n4237 ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[4] ), .A0(\sine_gen.address[5] ), 
    .F0(\sine_gen.lut.n1217 ), .F1(\sine_gen.lut.n11753 ));
  sine_gen_lut_SLICE_841 \sine_gen.lut.SLICE_841 ( .D1(\sine_gen.address[5] ), 
    .C1(\sine_gen.lut.n4211 ), .B1(\sine_gen.lut.n7598 ), 
    .A1(\sine_gen.lut.n7701 ), .C0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[4] ), .F0(\sine_gen.lut.n4211 ), 
    .F1(\sine_gen.lut.n11993 ));
  sine_gen_lut_SLICE_847 \sine_gen.lut.SLICE_847 ( .C1(\sine_gen.lut.n1460 ), 
    .B1(\sine_gen.lut.n1459 ), .A1(\sine_gen.address[4] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1460 ), .F1(\sine_gen.lut.n1530 ));
  sine_gen_lut_SLICE_849 \sine_gen.lut.SLICE_849 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1318 ), .B1(\sine_gen.lut.n7751 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1318 ), .F1(\sine_gen.lut.n1497 ));
  sine_gen_lut_SLICE_851 \sine_gen.lut.SLICE_851 ( .C1(\sine_gen.lut.n1452 ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n1451 ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1452 ), .F1(\sine_gen.lut.n1526 ));
  sine_gen_lut_SLICE_853 \sine_gen.lut.SLICE_853 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1122 ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[1] ), .B0(\sine_gen.address[0] ), 
    .A0(\sine_gen.address[3] ), .F0(\sine_gen.lut.n1122 ), 
    .F1(\sine_gen.lut.n12282 ));
  sine_gen_lut_SLICE_855 \sine_gen.lut.SLICE_855 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n1116 ), .B1(\sine_gen.lut.n1112 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1116 ), .F1(\sine_gen.lut.n11656 ));
  sine_gen_lut_SLICE_857 \sine_gen.lut.SLICE_857 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n7653 ), .A1(\sine_gen.lut.n1109 ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1109 ), .F1(\sine_gen.lut.n7666 ));
  sine_gen_lut_SLICE_860 \sine_gen.lut.SLICE_860 ( .C1(\sine_gen.lut.n11934 ), 
    .B1(\sine_gen.lut.n14581 ), .A1(\sine_gen.address[8] ), 
    .C0(\sine_gen.lut.n11933 ), .B0(\sine_gen.lut.n14893 ), 
    .A0(\sine_gen.address[7] ), .F0(\sine_gen.lut.n11934 ), 
    .F1(\sine_gen.lut.n11936 ));
  sine_gen_lut_SLICE_861 \sine_gen.lut.SLICE_861 ( .C1(\sine_gen.lut.n4267 ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.lut.n2052 ), 
    .D0(\sine_gen.address[4] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n4267 ), .F1(\sine_gen.lut.n4268 ));
  sine_gen_lut_SLICE_864 \sine_gen.lut.SLICE_864 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n7616 ), .B1(\sine_gen.address[5] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n7616 ), .F1(\sine_gen.lut.n841 ));
  sine_gen_lut_SLICE_867 \sine_gen.lut.SLICE_867 ( .D1(\sine_gen.lut.n7616 ), 
    .C1(\sine_gen.address[4] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.lut.n2028 ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[4] ), .A0(\sine_gen.lut.n7616 ), 
    .F0(\sine_gen.lut.n840 ), .F1(\sine_gen.lut.n2330 ));
  sine_gen_lut_SLICE_869 \sine_gen.lut.SLICE_869 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n4237 ), .B1(\sine_gen.address[1] ), 
    .A1(\sine_gen.address[5] ), .D0(\sine_gen.address[3] ), 
    .A0(\sine_gen.address[2] ), .F0(\sine_gen.lut.n4237 ), 
    .F1(\sine_gen.lut.n12007 ));
  sine_gen_lut_SLICE_870 \sine_gen.lut.SLICE_870 ( .D1(\sine_gen.lut.n4233 ), 
    .C1(\sine_gen.address[1] ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[4] ), .D0(\sine_gen.address[4] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[1] ), 
    .A0(\sine_gen.lut.n4237 ), .F0(\sine_gen.lut.n2238 ), 
    .F1(\sine_gen.lut.n1525 ));
  sine_gen_lut_SLICE_874 \sine_gen.lut.SLICE_874 ( .D1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[1] ), .D0(\sine_gen.address[3] ), 
    .C0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1127 ), .F1(\sine_gen.lut.n1986 ));
  sine_gen_lut_SLICE_875 \sine_gen.lut.SLICE_875 ( .D1(\sine_gen.address[4] ), 
    .C1(\sine_gen.lut.n2111 ), .B1(\sine_gen.lut.n2453 ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n2111 ), .F1(\sine_gen.lut.n2195 ));
  tw_gen_SLICE_877 \tw_gen.SLICE_877 ( .D1(\tri_wave[2] ), .C1(\tw_gen.n1023 ), 
    .A1(\tw_gen.n1060[15] ), .D0(\tw_gen.n963 ), .C0(\tw_gen.n1000[15] ), 
    .B0(\tri_wave[3] ), .F0(\tw_gen.n1023 ), .F1(\tw_gen.n1083 ));
  tw_gen_SLICE_880 \tw_gen.SLICE_880 ( .D0(\tw_gen.n187 ), .C0(\tw_gen.n485 ), 
    .B0(\tw_gen.n486 ), .A0(\tw_gen.n481 ), .F0(\tw_gen.n7 ));
  tw_gen_SLICE_881 \tw_gen.SLICE_881 ( .C1(\tw_gen.n580[12] ), 
    .B1(\tri_wave[10] ), .A1(\tw_gen.n546 ), .D0(\tw_gen.n520[12] ), 
    .C0(\tw_gen.n486 ), .A0(\tri_wave[11] ), .F0(\tw_gen.n546 ), 
    .F1(\tw_gen.n606 ));
  tw_gen_SLICE_882 \tw_gen.SLICE_882 ( .D1(\tw_gen.n188 ), .B1(\tw_gen.n546 ), 
    .A1(\tw_gen.n547 ), .D0(\tw_gen.n187 ), .C0(\tri_wave[11] ), 
    .B0(\tw_gen.n520[11] ), .F0(\tw_gen.n547 ), .F1(\tw_gen.n7588 ));
  tw_gen_SLICE_883 \tw_gen.SLICE_883 ( .C1(\tri_wave[5] ), .B1(\tw_gen.n851 ), 
    .A1(\tw_gen.n880[7] ), .C0(\tri_wave[6] ), .B0(\tw_gen.n791 ), 
    .A0(\tw_gen.n820[7] ), .F0(\tw_gen.n851 ), .F1(\tw_gen.n911 ));
  tw_gen_SLICE_884 \tw_gen.SLICE_884 ( .D0(\tw_gen.n908 ), .C0(\tw_gen.n903 ), 
    .B0(\tw_gen.n909 ), .A0(\tw_gen.n911 ), .F0(\tw_gen.n21_adj_199 ));
  tw_gen_SLICE_886 \tw_gen.SLICE_886 ( .D1(\tw_gen.n607 ), .C1(\tw_gen.n189 ), 
    .B1(\tw_gen.n605 ), .A1(\tw_gen.n608 ), .D0(\tw_gen.n724 ), 
    .C0(\tw_gen.n722 ), .B0(\tw_gen.n726 ), .A0(\tw_gen.n727 ), 
    .F0(\tw_gen.n17 ), .F1(\tw_gen.n9 ));
  tw_gen_SLICE_887 \tw_gen.SLICE_887 ( .D1(\tw_gen.n1000[7] ), 
    .C1(\tw_gen.n971 ), .A1(\tri_wave[3] ), .D0(\tri_wave[4] ), 
    .C0(\tw_gen.n911 ), .B0(\tw_gen.n940[7] ), .F0(\tw_gen.n971 ), 
    .F1(\tw_gen.n1031 ));
  tw_gen_SLICE_890 \tw_gen.SLICE_890 ( .D1(\tw_gen.n1082 ), 
    .C1(\tw_gen.n1091 ), .B1(\tw_gen.n1083 ), .A1(\tw_gen.n1080 ), 
    .D0(\tri_wave[2] ), .C0(\tw_gen.n1031 ), .B0(\tw_gen.n1060[7] ), 
    .F0(\tw_gen.n1091 ), .F1(\tw_gen.n27_adj_187 ));
  tw_gen_SLICE_891 \tw_gen.SLICE_891 ( .D1(\tri_wave[6] ), .C1(\tw_gen.n786 ), 
    .A1(\tw_gen.n820[12] ), .D0(\tri_wave[7] ), .C0(\tw_gen.n760[12] ), 
    .A0(\tw_gen.n726 ), .F0(\tw_gen.n786 ), .F1(\tw_gen.n846 ));
  tw_gen_SLICE_892 \tw_gen.SLICE_892 ( .D0(\tw_gen.n780 ), .C0(\tw_gen.n781 ), 
    .B0(\tw_gen.n786 ), .A0(\tw_gen.n788 ), .F0(\tw_gen.n19_adj_193 ));
  tw_gen_SLICE_894 \tw_gen.SLICE_894 ( .D1(\tw_gen.n847 ), 
    .C1(\tw_gen.n20_adj_194 ), .B1(\tw_gen.n849 ), .A1(\tw_gen.n13_adj_195 ), 
    .D0(\tw_gen.n850 ), .C0(\tw_gen.n848 ), .B0(\tw_gen.n846 ), 
    .A0(\tw_gen.n841 ), .F0(\tw_gen.n20_adj_194 ), .F1(\tw_gen.n22 ));
  tw_gen_SLICE_895 \tw_gen.SLICE_895 ( .C1(\tw_gen.n906 ), 
    .B1(\tw_gen.n940[12] ), .A1(\tri_wave[4] ), .C0(\tw_gen.n846 ), 
    .B0(\tw_gen.n880[12] ), .A0(\tri_wave[5] ), .F0(\tw_gen.n906 ), 
    .F1(\tw_gen.n966 ));
  tw_gen_SLICE_896 \tw_gen.SLICE_896 ( .D1(\tw_gen.n906 ), 
    .C1(\tw_gen.n14_adj_197 ), .B1(\tw_gen.n902 ), .A1(\tw_gen.n904 ), 
    .D0(\tw_gen.n907 ), .C0(\tw_gen.n912 ), .B0(\tw_gen.n194 ), 
    .A0(\tw_gen.n913 ), .F0(\tw_gen.n14_adj_197 ), .F1(\tw_gen.n23_adj_200 ));
  tw_gen_SLICE_898 \tw_gen.SLICE_898 ( .D0(\tw_gen.n967 ), .C0(\tw_gen.n966 ), 
    .B0(\tw_gen.n972 ), .A0(\tw_gen.n964 ), .F0(\tw_gen.n24_adj_202 ));
  tw_gen_SLICE_900 \tw_gen.SLICE_900 ( .D1(\tw_gen.n664 ), .C1(\tw_gen.n10 ), 
    .B1(\tw_gen.n662 ), .A1(\tw_gen.n666 ), .D0(\tw_gen.n668 ), 
    .C0(\tw_gen.n190 ), .B0(\tw_gen.n669 ), .A0(\tw_gen.n667 ), 
    .F0(\tw_gen.n10 ), .F1(\tw_gen.n16 ));
  tw_gen_SLICE_901 \tw_gen.SLICE_901 ( .D1(\tw_gen.n760[9] ), 
    .C1(\tw_gen.n729 ), .A1(\tri_wave[7] ), .C0(\tw_gen.n669 ), 
    .B0(\tw_gen.n700[9] ), .A0(\tri_wave[8] ), .F0(\tw_gen.n729 ), 
    .F1(\tw_gen.n789 ));
  tw_gen_SLICE_902 \tw_gen.SLICE_902 ( .D1(\tw_gen.n191 ), .C1(\tw_gen.n729 ), 
    .A1(\tw_gen.n730 ), .D0(\tri_wave[8] ), .C0(\tw_gen.n190 ), 
    .A0(\tw_gen.n700[8] ), .F0(\tw_gen.n730 ), .F1(\tw_gen.n7542 ));
  tw_gen_SLICE_904 \tw_gen.SLICE_904 ( .D0(\tw_gen.n785 ), .C0(\tw_gen.n787 ), 
    .B0(\tw_gen.n784 ), .A0(\tw_gen.n789 ), .F0(\tw_gen.n18_adj_192 ));
  tw_gen_SLICE_905 \tw_gen.SLICE_905 ( .D1(\tw_gen.n880[9] ), 
    .C1(\tw_gen.n849 ), .A1(\tri_wave[5] ), .D0(\tri_wave[6] ), 
    .C0(\tw_gen.n789 ), .B0(\tw_gen.n820[9] ), .F0(\tw_gen.n849 ), 
    .F1(\tw_gen.n909 ));
  tw_gen_SLICE_908 \tw_gen.SLICE_908 ( .D1(\tri_wave[3] ), .C1(\tw_gen.n969 ), 
    .B1(\tw_gen.n1000[9] ), .D0(\tw_gen.n909 ), .C0(\tw_gen.n940[9] ), 
    .B0(\tri_wave[4] ), .F0(\tw_gen.n969 ), .F1(\tw_gen.n1029 ));
  tw_gen_SLICE_911 \tw_gen.SLICE_911 ( .D1(\tw_gen.n1060[12] ), 
    .C1(\tw_gen.n1026 ), .B1(\tri_wave[2] ), .D0(\tw_gen.n1000[12] ), 
    .C0(\tw_gen.n966 ), .A0(\tri_wave[3] ), .F0(\tw_gen.n1026 ), 
    .F1(\tw_gen.n1086 ));
  tw_gen_SLICE_913 \tw_gen.SLICE_913 ( .D1(\tw_gen.n1094 ), 
    .C1(\tw_gen.n1086 ), .B1(\tw_gen.n1087 ), .A1(\tw_gen.n1089 ), 
    .D0(\tri_wave[2] ), .C0(\tw_gen.n1029 ), .B0(\tw_gen.n1060[9] ), 
    .F0(\tw_gen.n1089 ), .F1(\tw_gen.n26_adj_186 ));
  tw_gen_SLICE_916 \tw_gen.SLICE_916 ( .C1(\tw_gen.n841 ), 
    .B1(\tw_gen.n880[17] ), .A1(\tri_wave[5] ), .D0(\tw_gen.n820[17] ), 
    .C0(\tw_gen.n781 ), .A0(\tri_wave[6] ), .F0(\tw_gen.n841 ), 
    .F1(\tw_gen.n901 ));
  tw_gen_SLICE_917 \tw_gen.SLICE_917 ( .D1(\tw_gen.n603 ), .C1(\tw_gen.n604 ), 
    .B1(\tw_gen.n602 ), .A1(\tw_gen.n600 ), .C0(\tw_gen.n544 ), 
    .B0(\tw_gen.n580[14] ), .A0(\tri_wave[10] ), .F0(\tw_gen.n604 ), 
    .F1(\tw_gen.n14 ));
  tw_gen_SLICE_919 \tw_gen.SLICE_919 ( .D1(\tw_gen.n700[14] ), 
    .C1(\tw_gen.n664 ), .B1(\tri_wave[8] ), .D0(\tw_gen.n640[14] ), 
    .C0(\tri_wave[9] ), .A0(\tw_gen.n604 ), .F0(\tw_gen.n664 ), 
    .F1(\tw_gen.n724 ));
  tw_gen_SLICE_925 \tw_gen.SLICE_925 ( .D1(\tw_gen.n1000[17] ), 
    .C1(\tw_gen.n961 ), .B1(\tri_wave[3] ), .D0(\tri_wave[4] ), 
    .C0(\tw_gen.n901 ), .A0(\tw_gen.n940[17] ), .F0(\tw_gen.n961 ), 
    .F1(\tw_gen.n1021 ));
  tw_gen_SLICE_927 \tw_gen.SLICE_927 ( .C1(\tw_gen.n908 ), 
    .B1(\tw_gen.n940[10] ), .A1(\tri_wave[4] ), .D0(\tw_gen.n880[10] ), 
    .C0(\tw_gen.n848 ), .B0(\tri_wave[5] ), .F0(\tw_gen.n908 ), 
    .F1(\tw_gen.n968 ));
  tw_gen_SLICE_928 \tw_gen.SLICE_928 ( .D1(\tri_wave[6] ), 
    .C1(\tw_gen.n820[10] ), .B1(\tw_gen.n788 ), .D0(\tw_gen.n760[10] ), 
    .C0(\tw_gen.n728 ), .B0(\tri_wave[7] ), .F0(\tw_gen.n788 ), 
    .F1(\tw_gen.n848 ));
  tw_gen_SLICE_931 \tw_gen.SLICE_931 ( .D1(\tri_wave[2] ), .C1(\tw_gen.n1024 ), 
    .B1(\tw_gen.n1060[14] ), .D0(\tw_gen.n1000[14] ), .C0(\tw_gen.n964 ), 
    .B0(\tri_wave[3] ), .F0(\tw_gen.n1024 ), .F1(\tw_gen.n1084 ));
  tw_gen_SLICE_933 \tw_gen.SLICE_933 ( .D1(\tw_gen.n1027 ), 
    .C1(\tw_gen.n1023 ), .B1(\tw_gen.n1032 ), .A1(\tw_gen.n1033 ), 
    .D0(\tw_gen.n1060[11] ), .C0(\tri_wave[2] ), .A0(\tw_gen.n1027 ), 
    .F0(\tw_gen.n1087 ), .F1(\tw_gen.n24_adj_208 ));
  tw_gen_SLICE_934 \tw_gen.SLICE_934 ( .C1(\tw_gen.n967 ), .B1(\tri_wave[3] ), 
    .A1(\tw_gen.n1000[11] ), .D0(\tri_wave[4] ), .C0(\tw_gen.n907 ), 
    .B0(\tw_gen.n940[11] ), .F0(\tw_gen.n967 ), .F1(\tw_gen.n1027 ));
  tw_gen_SLICE_935 \tw_gen.SLICE_935 ( .D1(\tri_wave[2] ), .C1(\tw_gen.n1035 ), 
    .A1(\tw_gen.n1060[3] ), .D0(\tri_wave[2] ), .C0(\tw_gen.n1021 ), 
    .B0(\tw_gen.n1060[17] ), .F0(\tw_gen.n1081 ), .F1(\tw_gen.n1095 ));
  tw_gen_SLICE_936 \tw_gen.SLICE_936 ( .D1(\tw_gen.n1081 ), 
    .C1(\tw_gen.n7572 ), .B1(\tw_gen.n1093 ), .A1(\tw_gen.n1085 ), 
    .C0(\tw_gen.n1096 ), .B0(\tw_gen.n197 ), .A0(\tw_gen.n1095 ), 
    .F0(\tw_gen.n7572 ), .F1(\tw_gen.n25_adj_188 ));
  tw_gen_SLICE_937 \tw_gen.SLICE_937 ( .D1(\tw_gen.n1120[13] ), 
    .C1(\tw_gen.n1085 ), .A1(\tri_wave[1] ), .D0(\tw_gen.n1060[13] ), 
    .C0(\tw_gen.n1025 ), .B0(\tri_wave[2] ), .F0(\tw_gen.n1085 ), 
    .F1(\tw_gen.n27 ));
  tw_gen_SLICE_939 \tw_gen.SLICE_939 ( .D1(\tw_gen.n1120[10] ), 
    .C1(\tri_wave[1] ), .B1(\tw_gen.n1088 ), .D0(\tw_gen.n1120[9] ), 
    .B0(\tri_wave[1] ), .A0(\tw_gen.n1089 ), .F0(\tw_gen.n19 ), 
    .F1(\tw_gen.n21 ));
  tw_gen_SLICE_940 \tw_gen.SLICE_940 ( .D1(\tw_gen.n21 ), .C1(\tw_gen.n15 ), 
    .B1(\tw_gen.n27 ), .A1(\tw_gen.n19 ), .D0(\tw_gen.n1120[7] ), 
    .C0(\tri_wave[1] ), .B0(\tw_gen.n1091 ), .F0(\tw_gen.n15 ), 
    .F1(\tw_gen.n28 ));
  tw_gen_SLICE_941 \tw_gen.SLICE_941 ( .D1(\tw_gen.n192 ), .C1(\tw_gen.n791 ), 
    .B1(\tw_gen.n783 ), .A1(\tw_gen.n790 ), .D0(\tri_wave[7] ), 
    .C0(\tw_gen.n760[7] ), .A0(\tw_gen.n191 ), .F0(\tw_gen.n791 ), 
    .F1(\tw_gen.n12_adj_191 ));
  tw_gen_SLICE_944 \tw_gen.SLICE_944 ( .D0(\tw_gen.n851 ), .C0(\tw_gen.n193 ), 
    .B0(\tw_gen.n845 ), .A0(\tw_gen.n852 ), .F0(\tw_gen.n13_adj_195 ));
  tw_gen_SLICE_946 \tw_gen.SLICE_946 ( .D1(\tw_gen.n186 ), .C1(\tw_gen.n424 ), 
    .B1(\tw_gen.n423 ), .A1(\tw_gen.n425 ), .D0(\tw_gen.n400[14] ), 
    .C0(tri_wave_14__N_2), .B0(\tw_gen.n184 ), .A0(tri_wave_13__N_3), 
    .F0(\tw_gen.n424 ), .F1(\tw_gen.n6 ));
  tw_gen_SLICE_947 \tw_gen.SLICE_947 ( .D1(\tri_wave[11] ), 
    .C1(\tw_gen.n520[18] ), .A1(\tw_gen.n480 ), .D0(\tri_wave[12] ), 
    .C0(\tw_gen.n420 ), .A0(\tw_gen.n460[18] ), .F0(\tw_gen.n480 ), 
    .F1(\tw_gen.n540 ));
  tw_gen_SLICE_949 \tw_gen.SLICE_949 ( .D1(\tw_gen.n640[18] ), 
    .C1(\tri_wave[9] ), .B1(\tw_gen.n600 ), .D0(\tri_wave[10] ), 
    .C0(\tw_gen.n540 ), .B0(\tw_gen.n580[18] ), .F0(\tw_gen.n600 ), 
    .F1(\tw_gen.n660 ));
  tw_gen_SLICE_953 \tw_gen.SLICE_953 ( .D1(\tw_gen.n840 ), 
    .C1(\tw_gen.n880[18] ), .A1(\tri_wave[5] ), .D0(\tw_gen.n820[18] ), 
    .C0(\tw_gen.n780 ), .A0(\tri_wave[6] ), .F0(\tw_gen.n840 ), 
    .F1(\tw_gen.n900 ));
  tw_gen_SLICE_959 \tw_gen.SLICE_959 ( .C1(\tw_gen.n700[16] ), 
    .B1(\tw_gen.n662 ), .A1(\tri_wave[8] ), .D0(\tri_wave[9] ), 
    .C0(\tw_gen.n602 ), .A0(\tw_gen.n640[16] ), .F0(\tw_gen.n662 ), 
    .F1(\tw_gen.n722 ));
  tw_gen_SLICE_962 \tw_gen.SLICE_962 ( .D1(\tw_gen.n1060[16] ), 
    .C1(\tw_gen.n1022 ), .A1(\tri_wave[2] ), .D0(\tw_gen.n1000[16] ), 
    .C0(\tw_gen.n962 ), .A0(\tri_wave[3] ), .F0(\tw_gen.n1022 ), 
    .F1(\tw_gen.n1082 ));
  tw_gen_SLICE_963 \tw_gen.SLICE_963 ( .D1(tri_wave_13__N_3), 
    .C1(\tw_gen.n361 ), .B1(\tw_gen.n400[17] ), .D0(\tw_gen.n32_adj_211 ), 
    .C0(\tw_gen.n301 ), .B0(\tw_gen.n11135 ), .A0(\tw_gen.n3043 ), 
    .F0(\tw_gen.n361 ), .F1(\tw_gen.n421 ));
  tw_gen_SLICE_965 \tw_gen.SLICE_965 ( .D1(\tw_gen.n1035 ), 
    .C1(\tw_gen.n1034 ), .B1(\tw_gen.n196 ), .A1(\tw_gen.n1031 ), 
    .C0(\tri_wave[3] ), .B0(\tw_gen.n1000[3] ), .A0(\tw_gen.n195 ), 
    .F0(\tw_gen.n1035 ), .F1(\tw_gen.n16_adj_207 ));
  tw_gen_SLICE_969 \tw_gen.SLICE_969 ( .C1(\tw_gen.n668 ), 
    .B1(\tw_gen.n700[10] ), .A1(\tri_wave[8] ), .D0(\tw_gen.n640[10] ), 
    .C0(\tw_gen.n608 ), .B0(\tri_wave[9] ), .F0(\tw_gen.n668 ), 
    .F1(\tw_gen.n728 ));
  tw_gen_SLICE_972 \tw_gen.SLICE_972 ( .D1(\tri_wave[9] ), 
    .B1(\tw_gen.n640[11] ), .A1(\tw_gen.n607 ), .C0(\tw_gen.n580[11] ), 
    .B0(\tri_wave[10] ), .A0(\tw_gen.n547 ), .F0(\tw_gen.n607 ), 
    .F1(\tw_gen.n667 ));
  tw_gen_SLICE_974 \tw_gen.SLICE_974 ( .C1(\tw_gen.n760[11] ), 
    .B1(\tri_wave[7] ), .A1(\tw_gen.n727 ), .D0(\tri_wave[8] ), 
    .C0(\tw_gen.n667 ), .B0(\tw_gen.n700[11] ), .F0(\tw_gen.n727 ), 
    .F1(\tw_gen.n787 ));
  tw_gen_SLICE_976 \tw_gen.SLICE_976 ( .D1(tri_wave_13__N_3), 
    .C1(\tw_gen.n360 ), .A1(\tw_gen.n400[18] ), .D0(\tw_gen.n3043 ), 
    .C0(\tw_gen.n32_adj_211 ), .B0(\tw_gen.n11135 ), .A0(\tw_gen.n301 ), 
    .F0(\tw_gen.n360 ), .F1(\tw_gen.n420 ));
  tw_gen_SLICE_978 \tw_gen.SLICE_978 ( .D1(\tri_wave[5] ), .C1(\tw_gen.n847 ), 
    .B1(\tw_gen.n880[11] ), .D0(\tw_gen.n820[11] ), .C0(\tw_gen.n787 ), 
    .A0(\tri_wave[6] ), .F0(\tw_gen.n847 ), .F1(\tw_gen.n907 ));
  tw_gen_SLICE_979 \tw_gen.SLICE_979 ( .C1(\tw_gen.n974 ), .B1(\tw_gen.n195 ), 
    .A1(\tw_gen.n973 ), .C0(\tw_gen.n194 ), .B0(\tri_wave[4] ), 
    .A0(\tw_gen.n940[4] ), .F0(\tw_gen.n974 ), .F1(\tw_gen.n7560 ));
  tw_gen_SLICE_980 \tw_gen.SLICE_980 ( .D1(\tw_gen.n1060[4] ), 
    .C1(\tw_gen.n1034 ), .B1(\tri_wave[2] ), .D0(\tw_gen.n1000[4] ), 
    .B0(\tri_wave[3] ), .A0(\tw_gen.n974 ), .F0(\tw_gen.n1034 ), 
    .F1(\tw_gen.n1094 ));
  tw_gen_SLICE_982 \tw_gen.SLICE_982 ( .D1(\tw_gen.n940[6] ), 
    .C1(\tw_gen.n912 ), .A1(\tri_wave[4] ), .D0(\tri_wave[5] ), 
    .C0(\tw_gen.n852 ), .A0(\tw_gen.n880[6] ), .F0(\tw_gen.n912 ), 
    .F1(\tw_gen.n972 ));
  tw_gen_SLICE_983 \tw_gen.SLICE_983 ( .C1(\tw_gen.n700[15] ), 
    .B1(\tri_wave[8] ), .A1(\tw_gen.n663 ), .D0(\tw_gen.n640[15] ), 
    .C0(\tw_gen.n603 ), .B0(\tri_wave[9] ), .F0(\tw_gen.n663 ), 
    .F1(\tw_gen.n723 ));
  tw_gen_SLICE_985 \tw_gen.SLICE_985 ( .D1(\tri_wave[6] ), .C1(\tw_gen.n783 ), 
    .B1(\tw_gen.n820[15] ), .C0(\tw_gen.n760[15] ), .B0(\tri_wave[7] ), 
    .A0(\tw_gen.n723 ), .F0(\tw_gen.n783 ), .F1(\tw_gen.n843 ));
  tw_gen_SLICE_987 \tw_gen.SLICE_987 ( .C1(\tw_gen.n913 ), .B1(\tri_wave[4] ), 
    .A1(\tw_gen.n940[5] ), .D0(\tw_gen.n880[5] ), .C0(\tri_wave[5] ), 
    .B0(\tw_gen.n193 ), .F0(\tw_gen.n913 ), .F1(\tw_gen.n973 ));
  tw_gen_SLICE_992 \tw_gen.SLICE_992 ( .D1(\tw_gen.n1060[6] ), 
    .C1(\tw_gen.n1032 ), .B1(\tri_wave[2] ), .D0(\tw_gen.n1000[6] ), 
    .C0(\tw_gen.n972 ), .A0(\tri_wave[3] ), .F0(\tw_gen.n1032 ), 
    .F1(\tw_gen.n1092 ));
  tw_gen_SLICE_993 \tw_gen.SLICE_993 ( .D1(\tri_wave[2] ), 
    .C1(\tw_gen.n1060[5] ), .A1(\tw_gen.n1033 ), .D0(\tri_wave[3] ), 
    .C0(\tw_gen.n973 ), .A0(\tw_gen.n1000[5] ), .F0(\tw_gen.n1033 ), 
    .F1(\tw_gen.n1093 ));
  tw_gen_SLICE_997 \tw_gen.SLICE_997 ( .D1(\tw_gen.n520[13] ), 
    .C1(\tw_gen.n485 ), .A1(\tri_wave[11] ), .D0(\tri_wave[12] ), 
    .C0(\tw_gen.n425 ), .B0(\tw_gen.n460[13] ), .F0(\tw_gen.n485 ), 
    .F1(\tw_gen.n545 ));
  tw_gen_SLICE_999 \tw_gen.SLICE_999 ( .D1(\tri_wave[7] ), .C1(\tw_gen.n725 ), 
    .A1(\tw_gen.n760[13] ), .C0(\tw_gen.n700[13] ), .B0(\tri_wave[8] ), 
    .A0(\tw_gen.n665 ), .F0(\tw_gen.n725 ), .F1(\tw_gen.n785 ));
  tw_gen_SLICE_1001 \tw_gen.SLICE_1001 ( .C1(\tw_gen.n880[13] ), 
    .B1(\tri_wave[5] ), .A1(\tw_gen.n845 ), .D0(\tw_gen.n820[13] ), 
    .C0(\tw_gen.n785 ), .B0(\tri_wave[6] ), .F0(\tw_gen.n845 ), 
    .F1(\tw_gen.n905 ));
  tw_gen_SLICE_1003 \tw_gen.SLICE_1003 ( .D1(\tw_gen.n1000[13] ), 
    .C1(\tw_gen.n965 ), .B1(\tri_wave[3] ), .D0(\tw_gen.n940[13] ), 
    .C0(\tri_wave[4] ), .B0(\tw_gen.n905 ), .F0(\tw_gen.n965 ), 
    .F1(\tw_gen.n1025 ));
  tw_gen_SLICE_1005 \tw_gen.SLICE_1005 ( .D0(\tw_gen.n544 ), 
    .C0(\tw_gen.n540 ), .B0(\tw_gen.n541 ), .A0(\tw_gen.n545 ), 
    .F0(\tw_gen.n12 ));
  tw_gen_SLICE_1007 \tw_gen.SLICE_1007 ( .D1(\tri_wave[10] ), 
    .C1(\tw_gen.n543 ), .B1(\tw_gen.n580[15] ), .D0(\tri_wave[11] ), 
    .B0(\tw_gen.n483 ), .A0(\tw_gen.n520[15] ), .F0(\tw_gen.n543 ), 
    .F1(\tw_gen.n603 ));
  tw_gen_SLICE_1009 \tw_gen.SLICE_1009 ( .D1(\tw_gen.n640[17] ), 
    .C1(\tw_gen.n601 ), .A1(\tri_wave[9] ), .C0(\tw_gen.n580[17] ), 
    .B0(\tw_gen.n541 ), .A0(\tri_wave[10] ), .F0(\tw_gen.n601 ), 
    .F1(\tw_gen.n661 ));
  tw_gen_SLICE_1012 \tw_gen.SLICE_1012 ( .D1(\tw_gen.n820[8] ), 
    .C1(\tw_gen.n790 ), .A1(\tri_wave[6] ), .D0(\tw_gen.n730 ), 
    .B0(\tri_wave[7] ), .A0(\tw_gen.n760[8] ), .F0(\tw_gen.n790 ), 
    .F1(\tw_gen.n850 ));
  tw_gen_SLICE_1014 \tw_gen.SLICE_1014 ( .D1(\tri_wave[4] ), 
    .C1(\tw_gen.n940[8] ), .A1(\tw_gen.n910 ), .D0(\tw_gen.n880[8] ), 
    .C0(\tw_gen.n850 ), .B0(\tri_wave[5] ), .F0(\tw_gen.n910 ), 
    .F1(\tw_gen.n970 ));
  tw_gen_SLICE_1017 \tw_gen.SLICE_1017 ( .D0(\tw_gen.internal_count[11] ), 
    .C0(\tw_gen.internal_count[13] ), .B0(\tw_gen.internal_count[10] ), 
    .A0(\tw_gen.internal_count[3] ), .F0(\tw_gen.n26_adj_212 ));
  tw_gen_SLICE_1018 \tw_gen.SLICE_1018 ( .D1(\tw_gen.n24_adj_213 ), 
    .C1(\tw_gen.n23_adj_215 ), .B1(\tw_gen.n25_adj_214 ), 
    .A1(\tw_gen.n26_adj_212 ), .C0(\tw_gen.internal_count[7] ), 
    .B0(\tw_gen.internal_count[15] ), .A0(\tw_gen.internal_count[9] ), 
    .F0(\tw_gen.n23_adj_215 ), .F1(\tw_gen.n31 ));
  tw_gen_SLICE_1021 \tw_gen.SLICE_1021 ( .D1(\tri_wave[4] ), 
    .C1(\tw_gen.n904 ), .A1(\tw_gen.n940[14] ), .C0(\tw_gen.n844 ), 
    .B0(\tw_gen.n880[14] ), .A0(\tri_wave[5] ), .F0(\tw_gen.n904 ), 
    .F1(\tw_gen.n964 ));
  comp2_SLICE_1024 \comp2.SLICE_1024 ( 
    .DI1(\sine_gen.data[14].sig_015.FeedThruLUT ), .C1(\sine_gen.data[14] ), 
    .D0(\comp2.n28 ), .C0(\tri_wave[15] ), .B0(\sine_wave2[14] ), 
    .A0(tri_wave_14__N_2), .CE(\sine_gen.n4479 ), .CLK(clk_c), 
    .Q1(\sine_wave2[14] ), .F0(Vb_c_N_162), 
    .F1(\sine_gen.data[14].sig_015.FeedThruLUT ));
  sine_gen_lut_SLICE_1026 \sine_gen.lut.SLICE_1026 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n12033 ), .F1(\sine_gen.lut.n11890 ));
  sine_gen_lut_SLICE_1028 \sine_gen.lut.SLICE_1028 ( 
    .D1(\sine_gen.address[0] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n12162 ), .F1(\sine_gen.lut.n1418 ));
  sine_gen_lut_SLICE_1030 \sine_gen.lut.SLICE_1030 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n12230 ), .F1(\sine_gen.lut.n1417 ));
  sine_gen_lut_SLICE_1035 \sine_gen.lut.SLICE_1035 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1415 ), .F1(\sine_gen.lut.n12154 ));
  sine_gen_lut_SLICE_1037 \sine_gen.lut.SLICE_1037 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[4] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[4] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n11630 ), .F1(\sine_gen.lut.n1153 ));
  sine_gen_lut_SLICE_1044 \sine_gen.lut.SLICE_1044 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n12062 ), .F1(\sine_gen.lut.n11881 ));
  sine_gen_lut_SLICE_1048 \sine_gen.lut.SLICE_1048 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n12066 ), .F1(\sine_gen.lut.n1430 ));
  sine_gen_lut_SLICE_1054 \sine_gen.lut.SLICE_1054 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n12278 ), .F1(\sine_gen.lut.n716 ));
  sine_gen_lut_SLICE_1056 \sine_gen.lut.SLICE_1056 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1431 ), .F1(\sine_gen.lut.n12276 ));
  sine_gen_lut_SLICE_1058 \sine_gen.lut.SLICE_1058 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n731 ), .F1(\sine_gen.lut.n11899 ));
  sine_gen_lut_SLICE_1063 \sine_gen.lut.SLICE_1063 ( 
    .D1(\sine_gen.address[0] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n699 ), .F1(\sine_gen.lut.n12034 ));
  sine_gen_lut_SLICE_1065 \sine_gen.lut.SLICE_1065 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1142 ), .F1(\sine_gen.lut.n5209 ));
  sine_gen_lut_SLICE_1073 \sine_gen.lut.SLICE_1073 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n11875 ), .F1(\sine_gen.lut.n635 ));
  sine_gen_lut_SLICE_1077 \sine_gen.lut.SLICE_1077 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n11903 ), .F1(\sine_gen.lut.n11906 ));
  sine_gen_lut_SLICE_1081 \sine_gen.lut.SLICE_1081 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n11872 ), .F1(\sine_gen.lut.n604 ));
  sine_gen_lut_SLICE_1086 \sine_gen.lut.SLICE_1086 ( 
    .D1(\sine_gen.address[0] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2128 ), .F1(\sine_gen.lut.n541 ));
  sine_gen_lut_SLICE_1088 \sine_gen.lut.SLICE_1088 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n12262 ), .F1(\sine_gen.lut.n2129 ));
  sine_gen_lut_SLICE_1093 \sine_gen.lut.SLICE_1093 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n11909 ), .F1(\sine_gen.lut.n2131 ));
  sine_gen_lut_SLICE_1095 \sine_gen.lut.SLICE_1095 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n491 ), .F1(\sine_gen.lut.n12082 ));
  sine_gen_lut_SLICE_1097 \sine_gen.lut.SLICE_1097 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n460 ), .F1(\sine_gen.lut.n9323 ));
  sine_gen_lut_SLICE_1104 \sine_gen.lut.SLICE_1104 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n12260 ), .F1(\sine_gen.lut.n2134 ));
  sine_gen_lut_SLICE_1109 \sine_gen.lut.SLICE_1109 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n9326 ), .F1(\sine_gen.lut.n9329 ));
  sine_gen_lut_SLICE_1114 \sine_gen.lut.SLICE_1114 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n12084 ), .F1(\sine_gen.lut.n251 ));
  sine_gen_lut_SLICE_1121 \sine_gen.lut.SLICE_1121 ( 
    .D1(\sine_gen.address[0] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n1818 ), .F1(\sine_gen.lut.n12164 ));
  sine_gen_lut_SLICE_1124 \sine_gen.lut.SLICE_1124 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n2152 ), .F1(\sine_gen.lut.n2153 ));
  sine_gen_lut_SLICE_1127 \sine_gen.lut.SLICE_1127 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n2432 ), .F1(\sine_gen.lut.n1459 ));
  sine_gen_lut_SLICE_1129 \sine_gen.lut.SLICE_1129 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n142 ), .F1(\sine_gen.lut.n2154 ));
  sine_gen_lut_SLICE_1131 \sine_gen.lut.SLICE_1131 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n2428 ), .F1(\sine_gen.lut.n2376 ));
  sine_gen_lut_SLICE_1134 \sine_gen.lut.SLICE_1134 ( 
    .D1(\sine_gen.address[0] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1464 ), .F1(\sine_gen.lut.n2431 ));
  sine_gen_lut_SLICE_1136 \sine_gen.lut.SLICE_1136 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n2157 ), .F1(\sine_gen.lut.n1811 ));
  sine_gen_lut_SLICE_1141 \sine_gen.lut.SLICE_1141 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[2] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n5213 ), .F1(\sine_gen.lut.n2378 ));
  sine_gen_lut_SLICE_1147 \sine_gen.lut.SLICE_1147 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1809 ), .F1(\sine_gen.lut.n1473 ));
  sine_gen_lut_SLICE_1149 \sine_gen.lut.SLICE_1149 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n1695 ), .F1(\sine_gen.lut.n11900 ));
  sine_gen_lut_SLICE_1151 \sine_gen.lut.SLICE_1151 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[1] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1683 ), .F1(\sine_gen.lut.n11897 ));
  sine_gen_lut_SLICE_1154 \sine_gen.lut.SLICE_1154 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1478 ), .F1(\sine_gen.lut.n1665 ));
  sine_gen_lut_SLICE_1156 \sine_gen.lut.SLICE_1156 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[2] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n11894 ), .F1(\sine_gen.lut.n11891 ));
  sine_gen_lut_SLICE_1165 \sine_gen.lut.SLICE_1165 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n12160 ), .F1(\sine_gen.lut.n11882 ));
  sine_gen_lut_SLICE_1172 \sine_gen.lut.SLICE_1172 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n11879 ), .F1(\sine_gen.lut.n11876 ));
  sine_gen_lut_SLICE_1176 \sine_gen.lut.SLICE_1176 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n11873 ), .F1(\sine_gen.lut.n1749 ));
  sine_gen_lut_SLICE_1179 \sine_gen.lut.SLICE_1179 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[2] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[2] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1338 ), .F1(\sine_gen.lut.n11870 ));
  sine_gen_lut_SLICE_1183 \sine_gen.lut.SLICE_1183 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1787 ), .F1(\sine_gen.lut.n11867 ));
  sine_gen_lut_SLICE_1189 \sine_gen.lut.SLICE_1189 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1333 ), .F1(\sine_gen.lut.n11837 ));
  sine_gen_lut_SLICE_1194 \sine_gen.lut.SLICE_1194 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[1] ), .C0(\sine_gen.address[0] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1760 ), .F1(\sine_gen.lut.n1779 ));
  sine_gen_lut_SLICE_1196 \sine_gen.lut.SLICE_1196 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[2] ), 
    .B1(\sine_gen.address[0] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[2] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[0] ), 
    .F0(\sine_gen.lut.n11834 ), .F1(\sine_gen.lut.n1776 ));
  sine_gen_lut_SLICE_1198 \sine_gen.lut.SLICE_1198 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[3] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[0] ), .C0(\sine_gen.address[3] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n1763 ), .F1(\sine_gen.lut.n1774 ));
  sine_gen_lut_SLICE_1201 \sine_gen.lut.SLICE_1201 ( 
    .D1(\sine_gen.address[1] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[2] ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1772 ), .F1(\sine_gen.lut.n12116 ));
  sine_gen_lut_SLICE_1204 \sine_gen.lut.SLICE_1204 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[1] ), .A1(\sine_gen.address[0] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[1] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[2] ), 
    .F0(\sine_gen.lut.n12030 ), .F1(\sine_gen.lut.n1770 ));
  sine_gen_SLICE_1214 \sine_gen.SLICE_1214 ( .D1(\sine_gen.state[0] ), 
    .C1(\sine_gen.address3[9] ), .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.n299 ), .D0(\sine_gen.n299 ), .C0(\sine_gen.address3[8] ), 
    .B0(\sine_gen.state[0] ), .A0(\sine_gen.state[1] ), .F0(\sine_gen.n81[8] ), 
    .F1(\sine_gen.n81[9] ));
  sine_gen_SLICE_1216 \sine_gen.SLICE_1216 ( .D1(\sine_gen.address3[12] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.n299 ), 
    .D0(\sine_gen.state[0] ), .C0(\sine_gen.state[1] ), .B0(\sine_gen.n299 ), 
    .A0(\sine_gen.address3[7] ), .F0(\sine_gen.n81[7] ), 
    .F1(\sine_gen.n81[12] ));
  sine_gen_SLICE_1218 \sine_gen.SLICE_1218 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address3[11] ), 
    .A1(\sine_gen.n299 ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.n299 ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n81[5] ), .F1(\sine_gen.n81[11] ));
  sine_gen_SLICE_1220 \sine_gen.SLICE_1220 ( .D1(\sine_gen.address3[14] ), 
    .C1(\sine_gen.n299 ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.state[0] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.state[0] ), 
    .B0(\sine_gen.n299 ), .A0(\sine_gen.state[1] ), .F0(\sine_gen.n81[6] ), 
    .F1(\sine_gen.n81[14] ));
  sine_gen_SLICE_1222 \sine_gen.SLICE_1222 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n299 ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.state[0] ), 
    .D0(\sine_gen.address3[13] ), .C0(\sine_gen.state[0] ), 
    .B0(\sine_gen.n299 ), .A0(\sine_gen.state[1] ), .F0(\sine_gen.n81[13] ), 
    .F1(\sine_gen.n81[0] ));
  sine_gen_SLICE_1224 \sine_gen.SLICE_1224 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.n299 ), 
    .D0(\sine_gen.n299 ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.state[0] ), .A0(\sine_gen.state[1] ), .F0(\sine_gen.n81[3] ), 
    .F1(\sine_gen.n81[2] ));
  sine_gen_SLICE_1226 \sine_gen.SLICE_1226 ( .D1(\sine_gen.n299 ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.state[0] ), .D0(\sine_gen.n299 ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.state[0] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n81[4] ), .F1(\sine_gen.n81[1] ));
  sine_gen_SLICE_1227 \sine_gen.SLICE_1227 ( .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.state[0] ), .D0(\sine_gen.n363 ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.state[0] ), .A0(\sine_gen.address2[14] ), 
    .F0(\sine_gen.n81_adj_247[14] ), .F1(\sine_gen.n5168 ));
  sine_gen_SLICE_1228 \sine_gen.SLICE_1228 ( .D1(\sine_gen.address2[11] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.n363 ), .A1(\sine_gen.state[1] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.n363 ), 
    .B0(\sine_gen.state[1] ), .A0(\sine_gen.state[0] ), 
    .F0(\sine_gen.n81_adj_247[2] ), .F1(\sine_gen.n81_adj_247[11] ));
  sine_gen_SLICE_1230 \sine_gen.SLICE_1230 ( .D1(\sine_gen.n363 ), 
    .C1(\sine_gen.address2[9] ), .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.state[0] ), .D0(\sine_gen.state[0] ), .C0(\sine_gen.n363 ), 
    .B0(\sine_gen.state[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n81_adj_247[0] ), .F1(\sine_gen.n81_adj_247[9] ));
  sine_gen_SLICE_1232 \sine_gen.SLICE_1232 ( .D1(\sine_gen.address2[10] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.n363 ), .A1(\sine_gen.state[1] ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.state[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.n363 ), 
    .F0(\sine_gen.n81_adj_247[1] ), .F1(\sine_gen.n81_adj_247[10] ));
  sine_gen_SLICE_1234 \sine_gen.SLICE_1234 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.n363 ), .A1(\sine_gen.state[1] ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.state[0] ), .A0(\sine_gen.n363 ), 
    .F0(\sine_gen.n81_adj_247[4] ), .F1(\sine_gen.n81_adj_247[3] ));
  sine_gen_lut_SLICE_1236 \sine_gen.lut.SLICE_1236 ( 
    .D1(\sine_gen.address[3] ), .C1(\sine_gen.address[1] ), 
    .B1(\sine_gen.address[2] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n7653 ), .F1(\sine_gen.lut.n12112 ));
  sine_gen_lut_SLICE_1237 \sine_gen.lut.SLICE_1237 ( 
    .C1(\sine_gen.address[3] ), .B1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[2] ), .D0(\sine_gen.address[2] ), 
    .C0(\sine_gen.address[0] ), .B0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n2460 ), .F1(\sine_gen.lut.n12046 ));
  sine_gen_lut_SLICE_1239 \sine_gen.lut.SLICE_1239 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[0] ), 
    .A1(\sine_gen.address[3] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n475 ), .F1(\sine_gen.lut.n12264 ));
  sine_gen_lut_SLICE_1245 \sine_gen.lut.SLICE_1245 ( 
    .D1(\sine_gen.address[5] ), .C1(\sine_gen.address[3] ), 
    .B1(\sine_gen.address[4] ), .A1(\sine_gen.lut.n7616 ), 
    .D0(\sine_gen.address[4] ), .C0(\sine_gen.address[6] ), 
    .B0(\sine_gen.address[3] ), .A0(\sine_gen.address[5] ), 
    .F0(\sine_gen.lut.n12002 ), .F1(\sine_gen.lut.n997 ));
  sine_gen_lut_SLICE_1246 \sine_gen.lut.SLICE_1246 ( 
    .D1(\sine_gen.address[4] ), .C1(\sine_gen.lut.n698 ), 
    .B1(\sine_gen.lut.n7319 ), .A1(\sine_gen.address[3] ), 
    .D0(\sine_gen.address[3] ), .C0(\sine_gen.address[5] ), 
    .B0(\sine_gen.lut.n698 ), .A0(\sine_gen.address[4] ), 
    .F0(\sine_gen.lut.n12008 ), .F1(\sine_gen.lut.n986 ));
  sine_gen_lut_SLICE_1249 \sine_gen.lut.SLICE_1249 ( 
    .C1(\sine_gen.address[1] ), .B1(\sine_gen.address[2] ), 
    .A1(\sine_gen.address[0] ), .D0(\sine_gen.address[0] ), 
    .C0(\sine_gen.address[2] ), .B0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n1963 ), .F1(\sine_gen.lut.n2019 ));
  sine_gen_lut_SLICE_1258 \sine_gen.lut.SLICE_1258 ( 
    .D1(\sine_gen.address[2] ), .C1(\sine_gen.address[0] ), 
    .B1(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[0] ), .A0(\sine_gen.address[1] ), 
    .F0(\sine_gen.lut.n2052 ), .F1(\sine_gen.lut.n1380 ));
  sine_gen_lut_SLICE_1270 \sine_gen.lut.SLICE_1270 ( 
    .D1(\sine_gen.address[2] ), .B1(\sine_gen.address[3] ), 
    .A1(\sine_gen.address[1] ), .C0(\sine_gen.address[2] ), 
    .B0(\sine_gen.address[1] ), .A0(\sine_gen.address[3] ), 
    .F0(\sine_gen.lut.n12272 ), .F1(\sine_gen.lut.n12056 ));
  tw_gen_SLICE_1275 \tw_gen.SLICE_1275 ( .D1(\tw_gen.internal_count[1] ), 
    .C1(\tw_gen.internal_count[14] ), .B1(\tw_gen.internal_count[4] ), 
    .A1(\tw_gen.internal_count[5] ), .D0(\tw_gen.internal_count[2] ), 
    .C0(\tw_gen.internal_count[8] ), .B0(\tw_gen.internal_count[12] ), 
    .A0(\tw_gen.internal_count[6] ), .F0(\tw_gen.n25_adj_214 ), 
    .F1(\tw_gen.n24_adj_213 ));
  tw_gen_SLICE_1277 \tw_gen.SLICE_1277 ( .D0(\tw_gen.n24 ), .C0(\tw_gen.n26 ), 
    .B0(\tw_gen.n25_adj_173 ), .A0(\tw_gen.n23 ), .F0(\tw_gen.n32 ));
  sine_gen_lut_SLICE_1281 \sine_gen.lut.SLICE_1281 ( 
    .D0(\sine_gen.address[12] ), .C0(\sine_gen.address[14] ), 
    .A0(\sine_gen.address[10] ), .F0(\sine_gen.lut.n11167 ));
  sine_gen_lut_SLICE_1282 \sine_gen.lut.SLICE_1282 ( 
    .D0(\sine_gen.address[9] ), .C0(\sine_gen.lut.n11747 ), 
    .B0(\sine_gen.address[8] ), .A0(\sine_gen.lut.n14743 ), 
    .F0(\sine_gen.lut.n14764 ));
  comp1_SLICE_1288 \comp1.SLICE_1288 ( 
    .DI1(\sine_gen.data[14].sig_001.FeedThruLUT ), .C1(\sine_gen.data[14] ), 
    .D0(\comp1.n28 ), .C0(tri_wave_14__N_2), .B0(\tri_wave[15] ), 
    .A0(\sine_wave1[14] ), .CE(\sine_gen.n5139 ), .CLK(clk_c), 
    .Q1(\sine_wave1[14] ), .F0(Va_c), 
    .F1(\sine_gen.data[14].sig_001.FeedThruLUT ));
  sine_gen_SLICE_1301 \sine_gen.SLICE_1301 ( .D0(\sine_gen.address2[12] ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n12_adj_246 ));
  SLICE_1305 SLICE_1305( .F0(VCC_net));
  sine_gen_SLICE_1307 \sine_gen.SLICE_1307 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1 ), 
    .F1(\sine_gen.n1_adj_232 ));
  sine_gen_SLICE_1308 \sine_gen.SLICE_1308 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.state[0] ), .D0(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n5138 ), .F1(\sine_gen.n4479 ));
  sine_gen_SLICE_1310 \sine_gen.SLICE_1310 ( .D1(\sine_gen.state[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.state[0] ), .F0(\sine_gen.n1_adj_233 ), 
    .F1(\sine_gen.n1_adj_234 ));
  sine_gen_SLICE_1312 \sine_gen.SLICE_1312 ( .C1(\sine_gen.address2[5] ), 
    .B1(\sine_gen.state[0] ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.state[0] ), .C0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n1_adj_235 ), 
    .F1(\sine_gen.n1_adj_236 ));
  sine_gen_SLICE_1314 \sine_gen.SLICE_1314 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.address2[7] ), .A1(\sine_gen.state[0] ), 
    .C0(\sine_gen.address1[6] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n1_adj_237 ), 
    .F1(\sine_gen.n1_adj_238 ));
  sine_gen_SLICE_1316 \sine_gen.SLICE_1316 ( .D1(\sine_gen.state[0] ), 
    .C1(\sine_gen.address1[9] ), .A1(\sine_gen.address2[9] ), 
    .D0(\sine_gen.address1[8] ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.state[0] ), .F0(\sine_gen.n1_adj_239 ), 
    .F1(\sine_gen.n1_adj_240 ));
  sine_gen_SLICE_1318 \sine_gen.SLICE_1318 ( .C1(\sine_gen.state[0] ), 
    .B1(\sine_gen.address1[11] ), .A1(\sine_gen.address2[11] ), 
    .D0(\sine_gen.address2[10] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.address1[10] ), .F0(\sine_gen.n1_adj_241 ), 
    .F1(\sine_gen.n1_adj_242 ));
  sine_gen_SLICE_1320 \sine_gen.SLICE_1320 ( .D1(\sine_gen.address1[13] ), 
    .C1(\sine_gen.state[0] ), .A1(\sine_gen.address2[13] ), 
    .D0(\sine_gen.state[0] ), .C0(\sine_gen.address1[12] ), 
    .B0(\sine_gen.address2[12] ), .F0(\sine_gen.n1_adj_243 ), 
    .F1(\sine_gen.n1_adj_244 ));
  sine_gen_SLICE_1322 \sine_gen.SLICE_1322 ( 
    .DI1(\sine_gen.address_14__N_95[14] ), .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.n1_adj_245 ), .B1(\sine_gen.address3[14] ), 
    .C0(\sine_gen.address1[14] ), .B0(\sine_gen.address2[14] ), 
    .A0(\sine_gen.state[0] ), .CE(\sine_gen.n5168 ), .CLK(clk_c), 
    .Q1(\sine_gen.address[14] ), .F0(\sine_gen.n1_adj_245 ), 
    .F1(\sine_gen.address_14__N_95[14] ));
  sine_gen_SLICE_1324 \sine_gen.SLICE_1324 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.address3[12] ), 
    .A1(\sine_gen.address3[11] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[14] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n11181 ), .F1(\sine_gen.n12 ));
  sine_gen_SLICE_1326 \sine_gen.SLICE_1326 ( .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.address3[10] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n11179 ));
  sine_gen_lut_SLICE_1335 \sine_gen.lut.SLICE_1335 ( 
    .D0(\sine_gen.address[8] ), .C0(\sine_gen.lut.n11750 ), 
    .B0(\sine_gen.lut.n11749 ), .A0(\sine_gen.address[9] ), 
    .F0(\sine_gen.lut.n14674 ));
  sine_gen_lut_SLICE_1339 \sine_gen.lut.SLICE_1339 ( 
    .D0(\sine_gen.address[5] ), .C0(\sine_gen.lut.n1845 ), 
    .A0(\sine_gen.lut.n1687 ), .F0(\sine_gen.lut.n11764 ));
  sine_gen_lut_SLICE_1340 \sine_gen.lut.SLICE_1340 ( .D0(\sine_gen.lut.n7663 ), 
    .C0(\sine_gen.lut.n1021 ), .A0(\sine_gen.address[7] ), 
    .F0(\sine_gen.lut.n11701 ));
  sine_gen_lut_SLICE_1345 \sine_gen.lut.SLICE_1345 ( .C0(\sine_gen.lut.n1868 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n1687 ), 
    .F0(\sine_gen.lut.n11602 ));
  sine_gen_lut_SLICE_1348 \sine_gen.lut.SLICE_1348 ( .C0(\sine_gen.lut.n1218 ), 
    .B0(\sine_gen.address[6] ), .A0(\sine_gen.lut.n4190 ), 
    .F0(\sine_gen.lut.n11752 ));
  sine_gen_lut_SLICE_1356 \sine_gen.lut.SLICE_1356 ( 
    .D0(\sine_gen.address[9] ), .C0(\sine_gen.lut.n11666 ), 
    .B0(\sine_gen.address[8] ), .A0(\sine_gen.lut.n14641 ), 
    .F0(\sine_gen.lut.n14962 ));
  sine_gen_lut_SLICE_1362 \sine_gen.lut.SLICE_1362 ( 
    .D0(\sine_gen.address[5] ), .C0(\sine_gen.lut.n2218 ), 
    .A0(\sine_gen.lut.n11913 ), .F0(\sine_gen.lut.n2261 ));
  sine_gen_lut_SLICE_1363 \sine_gen.lut.SLICE_1363 ( 
    .D0(\sine_gen.address[8] ), .C0(\sine_gen.lut.n11840 ), 
    .B0(\sine_gen.lut.n11839 ), .A0(\sine_gen.address[9] ), 
    .F0(\sine_gen.lut.n14614 ));
  sine_gen_lut_SLICE_1364 \sine_gen.lut.SLICE_1364 ( 
    .D0(\sine_gen.address[9] ), .C0(\sine_gen.address[8] ), 
    .B0(\sine_gen.lut.n11744 ), .A0(\sine_gen.lut.n14731 ), 
    .F0(\sine_gen.lut.n14854 ));
  sine_gen_lut_SLICE_1365 \sine_gen.lut.SLICE_1365 ( .C0(\sine_gen.lut.n5178 ), 
    .B0(\sine_gen.address[5] ), .A0(\sine_gen.lut.n1507 ), 
    .F0(\sine_gen.lut.n11953 ));
  tw_gen_SLICE_1382 \tw_gen.SLICE_1382 ( .D0(\tw_gen.direction ), 
    .C0(\tw_gen.n31 ), .A0(\tw_gen.internal_count[15] ), .F0(\tw_gen.n716 ));
  tw_gen_mult_17 \tw_gen.mult_17 ( .A15(\tw_gen.internal_count[15] ), 
    .A14(\tw_gen.internal_count[14] ), .A13(\tw_gen.internal_count[13] ), 
    .A12(\tw_gen.internal_count[12] ), .A11(\tw_gen.internal_count[11] ), 
    .A10(\tw_gen.internal_count[10] ), .A9(\tw_gen.internal_count[9] ), 
    .A8(\tw_gen.internal_count[8] ), .A7(\tw_gen.internal_count[7] ), 
    .A6(\tw_gen.internal_count[6] ), .A5(\tw_gen.internal_count[5] ), 
    .A4(\tw_gen.internal_count[4] ), .A3(\tw_gen.internal_count[3] ), 
    .A2(\tw_gen.internal_count[2] ), .A1(\tw_gen.internal_count[1] ), 
    .B3(VCC_net), .B2(VCC_net), .B0(VCC_net), .O19(\tw_gen.n117 ), 
    .O18(\tw_gen.n118 ), .O17(\tw_gen.n182 ), .O16(\tw_gen.n183 ), 
    .O15(\tw_gen.n184 ), .O14(\tw_gen.n185 ), .O13(\tw_gen.n186 ), 
    .O12(\tw_gen.n187 ), .O11(\tw_gen.n188 ), .O10(\tw_gen.n189 ), 
    .O9(\tw_gen.n190 ), .O8(\tw_gen.n191 ), .O7(\tw_gen.n192 ), 
    .O6(\tw_gen.n193 ), .O5(\tw_gen.n194 ), .O4(\tw_gen.n195 ), 
    .O3(\tw_gen.n196 ), .O2(\tw_gen.n197 ), .O1(\tw_gen.n198 ));
  Van Van_I( .PADDO(Va_c_N_159), .Van(Van));
  Va Va_I( .PADDO(Va_c), .Va(Va));
  reset reset_I( .PADDI(reset_c), .reset(reset));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  Vcn Vcn_I( .PADDO(Vc_c_N_165), .Vcn(Vcn));
  Vc Vc_I( .PADDO(Vc_c), .Vc(Vc));
  Vbn Vbn_I( .PADDO(Vb_c_N_162), .Vbn(Vbn));
  Vb Vb_I( .PADDO(Vb_c), .Vb(Vb));
endmodule

module sine_gen_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i14_194_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i14_194__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i14_194__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module sine_gen_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i14_194_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i14_194__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i14_194__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i14_194_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i14_194__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i14_194__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i14_194_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i14_194__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i14_194__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_4 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_31_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i14_194_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i14_194__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i14_194__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i14_194_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i14_194__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i14_194__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i14_194_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i14_194__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i14_194__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_8 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address3_i14_194_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i14_194__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i14_193_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i14_193__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i14_193__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i14_193_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i14_193__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i14_193__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_11 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_31_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i14_193_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i14_193__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i14_193__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_31_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i14_193_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i14_193__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i14_193__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i14_193_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i14_193__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i14_193__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i14_193_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i14_193__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i14_193__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_17 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_31_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i14_193_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i14_193__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i14_193__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_19 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_31_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_20 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_31_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_21 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address2_i14_193_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i14_193__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_22 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_31_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_23 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_31_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tw_gen_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_25 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_363_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_28 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_363_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_363_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_32 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_33 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_609_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_34 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_773_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_41 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_363_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_44 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_363_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_46 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_322_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_48 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_568_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_49 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_322_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_55 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_166_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_56 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_165_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_57 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_165_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_58 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_166_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_59 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_166_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_60 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_322_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_61 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_62 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_166_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_63 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_322_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_64 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_281_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_66 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_732_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_68 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_69 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_281_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_70 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_71 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_166_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_72 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_281_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_73 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_527_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_74 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_166_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_75 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_76 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_165_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_77 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_281_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_79 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_166_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_80 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_81 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_83 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_84 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_85 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_86 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_87 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_88 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_89 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_691_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_90 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_91 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_165_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_92 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_93 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_165_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_94 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_95 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_96 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_97 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_165_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_98 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_99 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_165_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_100 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_165_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_101 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_102 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_486_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_103 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_166_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_104 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_105 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_106 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_107 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_108 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_109 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_110 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_111 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_650_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_112 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_445_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_113 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_404_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_114 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_404_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_115 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_116 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_404_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_117 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_119 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_404_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_120 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_121 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_20 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_122 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_18 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_123 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_16 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_124 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_14 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_125 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_12 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_126 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_404_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_127 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_128 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_128_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_128_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_129 ( input DI1, DI0, D1, B1, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \sine_gen/i2699_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sine_gen/i66_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \sine_gen/state_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/state_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_130 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \sine_gen/mux_13_Mux_1_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen/i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/address_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/address_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_132 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \sine_gen/mux_13_Mux_12_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \sine_gen/i6300_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/address_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/address_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_134 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 \sine_gen/mux_13_Mux_10_i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \sine_gen/mux_13_Mux_11_i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/address_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/address_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_136 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \sine_gen/mux_13_Mux_8_i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen/mux_13_Mux_9_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/address_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_138 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \sine_gen/mux_13_Mux_6_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \sine_gen/mux_13_Mux_7_i3_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/address_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_140 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40012 \sine_gen/mux_13_Mux_4_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \sine_gen/mux_13_Mux_5_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/address_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_142 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40014 \sine_gen/mux_13_Mux_2_i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \sine_gen/mux_13_Mux_3_i3_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/address_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_147 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_147_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen.SLICE_147_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_149 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \sine_gen.SLICE_149_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen.SLICE_149_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_151 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \sine_gen.SLICE_151_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen.SLICE_151_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_153 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \sine_gen.SLICE_153_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen.SLICE_153_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_155 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_155_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_155_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_157 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_157_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_157_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_161 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_161_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_161_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_163 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \sine_gen.SLICE_163_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen.SLICE_163_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_165 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \sine_gen.SLICE_165_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen.SLICE_165_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_167 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \sine_gen.SLICE_167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_167_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_169 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \sine_gen.SLICE_169_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \sine_gen.SLICE_169_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_171 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \sine_gen.SLICE_171_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_171_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_173 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \sine_gen.SLICE_173_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen.SLICE_173_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_175 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_175_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen.SLICE_175_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_177 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_177_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen.SLICE_177_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_179 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_179_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_179_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_181 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \sine_gen.SLICE_181_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_181_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_183 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sine_gen.SLICE_183_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_183_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_185 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \sine_gen.SLICE_185_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen.SLICE_185_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_187 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \sine_gen.SLICE_187_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_187_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_lut_SLICE_189 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40022 \sine_gen/lut/n15232_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40023 \sine_gen/lut/i225_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/lut/data_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xBB50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_191 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40024 \sine_gen/lut/n14878_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \sine_gen/lut/i9880_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_193 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40026 \sine_gen/lut/i10243_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \sine_gen/lut/n14962_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_195 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40024 \sine_gen/lut/n14674_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \sine_gen/lut/i10024_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_197 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40029 \sine_gen/lut/n14854_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \sine_gen/lut/i7151137_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_199 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40031 \sine_gen/lut/n14614_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n14764_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_201 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40033 \sine_gen/lut/i10045_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \sine_gen/lut/i10204_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_205 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 \tw_gen/mux_129_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \tw_gen/mux_129_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20037 \tw_gen/internal_count_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20037 \tw_gen/internal_count_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20037 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module tw_gen_SLICE_206 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40038 \tw_gen/mux_129_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \tw_gen/mux_129_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20037 \tw_gen/internal_count_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20037 \tw_gen/internal_count_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_209 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 \tw_gen/mux_129_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \tw_gen/mux_129_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20037 \tw_gen/internal_count_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20037 \tw_gen/internal_count_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_211 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40042 \tw_gen/mux_129_i15_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20037 \tw_gen/internal_count_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_212 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 \tw_gen/mux_129_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \tw_gen/mux_129_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20037 \tw_gen/internal_count_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20037 \tw_gen/internal_count_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tw_gen_SLICE_214 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40043 \tw_gen/mux_129_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \tw_gen/mux_129_i12_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20037 \tw_gen/internal_count_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20037 \tw_gen/internal_count_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_216 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40045 \tw_gen/mux_129_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \tw_gen/mux_129_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20037 \tw_gen/internal_count_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20037 \tw_gen/internal_count_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_218 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 \tw_gen/mux_129_i7_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \tw_gen/mux_129_i8_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20037 \tw_gen/internal_count_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20037 \tw_gen/internal_count_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_219 ( input DI0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40048 \tw_gen/i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20037 \tw_gen/direction_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40049 \sine_gen.lut.i1571_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \sine_gen/lut/i1485_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x6AB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40051 \sine_gen/lut/i1569_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \sine_gen/lut/i1481_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x524A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40053 \sine_gen/lut/i9902_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \sine_gen/lut/i1474_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x25A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40055 \sine_gen/lut/i893_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \sine_gen/lut/i813_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x278D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA5B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_229 ( input D0, C0, B0, A0, output F0 );

  lut40057 \sine_gen/lut/n14920_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xDD30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40058 \sine_gen/lut/Mux_699_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \sine_gen/lut/address[4]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xC17C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \tw_gen/i6545_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \tw_gen/div_18_i245_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x1F2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x6669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40062 \sine_gen/lut/i3473_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \sine_gen/lut/i10503_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x8313") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_234 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40064 \sine_gen/lut/i10415_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \sine_gen/lut/i10504_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n14992_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40067 \sine_gen/lut/n14686_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_236 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40068 \sine_gen/lut/address[5]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40069 \sine_gen/lut/i9917_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x6677") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40070 \sine_gen/lut/i1212_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \sine_gen/lut/i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x9993") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xB999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_238 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \sine_gen/lut/i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \sine_gen/lut/i2402_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40074 \sine_gen/lut/mux_7_Mux_0_i890_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \sine_gen/lut/i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xA4E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x6B66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_240 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40076 \sine_gen/lut/i1570_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \sine_gen/lut/i3468_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x77EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40078 \sine_gen/lut/i10070_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \sine_gen/lut/mux_7_Mux_0_i986_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0E61") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40080 \sine_gen/lut/address[4]_bdd_4_lut_27_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40081 \sine_gen/lut/i1479_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x5851") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_244 ( input D0, C0, B0, A0, output F0 );

  lut40082 \sine_gen/lut/n15292_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_246 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40083 \sine_gen/lut/i10059_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \sine_gen/lut/Mux_716_i14_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40085 \sine_gen/lut/mux_7_Mux_0_i827_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40086 \sine_gen/lut/i781_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xA593") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x8005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_248 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40087 \sine_gen/lut/i10257_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \sine_gen/lut/i863_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_249 ( input D0, C0, B0, A0, output F0 );

  lut40089 \sine_gen/lut/address[5]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_250 ( input D0, C0, B0, A0, output F0 );

  lut40090 \sine_gen/lut/n14680_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_252 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40091 \sine_gen/lut/i10053_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/lut/Mux_715_i14_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF50A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_253 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \sine_gen/lut/i10213_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \sine_gen/lut/n15304_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40094 \sine_gen/lut/Mux_1428_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 \sine_gen/lut/Mux_1398_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x9830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xE18F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40096 \sine_gen/lut/i1596_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \sine_gen/lut/i10438_2_lut_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x44E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_257 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40009 \sine_gen/lut/i9903_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \sine_gen/lut/mux_7_Mux_0_i46_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xA50E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40099 \sine_gen/lut/i902_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \sine_gen/lut/Mux_1022_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF3D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_261 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40101 \sine_gen/lut/i918_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \sine_gen/lut/i6651_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x8A8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40103 \sine_gen/lut/i10442_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40104 \sine_gen/lut/i854_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0AF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40105 \sine_gen/lut/address[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40106 \sine_gen/lut/i10209_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40107 \sine_gen.lut.i6484_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \sine_gen/lut/i1579_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x70E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40109 \sine_gen/lut/i1696_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/lut/i367_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x0C1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xA011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40111 \sine_gen/lut/address[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \sine_gen/lut/i10163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x611A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_268 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \sine_gen/lut/i1042_1_lut_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \sine_gen/lut/n15310_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_269 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40115 \sine_gen/lut/i9999_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \sine_gen/lut/mux_7_Mux_0_i557_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_271 ( input D0, C0, B0, A0, output F0 );

  lut40089 \sine_gen/lut/address[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_272 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40014 \sine_gen/lut/i9858_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \sine_gen/lut/n15298_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_273 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40116 \sine_gen/lut/i400_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \sine_gen/lut/i379_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_274 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40118 \sine_gen/lut/i6885_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \sine_gen/lut/i6438_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40120 \sine_gen/lut/address[4]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40121 \sine_gen/lut/i10160_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x33C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n15286_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \sine_gen/lut/Mux_1105_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x936C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40123 \sine_gen/lut/address[4]_bdd_4_lut_36_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40124 \sine_gen/lut/i1534_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x77A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x5DA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_279 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40125 \sine_gen/lut/i10091_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \sine_gen/lut/i1542_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x3C87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_281 ( input D0, C0, B0, A0, output F0 );

  lut40127 \sine_gen/lut/i401_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_282 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40128 \sine_gen/lut/i381_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \sine_gen/lut/i6516_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x55C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40130 \sine_gen/lut/i892_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40131 \sine_gen/lut/i811_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x8595") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40120 \sine_gen/lut/address[4]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40132 \sine_gen/lut/i804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xB9C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40105 \sine_gen/lut/address[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40082 \sine_gen/lut/n15280_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40105 \sine_gen/lut/address[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40133 \sine_gen/lut/i540_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40134 \sine_gen/lut/i6883_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40135 \sine_gen/lut/i507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x5F7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40136 \sine_gen/lut/i9890_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \sine_gen/lut/i371_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40068 \sine_gen/lut/address[4]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40138 \sine_gen/lut/i6933_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x1A71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_292 ( input D0, C0, B0, A0, output F0 );

  lut40139 \sine_gen/lut/n15274_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_293 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40140 \sine_gen/lut/i9863_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \sine_gen/lut/Mux_1102_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x66AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_294 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40142 \sine_gen/lut/i4389_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40143 \sine_gen/lut/Mux_1099_i14_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xB133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xE1E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/i597_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \sine_gen/lut/i554_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40146 \sine_gen/lut/i550_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \sine_gen/lut/i510_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_299 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \sine_gen/lut/i6430_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \sine_gen/lut/i6465_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_300 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40150 \sine_gen/lut/i9909_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \sine_gen/lut/i9882_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40152 \sine_gen/lut/address[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40153 \sine_gen/lut/n14734_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n15268_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40090 \sine_gen/lut/n15112_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_303 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40152 \sine_gen/lut/address[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40154 \sine_gen/lut/n15226_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40111 \sine_gen/lut/address[4]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40155 \sine_gen/lut/i10169_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xC61C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40152 \sine_gen/lut/address[5]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \sine_gen/lut/i9896_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x33FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40157 \sine_gen/lut/address[7]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \sine_gen/lut/n15262_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40158 \sine_gen/lut/i1180_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \sine_gen/lut/i509_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x8F1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x0F7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40157 \sine_gen/lut/address[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40160 \sine_gen/lut/i9912_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40161 \sine_gen/lut/i9900_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40162 \sine_gen/lut/i508_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x5FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40152 \sine_gen/lut/address[5]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40163 \sine_gen/lut/i6938_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x888B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40164 \sine_gen/lut/n15256_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \sine_gen/lut/i530_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x1F10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_313 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40166 \sine_gen/lut/i10245_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \sine_gen/lut/n15214_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40168 \sine_gen/lut/address[5]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40169 \sine_gen.lut.i10451_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_315 ( input D0, C0, B0, A0, output F0 );

  lut40170 \sine_gen/lut/address[7]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40171 \sine_gen/lut/n15250_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40172 \sine_gen/lut/n14944_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_317 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40173 \sine_gen/lut/i3475_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \sine_gen/lut/i3474_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFE80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40175 \sine_gen/lut/address[5]_bdd_4_lut_25_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40176 \sine_gen.lut.i10447_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40031 \sine_gen/lut/n15208_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \sine_gen.lut.i10406_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40178 \sine_gen/lut/address[4]_bdd_4_lut_54 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \sine_gen/lut/Mux_1099_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xC393") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40180 \sine_gen/lut/address[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40181 \sine_gen/lut/n15244_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xC1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40182 \sine_gen/lut/address[4]_bdd_4_lut_53 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40183 \sine_gen/lut/i1185_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x789E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40184 \sine_gen/lut/n15238_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \sine_gen/lut/i1186_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xD43C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40186 \sine_gen/lut/i9529_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \sine_gen/lut/Mux_709_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x2E1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xBD52") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n14584_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \sine_gen/lut/n14716_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40189 \sine_gen/lut/address[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \sine_gen/lut/n15064_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40190 \sine_gen/lut/address[4]_bdd_4_lut_50_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40191 \sine_gen/lut/i6362_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xDD0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40031 \sine_gen/lut/n15058_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40192 \sine_gen/lut/n15202_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40194 \sine_gen/lut/n15190_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address[4]_bdd_4_lut_49 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40196 \sine_gen/lut/i1775_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xC2BC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_333 ( input D0, C0, B0, A0, output F0 );

  lut40197 \sine_gen/lut/address[5]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40198 \sine_gen/lut/n14752_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40067 \sine_gen/lut/n14668_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_335 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40009 \sine_gen/lut/i1228_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \sine_gen/lut/i1477_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x2D34") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40171 \sine_gen/lut/n14842_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \sine_gen/lut/i10028_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40201 \sine_gen/lut/n14662_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40167 \sine_gen/lut/n14884_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40120 \sine_gen/lut/address[4]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40202 \sine_gen/lut/i1464_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x91EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_340 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40024 \sine_gen/lut/n15220_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40203 \sine_gen/lut/i1465_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x731C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40204 \sine_gen/lut/address[4]_bdd_4_lut_30_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40205 \sine_gen/lut/i6492_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x3F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address[6]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40207 \sine_gen/lut/n15034_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_343 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40014 \sine_gen/lut/i9948_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \sine_gen/lut/n15154_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address[4]_bdd_4_lut_46 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40208 \sine_gen/lut/i523_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xADBD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/n15136_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40059 \sine_gen/lut/address[6]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_347 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40210 \sine_gen/lut/i9982_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \sine_gen/lut/n15130_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40111 \sine_gen/lut/address[4]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40212 \sine_gen/lut/i7979_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x9429") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40213 \sine_gen/lut/n15106_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40214 \sine_gen/lut/i1512_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xCC2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x8991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40120 \sine_gen/lut/address[4]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40215 \sine_gen/lut/i1511_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xB46C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_351 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40180 \sine_gen/lut/address[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40216 \sine_gen/lut/i1639_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_352 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40201 \sine_gen/lut/n14578_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40192 \sine_gen/lut/n15088_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40217 \sine_gen/lut/n14656_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \sine_gen/lut/address[4]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40219 \sine_gen/lut/address[4]_bdd_4_lut_39_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40220 \sine_gen.lut.i6520_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_356 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40166 \sine_gen/lut/i9975_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \sine_gen/lut/n15100_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40222 \sine_gen/lut/address[5]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40223 \sine_gen/lut/i10454_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x5A59") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40024 \sine_gen/lut/n15196_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40224 \sine_gen/lut/i4383_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x5A52") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_359 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \sine_gen/lut/address[4]_bdd_4_lut_37_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40226 \sine_gen/lut/i6743_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_361 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40217 \sine_gen/lut/n14626_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40227 \sine_gen/lut/address[4]_bdd_4_lut_6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x77A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40228 \sine_gen/lut/address[4]_bdd_4_lut_35_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40229 \sine_gen/lut/i1506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xF81E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_364 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \sine_gen/lut/i10200_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \sine_gen/lut/n15076_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_365 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \sine_gen/lut/i10056_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \sine_gen/lut/n15070_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_366 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40195 \sine_gen/lut/address[4]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40230 \sine_gen/lut/i1546_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40231 \sine_gen/lut/address[4]_bdd_4_lut_31_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40232 \sine_gen/lut/i1121_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x81F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40201 \sine_gen/lut/n15040_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \sine_gen/lut/i7982_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x599A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40168 \sine_gen/lut/address[4]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40234 \sine_gen/lut/i1160_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xD4AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40235 \sine_gen/lut/n15184_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40236 \sine_gen/lut/i1161_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x6656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_371 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40237 \sine_gen/lut/i10249_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \sine_gen/lut/i10247_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xB20D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40239 \sine_gen/lut/i1644_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \sine_gen/lut/i1537_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFB26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_373 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40241 \sine_gen/lut/n15178_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40242 \sine_gen/lut/address[4]_bdd_4_lut_47_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x6DCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40168 \sine_gen/lut/address[4]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40243 \sine_gen/lut/i4387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40198 \sine_gen/lut/n15010_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \sine_gen/lut/n14650_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_377 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40152 \sine_gen/lut/address[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \sine_gen/lut/i10227_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40245 \sine_gen/lut/n15172_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 \sine_gen/lut/n14914_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/i9891_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \sine_gen/lut/i370_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_381 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40248 \sine_gen/lut/address[7]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \sine_gen/lut/i6347_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x8DAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_382 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40171 \sine_gen/lut/n14632_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40250 \sine_gen/lut/i10435_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40251 \sine_gen/lut/n14986_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \sine_gen/lut/i1476_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x98DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x61A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_384 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40168 \sine_gen/lut/address[4]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40253 \sine_gen/lut/i10464_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x669C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_385 ( input D0, C0, B0, A0, output F0 );

  lut40254 \sine_gen/lut/address[5]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address[7]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \sine_gen/lut/n15166_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40206 \sine_gen/lut/address[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40256 \sine_gen/lut/i6934_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x303F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40257 \sine_gen/lut/n15160_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \sine_gen.lut.i9915_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x05CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40259 \sine_gen/lut/n14710_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40260 \sine_gen/lut/i846_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x7919") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40111 \sine_gen/lut/address[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40261 \sine_gen/lut/i10133_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xE665") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40201 \sine_gen/lut/n14974_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \sine_gen/lut/i10097_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x75A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40068 \sine_gen/lut/address[4]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40263 \sine_gen/lut/mux_7_Mux_0_i173_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x62AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40024 \sine_gen/lut/n15148_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40264 \sine_gen/lut/mux_7_Mux_0_i157_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xC94C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_395 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40265 \sine_gen/lut/i9899_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 \sine_gen/lut/i4403_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_396 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40064 \sine_gen/lut/i558_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40267 \sine_gen/lut/Mux_471_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_397 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40087 \sine_gen/lut/i9870_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 \sine_gen/lut/i1245_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x9F90") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40269 \sine_gen/lut/i896_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40270 \sine_gen/lut/i6501_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x1B4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x0B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40248 \sine_gen/lut/address[4]_bdd_4_lut_5_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40271 \sine_gen/lut/i1189_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x64B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40198 \sine_gen/lut/n14938_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 \sine_gen/lut/n14620_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40273 \sine_gen/lut/address[4]_bdd_4_lut_20_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40274 \sine_gen/lut/Mux_715_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xCE46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x92C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_405 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address[4]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40275 \sine_gen/lut/i4014_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xFB05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_406 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \sine_gen/lut/i9963_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \sine_gen/lut/n15142_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_407 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40231 \sine_gen/lut/address[4]_bdd_4_lut_18_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40277 \sine_gen/lut/i1143_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xD429") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40171 \sine_gen/lut/n14866_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40278 \sine_gen/lut/i10530_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x3C69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40279 \sine_gen/lut/address[4]_bdd_4_lut_17_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40280 \sine_gen/lut/Mux_774_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xAE26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x23CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40171 \sine_gen/lut/n14848_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40281 \sine_gen/lut/i10136_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x3BC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_411 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40282 \sine_gen/lut/address[4]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40283 \sine_gen/lut/i10456_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n15124_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40284 \sine_gen/lut/i4412_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x6DAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40022 \sine_gen/lut/n14836_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40285 \sine_gen/lut/i1120_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x5452") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40286 \sine_gen/lut/i1118_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x5E1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_415 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40068 \sine_gen/lut/address[4]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40287 \sine_gen/lut/i10151_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x87E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40235 \sine_gen/lut/n14644_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \sine_gen/lut/i10155_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xD22B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40248 \sine_gen/lut/address[4]_bdd_4_lut_4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40289 \sine_gen/lut/Mux_1042_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x6AD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40171 \sine_gen/lut/n14758_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40290 \sine_gen/lut/n14608_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_419 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40111 \sine_gen/lut/address[4]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40291 \sine_gen/lut/mux_7_Mux_0_i747_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xCB8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_420 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \sine_gen/lut/i9987_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \sine_gen/lut/n15118_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_421 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40292 \sine_gen/lut/i3399_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \sine_gen/lut/i3398_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40228 \sine_gen/lut/address[4]_bdd_4_lut_12_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40294 \sine_gen/lut/Mux_1037_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x5699") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n14776_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \sine_gen/lut/i848_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x996A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40068 \sine_gen/lut/address[5]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \sine_gen/lut/i4416_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40219 \sine_gen/lut/address[5]_bdd_4_lut_9_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40297 \sine_gen.lut.i891_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40298 \sine_gen/lut/n14590_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40170 \sine_gen/lut/address[4]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_431 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \sine_gen/lut/i1705_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \sine_gen/lut/i6483_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_432 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40301 \sine_gen/lut/i9893_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40302 \sine_gen/lut/i6439_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x8BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_433 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40303 \sine_gen.lut.i9911_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \sine_gen/lut/Mux_476_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xA1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40305 \sine_gen/lut/i10259_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \sine_gen/lut/i340_1_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40182 \sine_gen/lut/address[4]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40307 \sine_gen/lut/i1528_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x6CB7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40184 \sine_gen/lut/n15094_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \sine_gen/lut/i1529_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x31DE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40309 \sine_gen/lut/i1556_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 \sine_gen/lut/i4391_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_441 ( input D0, C0, B0, A0, output F0 );

  lut40089 \sine_gen/lut/address[5]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_443 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40193 \sine_gen/lut/address[6]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40311 \sine_gen/lut/i9855_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40111 \sine_gen/lut/address[4]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40312 \sine_gen/lut/i3445_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x7780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_446 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 \sine_gen/lut/i2548_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40314 \sine_gen/lut/n15052_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xC1F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40168 \sine_gen/lut/address[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40315 \sine_gen/lut/i10532_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xC96C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40152 \sine_gen/lut/address[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40221 \sine_gen/lut/n15046_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_449 ( input D0, C0, B0, A0, output F0 );

  lut40316 \sine_gen/lut/address[5]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40152 \sine_gen/lut/address[7]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40027 \sine_gen/lut/n15028_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_452 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n15022_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \sine_gen/lut/n14830_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_453 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40152 \sine_gen/lut/address[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40317 \sine_gen/lut/i10439_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40245 \sine_gen/lut/n14638_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40318 \sine_gen/lut/i9881_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_455 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40319 \sine_gen/lut/i9914_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40320 \sine_gen/lut/Mux_474_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x8515") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_457 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40180 \sine_gen/lut/address[6]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40082 \sine_gen/lut/n14818_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40245 \sine_gen/lut/n15016_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \sine_gen/lut/n14770_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_459 ( input D0, C0, B0, A0, output F0 );

  lut40321 \sine_gen/lut/address[6]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40157 \sine_gen/lut/address[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40322 \sine_gen/lut/i6937_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x0BAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40323 \sine_gen/lut/n15004_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40324 \sine_gen/lut/i9908_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_463 ( input D0, C0, B0, A0, output F0 );

  lut40089 \sine_gen/lut/address[6]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n14998_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 \sine_gen/lut/n14980_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_465 ( input D0, C0, B0, A0, output F0 );

  lut40059 \sine_gen/lut/address[7]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_468 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40325 \sine_gen/lut/address[4]_bdd_4_lut_28_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40326 \sine_gen/lut/i6513_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x64CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_469 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40120 \sine_gen/lut/address[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40327 \sine_gen/lut/i8280_1_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_470 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40198 \sine_gen/lut/n14746_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \sine_gen/lut/n14968_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40068 \sine_gen/lut/address[6]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40328 \sine_gen/lut/i392_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xD0DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_472 ( input D0, C0, B0, A0, output F0 );

  lut40067 \sine_gen/lut/n14956_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40198 \sine_gen/lut/n14950_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40090 \sine_gen/lut/n14860_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_475 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40120 \sine_gen/lut/address[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40329 \sine_gen/lut/i10546_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xA05F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_477 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40330 \sine_gen/lut/i6349_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \sine_gen/lut/address[6]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_480 ( input D0, C0, B0, A0, output F0 );

  lut40090 \sine_gen/lut/n14932_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_481 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40068 \sine_gen/lut/address[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40331 \sine_gen/lut/i1771_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x55A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_482 ( input D0, C0, B0, A0, output F0 );

  lut40192 \sine_gen/lut/n14926_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_483 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40182 \sine_gen/lut/address[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40332 \sine_gen/lut/i10100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x1A75") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address[4]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40333 \sine_gen/lut/i10172_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x685E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40257 \sine_gen/lut/n14908_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40334 \sine_gen/lut/i1495_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x2C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_488 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40335 \sine_gen/lut/i914_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 \sine_gen/lut/i6653_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x7070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40337 \sine_gen/lut/i1503_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x1FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40198 \sine_gen/lut/n14602_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40192 \sine_gen/lut/n14902_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_491 ( input D0, C0, B0, A0, output F0 );

  lut40170 \sine_gen/lut/address[7]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_492 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n14896_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40090 \sine_gen/lut/n14788_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_494 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i363_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40339 \sine_gen/lut/i1703_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_495 ( input D0, C0, B0, A0, output F0 );

  lut40316 \sine_gen/lut/address[5]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40164 \sine_gen/lut/n14890_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40340 \sine_gen/lut/i10080_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xAB01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40341 \sine_gen/lut/i1597_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 \sine_gen/lut/i1524_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xBBF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x3227") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_499 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40168 \sine_gen/lut/address[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40343 \sine_gen/lut/i830_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xC70F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address[6]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40344 \sine_gen/lut/n14872_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_504 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40345 \sine_gen/lut/i6742_1_lut_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40346 \sine_gen/lut/i6704_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x0333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_505 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40347 \sine_gen/lut/i886_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \sine_gen/lut/Mux_706_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xB88B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xDBDB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40349 \sine_gen/lut/mux_7_Mux_0_i1017_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40350 \sine_gen/lut/i806_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x15C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x19A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40351 \sine_gen/lut/i4385_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x32CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_511 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40068 \sine_gen/lut/address[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40352 \sine_gen/lut/Mux_1038_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x2DF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40024 \sine_gen/lut/n14824_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40353 \sine_gen/lut/i1132_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xCB69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_513 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40111 \sine_gen/lut/address[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40354 \sine_gen/lut/i1138_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xA558") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_515 ( input D0, C0, B0, A0, output F0 );

  lut40355 \sine_gen/lut/address[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_516 ( input D0, C0, B0, A0, output F0 );

  lut40067 \sine_gen/lut/n14812_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_519 ( input D0, C0, B0, A0, output F0 );

  lut40355 \sine_gen/lut/address[5]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_520 ( input D0, C0, B0, A0, output F0 );

  lut40067 \sine_gen/lut/n14806_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_523 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40356 \sine_gen/lut/i6380_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40357 \sine_gen/lut/i6475_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_524 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40358 \sine_gen/lut/i10238_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40359 \sine_gen/lut/i4405_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x41EB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_525 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40360 \sine_gen/lut/i10239_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \sine_gen/lut/i6494_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_526 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40362 \sine_gen/lut/i279_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40363 \sine_gen/lut/i6881_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_528 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40245 \sine_gen/lut/n14800_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40364 \sine_gen/lut/i10217_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_529 ( input D0, C0, B0, A0, output F0 );

  lut40059 \sine_gen/lut/address[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_530 ( input D0, C0, B0, A0, output F0 );

  lut40153 \sine_gen/lut/n14794_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40168 \sine_gen/lut/address[5]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40365 \sine_gen/lut/i4399_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x5955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_535 ( input D0, C0, B0, A0, output F0 );

  lut40059 \sine_gen/lut/address[7]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/n14782_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40153 \sine_gen/lut/n14692_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_537 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40366 \sine_gen/lut/i10145_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x873C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40367 \sine_gen/lut/mux_7_Mux_0_i684_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xE1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40235 \sine_gen/lut/n14596_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40368 \sine_gen/lut/mux_7_Mux_0_i668_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x98E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_545 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40193 \sine_gen/lut/address[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40244 \sine_gen/lut/i10254_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_548 ( input D0, C0, B0, A0, output F0 );

  lut40153 \sine_gen/lut/n14740_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_550 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40198 \sine_gen/lut/n14728_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \sine_gen/lut/i10109_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_551 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40369 \sine_gen/lut/i4406_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40370 \sine_gen/lut/Mux_1020_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xB133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x6677") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_553 ( input D0, C0, B0, A0, output F0 );

  lut40059 \sine_gen/lut/address[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_554 ( input D0, C0, B0, A0, output F0 );

  lut40067 \sine_gen/lut/n14722_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_555 ( input D0, C0, B0, A0, output F0 );

  lut40089 \sine_gen/lut/address[5]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_557 ( input D0, C0, B0, A0, output F0 );

  lut40089 \sine_gen/lut/address[5]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_558 ( input D0, C0, B0, A0, output F0 );

  lut40188 \sine_gen/lut/n14704_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_560 ( input D0, C0, B0, A0, output F0 );

  lut40371 \sine_gen/lut/n14698_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_561 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40195 \sine_gen/lut/address[5]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40372 \sine_gen/lut/i9905_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x66AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_563 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \tw_gen/div_18_i494_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \tw_gen/div_18_i453_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_564 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40373 \tw_gen/div_18_i456_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 \tw_gen/i7_4_lut_adj_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_565 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i369_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \tw_gen/div_18_i328_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_566 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40376 \tw_gen/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40377 \tw_gen.i2_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_567 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \tw_gen/div_18_i530_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i489_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_568 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40378 \tw_gen/i8_4_lut_adj_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40379 \tw_gen.i3_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_569 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i742_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \tw_gen/div_18_i701_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_570 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40381 \tw_gen/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 \tw_gen/i8_4_lut_adj_31 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_571 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \tw_gen/div_18_i744_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \tw_gen/div_18_i703_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_572 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \tw_gen/div_18_i750_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \tw_gen/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_573 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40384 \tw_gen/i6781_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \tw_gen/i6779_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_575 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40386 \tw_gen/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40387 \tw_gen/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_577 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40388 \tw_gen/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \tw_gen/div_18_i787_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_579 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \tw_gen/div_18_i775_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i734_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40390 \tw_gen/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40391 \tw_gen/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_581 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40392 \tw_gen/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \tw_gen/div_18_i781_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_583 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40388 \tw_gen/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \tw_gen/div_18_i777_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_585 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40386 \tw_gen/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \tw_gen/div_18_i778_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_587 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i529_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i488_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_588 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \tw_gen/i9_4_lut_adj_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 \tw_gen/i6_4_lut_adj_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_589 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i693_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \tw_gen/div_18_i652_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_590 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \tw_gen/i13_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40395 \tw_gen.i5_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xFBEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_591 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \tw_gen/div_18_i408_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i367_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_592 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \tw_gen/div_18_i414_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \tw_gen/i6_4_lut_adj_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_593 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 \tw_gen/div_18_i572_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \tw_gen/div_18_i531_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_594 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40373 \tw_gen/div_18_i582_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40397 \tw_gen/i10_4_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_595 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 \tw_gen/div_18_i654_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \tw_gen/div_18_i613_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_596 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \tw_gen/i11_4_lut_adj_24 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40399 \tw_gen.i6_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_597 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i326_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \tw_gen/div_18_i285_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_598 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \tw_gen/div_18_i288_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \tw_gen/i3_4_lut_adj_40 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_599 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \tw_gen/div_18_i366_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \tw_gen/div_18_i325_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_600 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \tw_gen/div_18_i330_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40404 \tw_gen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40405 \tw_gen/i11_4_lut_adj_33 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 \tw_gen/div_18_i203_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x9DB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40407 \tw_gen/i2308_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40408 \tw_gen/i9596_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x5514") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xB424") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_603 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \tw_gen/div_18_i655_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i614_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_604 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40409 \tw_gen/i12_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40410 \tw_gen.i4_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xFBEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_605 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 \tw_gen/div_18_i452_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \tw_gen/div_18_i411_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40411 \tw_gen/div_18_i244_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40412 \tw_gen.i1_2_lut_adj_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x559A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0x9CE7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_608 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40413 \tw_gen/i2_4_lut_adj_37 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40414 \tw_gen/i6540_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x2211") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_609 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 \tw_gen/div_18_i327_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40415 \tw_gen/div_18_i286_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40416 \tw_gen.i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40417 \tw_gen/div_18_i202_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x3C39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x4204") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_613 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40418 \tw_gen/div_18_i574_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \tw_gen/div_18_i533_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_615 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \comp3/LessThan_3_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40420 \comp3/LessThan_3_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x7150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_616 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40421 \tw_gen/i15_4_lut_adj_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 \tw_gen/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_618 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40423 \comp3/LessThan_3_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 \comp3/LessThan_3_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_620 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40425 \tw_gen/i12_3_lut_adj_29 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \tw_gen/i9_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_621 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \comp3/LessThan_3_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40426 \comp3/LessThan_3_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_623 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40427 \comp3/LessThan_3_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \comp3/LessThan_3_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_625 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40427 \comp3/LessThan_3_i22_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \comp3/LessThan_3_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_627 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \comp3/LessThan_3_i26_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \comp3/LessThan_3_i24_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_629 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40431 \comp3/Vc_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40432 \comp3/LessThan_3_i28_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x0017") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_631 ( input DI1, C1, D0, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut4 \comp3.SLICE_631_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40433 \comp3/i4091_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_633 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40427 \comp2/LessThan_3_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40434 \comp2/LessThan_3_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_636 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40427 \comp2/LessThan_3_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \comp2/LessThan_3_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_638 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \comp2/LessThan_3_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 \comp2/LessThan_3_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_640 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 \comp2/LessThan_3_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \comp2/LessThan_3_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_642 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 \comp2/LessThan_3_i22_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \comp2/LessThan_3_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_644 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40436 \comp2/LessThan_3_i26_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \comp2/LessThan_3_i24_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_646 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40438 \comp2/i4090_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \comp2/LessThan_3_i28_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xE8E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_647 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \comp1/LessThan_3_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40440 \comp1/LessThan_3_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x5D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_649 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40423 \comp1/LessThan_3_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \comp1/LessThan_3_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_651 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \comp1/LessThan_3_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40426 \comp1/LessThan_3_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_653 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40435 \comp1/LessThan_3_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \comp1/LessThan_3_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_655 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40427 \comp1/LessThan_3_i22_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \comp1/LessThan_3_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_657 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \comp1/LessThan_3_i26_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \comp1/LessThan_3_i24_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_659 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 \comp1/Va_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40441 \comp1/LessThan_3_i28_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xE8E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_661 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40442 \sine_gen/i2_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40443 \sine_gen/i6452_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_662 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40444 \sine_gen/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40445 \sine_gen/i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_663 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40446 \sine_gen/i9570_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 \sine_gen/i10816_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40448 \sine_gen/i10809_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40449 \sine_gen/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_665 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40450 \sine_gen/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40383 \sine_gen/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_667 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40452 \sine_gen/i2_2_lut_3_lut_adj_45 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_669 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40453 \sine_gen/i9586_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40454 \sine_gen/i9592_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40455 \sine_gen/i9588_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_672 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40418 \sine_gen/lut/i10071_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40456 \sine_gen/lut/i4423_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x9D55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_673 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40457 \sine_gen/lut/i3471_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40458 \sine_gen/lut/i3470_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xEDD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_675 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40459 \sine_gen/lut/i795_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40460 \sine_gen/lut/mux_7_Mux_0_i954_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xFE13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0x38CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_676 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i10065_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 \sine_gen/lut/mux_7_Mux_0_i939_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0xDC93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_678 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i875_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40462 \sine_gen/lut/Mux_692_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xC78F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_679 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40009 \sine_gen/lut/i10064_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40463 \sine_gen/lut/mux_7_Mux_0_i908_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xC81E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_681 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40012 \sine_gen/lut/i871_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40464 \sine_gen/lut/i791_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0xC343") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40111 \sine_gen/lut/address[4]_bdd_4_lut_58 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40465 \sine_gen/lut/i1800_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xCBB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_685 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40466 \sine_gen/lut/i868_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40467 \sine_gen/lut/i787_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xE0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_687 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40468 \sine_gen/lut/mux_7_Mux_0_i859_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40469 \sine_gen/lut/i786_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x16E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x9B93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_688 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40166 \sine_gen/lut/i867_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40470 \sine_gen/lut/Mux_675_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x05EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_690 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i10058_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40471 \sine_gen/lut/mux_7_Mux_0_i844_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0x817E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_691 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40292 \sine_gen/lut/i564_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40472 \sine_gen/lut/i513_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xF80F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_692 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40418 \sine_gen/lut/i9918_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40473 \sine_gen/lut/i4071_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x5656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_693 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40474 \sine_gen/lut/i9894_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40475 \sine_gen/lut/i4373_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xAA77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x05AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_695 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40476 \sine_gen/lut/mux_7_Mux_0_i796_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40477 \sine_gen/lut/i527_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0x24A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0xD502") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_696 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40478 \sine_gen/lut/i9989_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40479 \sine_gen/lut/Mux_497_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xA624") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_698 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40010 \sine_gen/lut/i10052_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40480 \sine_gen/lut/i4420_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x66D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_699 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40481 \sine_gen/lut/i1583_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40482 \sine_gen/lut/i526_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_700 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40483 \sine_gen/lut/i9990_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \sine_gen/lut/i525_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0xF4D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_701 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40007 \sine_gen/lut/i917_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40485 \sine_gen/lut/i4377_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0x9E96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_703 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40486 \sine_gen/lut/i511_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40487 \sine_gen/lut/i524_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0x5591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_704 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i578_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40488 \sine_gen/lut/Mux_495_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0xE70A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_707 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i9929_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40489 \sine_gen/lut/i522_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xBD9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_709 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40418 \sine_gen/lut/i9906_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40490 \sine_gen/lut/mux_7_Mux_0_i109_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x86A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_711 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40491 \sine_gen/lut/i3_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40492 \sine_gen/lut/i6449_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_712 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40493 \sine_gen/lut/i6879_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40494 \sine_gen/lut/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_713 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40166 \sine_gen/lut/i919_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40495 \sine_gen/lut/i856_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0x6399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_715 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \sine_gen/lut/i10126_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40496 \sine_gen/lut/i10125_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_717 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40497 \sine_gen/lut/i9930_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \sine_gen/lut/i520_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_719 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40007 \sine_gen/lut/i9924_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40499 \sine_gen/lut/i519_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x3871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_721 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40007 \sine_gen/lut/i9971_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40500 \sine_gen/lut/mux_7_Mux_0_i270_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x552B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_723 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40398 \sine_gen/lut/i9972_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 \sine_gen/lut/mux_7_Mux_0_i301_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xA998") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_724 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40502 \sine_gen/lut/i1614_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \sine_gen/lut/i1548_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0x3236") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_725 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40007 \sine_gen/lut/i9978_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40504 \sine_gen/lut/mux_7_Mux_0_i364_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x961A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_727 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40068 \sine_gen/lut/address[4]_bdd_4_lut_59 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40505 \sine_gen/lut/i1492_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x1986") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_729 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40010 \sine_gen/lut/i9998_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40506 \sine_gen/lut/mux_7_Mux_0_i526_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0x8F2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_731 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40010 \sine_gen/lut/i10005_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \sine_gen/lut/mux_7_Mux_0_i620_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x2965") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_733 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40508 \sine_gen/lut/i1135_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40509 \sine_gen/lut/i518_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x3C70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0x8E1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_735 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40510 \sine_gen/lut/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40511 \sine_gen/lut/i384_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x77FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_737 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i10004_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40512 \sine_gen/lut/mux_7_Mux_0_i589_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0x887F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_739 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40513 \sine_gen/lut/i567_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40514 \sine_gen/lut/i516_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0xD550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_741 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40398 \sine_gen/lut/i1213_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40515 \sine_gen/lut/i1136_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x857A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_745 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40516 \sine_gen/lut/i9920_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40517 \sine_gen/lut/i515_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_747 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40518 \sine_gen/lut/i9573_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40519 \sine_gen/lut/i4428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0x9DBD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_748 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/lut/i4379_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40520 \sine_gen/lut/Mux_713_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0xB4B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_749 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40007 \sine_gen/lut/i1241_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 \sine_gen/lut/i1173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x5870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_751 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40522 \sine_gen/lut/i9873_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40523 \sine_gen/lut/i1242_3_lut_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0x550A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_753 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40524 \sine_gen/lut/i10251_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40525 \sine_gen/lut/i9595_3_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0x5655") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_755 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40457 \sine_gen/lut/i10049_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40526 \sine_gen/lut/i397_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0xB155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_757 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \sine_gen/lut/i284_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40527 \sine_gen/lut/i6432_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_759 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40064 \sine_gen/lut/i9921_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40528 \sine_gen/lut/i514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xC70F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_763 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40478 \sine_gen/lut/i1247_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40529 \sine_gen/lut/i10130_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0x6A17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_764 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40033 \sine_gen/lut/i10132_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 \sine_gen/lut/i10131_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xC13E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_765 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i1610_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40531 \sine_gen/lut/i1544_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0x0F24") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_767 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40532 \sine_gen/lut/i1821_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40533 \sine_gen/lut/i1543_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0x2727") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0x32C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_769 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40534 \sine_gen/lut/i10092_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40535 \sine_gen/lut/i1541_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0x2B50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40536 \sine_gen/lut/i10179_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 \sine_gen/lut/i1540_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0x1E79") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x33C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_772 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40010 \sine_gen/lut/i10180_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40538 \sine_gen/lut/i10178_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x2D52") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_773 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40502 \sine_gen/lut/i897_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40539 \sine_gen/lut/i820_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xE01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40540 \sine_gen/lut/i814_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 \sine_gen/lut/i819_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x2AB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_775 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40319 \sine_gen/lut/i894_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40541 \sine_gen/lut/i815_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0x632B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_777 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40502 \sine_gen/lut/i895_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40542 \sine_gen/lut/i817_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xC1C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_778 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40543 \sine_gen/lut/i824_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40544 \sine_gen/lut/i816_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0xB69B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0xC86C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40545 \sine_gen/lut/i10206_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40546 \sine_gen/lut/i9579_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xF070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_782 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 \sine_gen/lut/i21_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40547 \sine_gen/lut/Mux_751_i7_4_lut_4_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xEE77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_783 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40516 \sine_gen/lut/i10208_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \sine_gen/lut/i1581_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_785 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40478 \sine_gen/lut/i901_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40549 \sine_gen/lut/i825_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x4D65") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_787 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40550 \sine_gen/lut/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 \sine_gen/lut/i9566_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_789 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40064 \sine_gen/lut/i900_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40552 \sine_gen/lut/Mux_713_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0x5DA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40553 \sine_gen/lut/i1535_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40554 \sine_gen/lut/i823_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0x666A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xAE65") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_791 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40481 \sine_gen/lut/i898_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40555 \sine_gen/lut/i821_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40556 \sine_gen/lut/i9977_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40557 \sine_gen/lut/mux_7_Mux_0_i348_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0x5D89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40168 \sine_gen/lut/address[8]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40558 \sine_gen/lut/i10413_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_796 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40014 \sine_gen/lut/i9879_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40559 \sine_gen/lut/i6919_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0x3F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_797 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i1224_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40560 \sine_gen/lut/i3447_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0xF708") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40561 \sine_gen/lut/i6356_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40562 \sine_gen.lut.i6351_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_804 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40563 \sine_gen/lut/i10423_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40564 \sine_gen/lut/i6850_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_807 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40009 \sine_gen/lut/i7987_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40565 \sine_gen/lut/i7985_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x86A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_809 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40362 \sine_gen/lut/i10068_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \sine_gen/lut/n15082_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_811 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address[8]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40566 \sine_gen/lut/i10050_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_814 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40010 \sine_gen/lut/i545_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40567 \sine_gen/lut/Mux_473_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0x7FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_817 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40010 \sine_gen/lut/i10079_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40568 \sine_gen/lut/i1519_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xC761") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40569 \sine_gen/lut/i1514_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 \sine_gen/lut/i1518_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0xC99A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0xA759") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_819 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40292 \sine_gen/lut/i10077_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 \sine_gen/lut/i1515_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0x2A57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_821 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40380 \sine_gen/lut/i10076_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40572 \sine_gen/lut/i1517_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_822 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40573 \sine_gen/lut/i6528_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40574 \sine_gen/lut/i1516_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0x9C3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_823 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40007 \sine_gen/lut/i1613_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40575 \sine_gen/lut/i1547_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_827 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40244 \sine_gen/lut/i1648_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_829 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40457 \sine_gen/lut/i1246_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40576 \sine_gen/lut/i1182_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x3CB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_830 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40577 \sine_gen/lut/i1489_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40578 \sine_gen/lut/i802_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0x15AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0xD463") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_831 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40010 \sine_gen/lut/i10105_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40579 \sine_gen/lut/i10103_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x1E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_834 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40580 \sine_gen/lut/i10152_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40581 \sine_gen/lut/Mux_1062_i15_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0xF05A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_836 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40116 \sine_gen/lut/i539_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \sine_gen.lut.i6344_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_837 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40481 \sine_gen/lut/i9933_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40583 \sine_gen/lut/i402_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_839 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40478 \sine_gen/lut/i10020_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40584 \sine_gen/lut/i596_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xA899") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_841 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40585 \sine_gen/lut/i10260_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40586 \sine_gen/lut/i3420_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_847 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40418 \sine_gen/lut/i909_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40587 \sine_gen/lut/i10508_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0x6C96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_849 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40087 \sine_gen/lut/i876_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40588 \sine_gen/lut/Mux_696_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0xE1C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_851 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40398 \sine_gen/lut/i905_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40589 \sine_gen/lut/i831_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0x1C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_853 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40590 \sine_gen/lut/i10544_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40591 \sine_gen/lut/Mux_500_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0x502B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_855 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40502 \sine_gen/lut/i9923_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40592 \sine_gen/lut/Mux_494_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x9A1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_857 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40593 \sine_gen/lut/i6855_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40594 \sine_gen/lut/Mux_487_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0x5A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_860 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 \sine_gen/lut/i10203_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40595 \sine_gen/lut/i10201_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_861 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40398 \sine_gen/lut/i3477_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40596 \sine_gen/lut/i3476_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_864 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40597 \sine_gen/lut/i6346_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40598 \sine_gen/lut/i6821_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_867 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40599 \sine_gen/lut/i1704_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \sine_gen/lut/i6345_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0x0A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_869 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40601 \sine_gen/lut/i10408_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40602 \sine_gen/lut/i3446_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_870 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40603 \sine_gen/lut/i4426_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40604 \sine_gen/lut/i4401_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0xE1C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_874 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/lut/i2687_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40605 \sine_gen/lut/i506_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_875 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40502 \sine_gen/lut/i1574_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40606 \sine_gen/lut/i1490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0x19AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_877 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \tw_gen/div_18_i737_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \tw_gen/div_18_i696_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_880 ( input D0, C0, B0, A0, output F0 );

  lut40607 \tw_gen/i1_4_lut_adj_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_881 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \tw_gen/div_18_i412_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \tw_gen/div_18_i371_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_882 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40608 \tw_gen/i6793_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40609 \tw_gen/div_18_i372_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_883 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \tw_gen/div_18_i622_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \tw_gen/div_18_i581_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_884 ( input D0, C0, B0, A0, output F0 );

  lut40610 \tw_gen/i8_4_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_886 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40611 \tw_gen/i1_4_lut_adj_9 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 \tw_gen/i7_4_lut_adj_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_887 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i704_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \tw_gen/div_18_i663_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_890 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40376 \tw_gen/i11_4_lut_adj_1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40612 \tw_gen/div_18_i745_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_891 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \tw_gen/div_18_i576_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40311 \tw_gen/div_18_i535_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_892 ( input D0, C0, B0, A0, output F0 );

  lut40613 \tw_gen/i8_4_lut_adj_19 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_894 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40614 \tw_gen/i10_4_lut_adj_23 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \tw_gen/i8_4_lut_adj_21 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_895 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40418 \tw_gen/div_18_i658_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \tw_gen/div_18_i617_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40421 \tw_gen/i10_4_lut_adj_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40615 \tw_gen/i1_4_lut_adj_25 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_898 ( input D0, C0, B0, A0, output F0 );

  lut40616 \tw_gen/i10_4_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_900 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40617 \tw_gen/i7_4_lut_adj_12 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40618 \tw_gen/i1_4_lut_adj_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_901 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i538_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \tw_gen/div_18_i497_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_902 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40619 \tw_gen/i6747_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i498_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_904 ( input D0, C0, B0, A0, output F0 );

  lut40394 \tw_gen/i7_4_lut_adj_18 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_905 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i620_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \tw_gen/div_18_i579_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_908 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40010 \tw_gen/div_18_i702_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \tw_gen/div_18_i661_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_911 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i740_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \tw_gen/div_18_i699_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_913 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40620 \tw_gen/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40612 \tw_gen/div_18_i743_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_916 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40418 \tw_gen/div_18_i612_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \tw_gen/div_18_i571_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_917 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40617 \tw_gen/i6_4_lut_adj_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \tw_gen/div_18_i410_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_919 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i492_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40621 \tw_gen/div_18_i451_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_925 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i694_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i653_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_927 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40418 \tw_gen/div_18_i660_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i619_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_928 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \tw_gen/div_18_i578_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i537_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_931 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40010 \tw_gen/div_18_i738_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i697_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_933 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40390 \tw_gen/i9_4_lut_adj_35 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40621 \tw_gen/div_18_i741_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_934 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40398 \tw_gen/div_18_i700_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \tw_gen/div_18_i659_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_935 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \tw_gen/div_18_i749_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \tw_gen/div_18_i735_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_936 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40622 \tw_gen/i9_4_lut_adj_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40623 \tw_gen/i6777_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_937 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i780_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i739_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_939 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40624 \tw_gen/div_18_i783_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \tw_gen/div_18_i784_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_940 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40625 \tw_gen/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \tw_gen/div_18_i786_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_941 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40626 \tw_gen/i1_4_lut_adj_17 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \tw_gen/div_18_i540_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_944 ( input D0, C0, B0, A0, output F0 );

  lut40627 \tw_gen/i1_4_lut_adj_22 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_946 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40628 \tw_gen/i1_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40629 \tw_gen/div_18_i287_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0xD782") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_947 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \tw_gen/div_18_i365_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i324_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_949 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40624 \tw_gen/div_18_i447_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \tw_gen/div_18_i406_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_953 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \tw_gen/div_18_i611_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \tw_gen/div_18_i570_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_959 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 \tw_gen/div_18_i490_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i449_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_962 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i736_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \tw_gen/div_18_i695_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_963 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \tw_gen/div_18_i284_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40631 \tw_gen.div_18_i243_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_965 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40632 \tw_gen/i1_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \tw_gen/div_18_i708_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_969 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40418 \tw_gen/div_18_i496_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i455_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_972 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40633 \tw_gen/div_18_i454_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \tw_gen/div_18_i413_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_974 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \tw_gen/div_18_i536_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \tw_gen/div_18_i495_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_976 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40634 \tw_gen/div_18_i283_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40635 \tw_gen.div_18_i242_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_978 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \tw_gen/div_18_i618_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \tw_gen/div_18_i577_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_979 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40636 \tw_gen/i6765_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \tw_gen/div_18_i666_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_980 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i748_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \tw_gen/div_18_i707_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_982 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i664_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i623_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_983 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \tw_gen/div_18_i491_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i450_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_985 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \tw_gen/div_18_i573_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \tw_gen/div_18_i532_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_987 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40398 \tw_gen/div_18_i665_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \tw_gen/div_18_i624_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_992 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i746_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \tw_gen/div_18_i705_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_993 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \tw_gen/div_18_i747_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/div_18_i706_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_997 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i370_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \tw_gen/div_18_i329_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_999 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \tw_gen/div_18_i534_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \tw_gen/div_18_i493_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1001 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \tw_gen/div_18_i616_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i575_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1003 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40380 \tw_gen/div_18_i698_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \tw_gen/div_18_i657_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1005 ( input D0, C0, B0, A0, output F0 );

  lut40422 \tw_gen/i5_4_lut_adj_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1007 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \tw_gen/div_18_i409_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \tw_gen/div_18_i368_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1009 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i448_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40595 \tw_gen/div_18_i407_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1012 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \tw_gen/div_18_i580_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40637 \tw_gen/div_18_i539_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1014 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40166 \tw_gen/div_18_i662_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \tw_gen/div_18_i621_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1017 ( input D0, C0, B0, A0, output F0 );

  lut40638 \tw_gen/i11_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1018 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40639 \tw_gen/i14_4_lut_adj_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40640 \tw_gen/i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1021 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \tw_gen/div_18_i656_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \tw_gen/div_18_i615_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_1024 ( input DI1, C1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut4 \comp2.SLICE_1024_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40641 \comp2/Vb_c_I_0_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0x0107") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1026 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40642 \sine_gen/lut/i10157_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40643 \sine_gen.lut.i10417_2_lut_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1028 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40644 \sine_gen/lut/i797_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40645 \sine_gen/lut/i10428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0x61E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0xA54A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1030 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40646 \sine_gen/lut/i796_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40647 \sine_gen/lut/i10248_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0x7E91") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0xB450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1035 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40648 \sine_gen/lut/i10421_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40649 \sine_gen/lut/i794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0x3C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40650 \sine_gen/lut/i532_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40651 \sine_gen/lut/i9897_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0x8587") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xD333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1044 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40652 \sine_gen/lut/i10148_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40653 \sine_gen/lut/i10474_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0xE13C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1048 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40654 \sine_gen/lut/i809_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40655 \sine_gen/lut/i10472_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0x5295") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0x96A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40656 \sine_gen/lut/mux_7_Mux_0_i716_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40657 \sine_gen/lut/i10540_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0x998F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x96A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1056 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40658 \sine_gen/lut/i10538_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40659 \sine_gen/lut/i810_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0x6A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x6318") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1058 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40660 \sine_gen/lut/i10166_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40661 \sine_gen/lut/i4418_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0x665D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1063 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40662 \sine_gen/lut/i10412_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40663 \sine_gen/lut/mux_7_Mux_0_i699_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0x80EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40664 \sine_gen/lut/i4410_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40665 \sine_gen/lut/i521_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0x03F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0x6645") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1073 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40666 \sine_gen/lut/mux_7_Mux_0_i635_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40667 \sine_gen/lut/i10142_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0x05A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x3C43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1077 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40668 \sine_gen/lut/i10173_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40669 \sine_gen/lut/i10170_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x64A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0xCC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1081 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40670 \sine_gen/lut/mux_7_Mux_0_i604_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40671 \sine_gen/lut/i10139_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0x6656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0x83F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1086 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40672 \sine_gen/lut/mux_7_Mux_0_i541_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40673 \sine_gen/lut/i1507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0xF605") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0x9A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1088 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40674 \sine_gen/lut/i1508_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40675 \sine_gen/lut/i10524_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0x6632") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0x63C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1093 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40676 \sine_gen/lut/i1510_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40677 \sine_gen/lut/i10176_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0x3A95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1095 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40678 \sine_gen/lut/i10425_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40679 \sine_gen/lut/mux_7_Mux_0_i491_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0x352A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1097 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40680 \sine_gen/lut/i7980_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40681 \sine_gen/lut/mux_7_Mux_0_i460_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0x4294") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0x3686") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1104 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40682 \sine_gen/lut/i1513_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40683 \sine_gen/lut/i10522_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x01E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0x3C87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40684 \sine_gen/lut/i7986_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40685 \sine_gen/lut/i7983_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x6CB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0x9D63") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1114 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40686 \sine_gen/lut/mux_7_Mux_0_i251_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40687 \sine_gen/lut/i10465_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0x1EE6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40688 \sine_gen/lut/i10429_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \sine_gen/lut/i1197_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x9993") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x6769") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40690 \sine_gen/lut/i1532_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40691 \sine_gen/lut/i1531_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0xDE01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0x95D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40692 \sine_gen/lut/i838_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40693 \sine_gen/lut/i1196_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x429D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40694 \sine_gen/lut/i1533_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40695 \sine_gen/lut/mux_7_Mux_0_i142_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0x4C73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0xEE13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40696 \sine_gen/lut/i842_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40697 \sine_gen/lut/i1191_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0xBD6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0x9926") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40698 \sine_gen/lut/i1782_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40699 \sine_gen/lut/i843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0x95EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0x5B6D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40700 \sine_gen/lut/i1190_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40701 \sine_gen/lut/i1536_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0x5A25") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0x0BD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40702 \sine_gen/lut/i847_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40703 \sine_gen/lut/i4414_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0x5B49") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0xB7A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40704 \sine_gen/lut/i852_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40705 \sine_gen/lut/i1188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0x2F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0x19AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40706 \sine_gen/lut/i10167_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40707 \sine_gen/lut/Mux_1073_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0xCBF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0x9CDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40708 \sine_gen/lut/i10164_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40709 \sine_gen/lut/Mux_1061_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0x2963") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0xE817") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40710 \sine_gen/lut/Mux_1043_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40711 \sine_gen/lut/i857_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0xE5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0xB4DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40712 \sine_gen/lut/i10158_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40713 \sine_gen/lut/i10161_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0x2666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0x7E11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40714 \sine_gen/lut/i10149_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40715 \sine_gen/lut/i10426_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xA787") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40716 \sine_gen/lut/i10143_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40717 \sine_gen/lut/i10146_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0x9D6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0x562B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40718 \sine_gen/lut/i1128_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40719 \sine_gen/lut/i10140_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0xE51E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40720 \sine_gen/lut/i10137_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40721 \sine_gen/lut/Mux_716_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0x5A94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0xB52D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40722 \sine_gen/lut/i10134_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40723 \sine_gen/lut/i1166_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0xA946") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0xF04F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40724 \sine_gen/lut/i10104_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40725 \sine_gen/lut/Mux_711_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xEA17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0x2DD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40726 \sine_gen/lut/i1158_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40727 \sine_gen/lut/i1139_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0x7A56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0xBD29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40728 \sine_gen/lut/i1155_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40729 \sine_gen/lut/i10101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0xBB45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0x3E93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40730 \sine_gen/lut/i1153_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40731 \sine_gen/lut/i1142_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xDA4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0xD4B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40732 \sine_gen/lut/i10455_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40733 \sine_gen/lut/i1151_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0x1BE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0x5999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40734 \sine_gen/lut/i1149_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40735 \sine_gen/lut/i10487_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0x3664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x5A3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40736 \sine_gen/i6453_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40737 \sine_gen/i6454_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40738 \sine_gen/i6450_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40739 \sine_gen/i6455_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40740 \sine_gen/i6451_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40741 \sine_gen/i6457_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40742 \sine_gen/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40743 \sine_gen/i6456_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40742 \sine_gen/i1_2_lut_4_lut_adj_46 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40743 \sine_gen/i1_2_lut_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40738 \sine_gen/i6460_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40737 \sine_gen/i6459_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40744 \sine_gen/i6461_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40745 \sine_gen/i6458_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1227 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40746 \sine_gen/i10812_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40747 \sine_gen/i6407_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0x7777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40748 \sine_gen/i6410_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40749 \sine_gen/i6418_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40750 \sine_gen/i6412_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40751 \sine_gen/i1_2_lut_3_lut_4_lut_adj_49 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40748 \sine_gen/i6411_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40752 \sine_gen/i6419_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40748 \sine_gen/i6417_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40753 \sine_gen/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1236 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40754 \sine_gen/lut/i10498_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \sine_gen/lut/i517_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1237 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40755 \sine_gen/lut/i10437_2_lut_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 \sine_gen/lut/i1805_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1239 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40757 \sine_gen/lut/i10526_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 \sine_gen/lut/mux_7_Mux_0_i475_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0x0CF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40759 \sine_gen/lut/i376_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40760 \sine_gen/lut/i10400_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40761 \sine_gen/lut/i365_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40762 \sine_gen/lut/i10409_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0xCC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1249 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40763 \sine_gen/lut/i1398_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40764 \sine_gen/lut/i6519_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0xC6C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1258 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40765 \sine_gen/lut/Mux_758_i7_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40766 \sine_gen/lut/Mux_1080_i7_3_lut_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0x3636") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1270 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40767 \sine_gen/lut/i10419_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40768 \sine_gen/lut/i10534_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x44CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x9595") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40769 \tw_gen/i9_4_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40610 \tw_gen/i10_4_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1277 ( input D0, C0, B0, A0, output F0 );

  lut40422 \tw_gen/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1281 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40445 \sine_gen/lut/i9562_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1282 ( input D0, C0, B0, A0, output F0 );

  lut40089 \sine_gen/lut/address[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_1288 ( input DI1, C1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut4 \comp1.SLICE_1288_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40770 \comp1/i4089_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out1_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1301 ( input D0, C0, B0, A0, output F0 );

  lut40610 \sine_gen/i5_4_lut_adj_48 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1305 ( output F0 );
  wire   GNDI;

  lut40771 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1307 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40624 \sine_gen/mux_13_Mux_1_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \sine_gen/i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1308 ( input D1, C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40772 \sine_gen/i3702_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40773 \sine_gen/i10818_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1310 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/mux_13_Mux_3_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \sine_gen/mux_13_Mux_2_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1312 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \sine_gen/mux_13_Mux_5_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40311 \sine_gen/i6333_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1314 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \sine_gen/mux_13_Mux_7_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \sine_gen/mux_13_Mux_6_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1316 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/mux_13_Mux_9_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40774 \sine_gen/mux_13_Mux_8_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1318 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \sine_gen/mux_13_Mux_11_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \sine_gen/mux_13_Mux_10_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1320 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40775 \sine_gen/mux_13_Mux_13_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \sine_gen/mux_13_Mux_12_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1322 ( input DI1, D1, C1, B1, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40010 \sine_gen/i6292_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \sine_gen/mux_13_Mux_14_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/address_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_1324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40776 \sine_gen/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40777 \sine_gen/i9576_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1326 ( input D0, C0, B0, A0, output F0 );

  lut40778 \sine_gen/i9574_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1335 ( input D0, C0, B0, A0, output F0 );

  lut40316 \sine_gen/lut/address[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1339 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40013 \sine_gen/lut/i10031_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1340 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40779 \sine_gen/lut/i9968_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1345 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40048 \sine_gen/lut/i9869_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1348 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40780 \sine_gen/lut/i10019_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1356 ( input D0, C0, B0, A0, output F0 );

  lut40089 \sine_gen/lut/address[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1362 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40583 \sine_gen/lut/i1640_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1363 ( input D0, C0, B0, A0, output F0 );

  lut40316 \sine_gen/lut/address[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1364 ( input D0, C0, B0, A0, output F0 );

  lut40781 \sine_gen/lut/address[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1365 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40403 \sine_gen/lut/i10220_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1382 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40583 \tw_gen/i160_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_mult_17 ( input A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, B3, B2, B0, output O19, O18, O17, O16, O15, O14, O13, O12, 
    O11, O10, O9, O8, O7, O6, O5, O4, O3, O2, O1 );
  wire   GNDI;

  MAC16_B \tw_gen/mult_17 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), 
    .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), 
    .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), 
    .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), .A12(A12), 
    .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), .A5(A5), .A4(A4), 
    .A3(A3), .A2(A2), .A1(A1), .A0(GNDI), .B15(GNDI), .B14(GNDI), .B13(GNDI), 
    .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), 
    .B6(GNDI), .B5(GNDI), .B4(GNDI), .B3(B3), .B2(B2), .B1(GNDI), .B0(B0), 
    .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), 
    .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), 
    .D3(GNDI), .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), 
    .CHOLD(GNDI), .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(O19), 
    .O18(O18), .O17(O17), .O16(O16), .O15(O15), .O14(O14), .O13(O13), 
    .O12(O12), .O11(O11), .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), 
    .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A13 => O13) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A12 => O13) = (0:0:0,0:0:0);
    (A12 => O12) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A11 => O13) = (0:0:0,0:0:0);
    (A11 => O12) = (0:0:0,0:0:0);
    (A11 => O11) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A10 => O13) = (0:0:0,0:0:0);
    (A10 => O12) = (0:0:0,0:0:0);
    (A10 => O11) = (0:0:0,0:0:0);
    (A10 => O10) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A9 => O13) = (0:0:0,0:0:0);
    (A9 => O12) = (0:0:0,0:0:0);
    (A9 => O11) = (0:0:0,0:0:0);
    (A9 => O10) = (0:0:0,0:0:0);
    (A9 => O9) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A8 => O13) = (0:0:0,0:0:0);
    (A8 => O12) = (0:0:0,0:0:0);
    (A8 => O11) = (0:0:0,0:0:0);
    (A8 => O10) = (0:0:0,0:0:0);
    (A8 => O9) = (0:0:0,0:0:0);
    (A8 => O8) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A7 => O13) = (0:0:0,0:0:0);
    (A7 => O12) = (0:0:0,0:0:0);
    (A7 => O11) = (0:0:0,0:0:0);
    (A7 => O10) = (0:0:0,0:0:0);
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A6 => O13) = (0:0:0,0:0:0);
    (A6 => O12) = (0:0:0,0:0:0);
    (A6 => O11) = (0:0:0,0:0:0);
    (A6 => O10) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A5 => O13) = (0:0:0,0:0:0);
    (A5 => O12) = (0:0:0,0:0:0);
    (A5 => O11) = (0:0:0,0:0:0);
    (A5 => O10) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (A4 => O19) = (0:0:0,0:0:0);
    (A4 => O18) = (0:0:0,0:0:0);
    (A4 => O17) = (0:0:0,0:0:0);
    (A4 => O16) = (0:0:0,0:0:0);
    (A4 => O15) = (0:0:0,0:0:0);
    (A4 => O14) = (0:0:0,0:0:0);
    (A4 => O13) = (0:0:0,0:0:0);
    (A4 => O12) = (0:0:0,0:0:0);
    (A4 => O11) = (0:0:0,0:0:0);
    (A4 => O10) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A4 => O6) = (0:0:0,0:0:0);
    (A4 => O5) = (0:0:0,0:0:0);
    (A4 => O4) = (0:0:0,0:0:0);
    (A3 => O19) = (0:0:0,0:0:0);
    (A3 => O18) = (0:0:0,0:0:0);
    (A3 => O17) = (0:0:0,0:0:0);
    (A3 => O16) = (0:0:0,0:0:0);
    (A3 => O15) = (0:0:0,0:0:0);
    (A3 => O14) = (0:0:0,0:0:0);
    (A3 => O13) = (0:0:0,0:0:0);
    (A3 => O12) = (0:0:0,0:0:0);
    (A3 => O11) = (0:0:0,0:0:0);
    (A3 => O10) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O19) = (0:0:0,0:0:0);
    (A2 => O18) = (0:0:0,0:0:0);
    (A2 => O17) = (0:0:0,0:0:0);
    (A2 => O16) = (0:0:0,0:0:0);
    (A2 => O15) = (0:0:0,0:0:0);
    (A2 => O14) = (0:0:0,0:0:0);
    (A2 => O13) = (0:0:0,0:0:0);
    (A2 => O12) = (0:0:0,0:0:0);
    (A2 => O11) = (0:0:0,0:0:0);
    (A2 => O10) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A1 => O19) = (0:0:0,0:0:0);
    (A1 => O18) = (0:0:0,0:0:0);
    (A1 => O17) = (0:0:0,0:0:0);
    (A1 => O16) = (0:0:0,0:0:0);
    (A1 => O15) = (0:0:0,0:0:0);
    (A1 => O14) = (0:0:0,0:0:0);
    (A1 => O13) = (0:0:0,0:0:0);
    (A1 => O12) = (0:0:0,0:0:0);
    (A1 => O11) = (0:0:0,0:0:0);
    (A1 => O10) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B3 => O13) = (0:0:0,0:0:0);
    (B3 => O12) = (0:0:0,0:0:0);
    (B3 => O11) = (0:0:0,0:0:0);
    (B3 => O10) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B2 => O19) = (0:0:0,0:0:0);
    (B2 => O18) = (0:0:0,0:0:0);
    (B2 => O17) = (0:0:0,0:0:0);
    (B2 => O16) = (0:0:0,0:0:0);
    (B2 => O15) = (0:0:0,0:0:0);
    (B2 => O14) = (0:0:0,0:0:0);
    (B2 => O13) = (0:0:0,0:0:0);
    (B2 => O12) = (0:0:0,0:0:0);
    (B2 => O11) = (0:0:0,0:0:0);
    (B2 => O10) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
    (B0 => O13) = (0:0:0,0:0:0);
    (B0 => O12) = (0:0:0,0:0:0);
    (B0 => O11) = (0:0:0,0:0:0);
    (B0 => O10) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b11";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b11";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.B_SIGNED = "0b0";
endmodule

module Van ( input PADDO, output Van );
  wire   VCCI;

  BB_B_B \Van_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Van));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Van) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module Va ( input PADDO, output Va );
  wire   VCCI;

  BB_B_B \Va_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va) = (0:0:0,0:0:0);
  endspecify

endmodule

module reset ( output PADDI, input reset );
  wire   GNDI;

  BB_B_B \reset_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(reset));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (reset => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vcn ( input PADDO, output Vcn );
  wire   VCCI;

  BB_B_B \Vcn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vcn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vcn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc ( input PADDO, output Vc );
  wire   VCCI;

  BB_B_B \Vc_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vbn ( input PADDO, output Vbn );
  wire   VCCI;

  BB_B_B \Vbn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vbn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vbn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb ( input PADDO, output Vb );
  wire   VCCI;

  BB_B_B \Vb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb) = (0:0:0,0:0:0);
  endspecify

endmodule
