Line 143: [HALTXF] %s: Wrong %s(%d)
Line 202: [HALTXF] SetTxModemSel: TX_MODEM_SEL(%d) ?= TXF_MODEM_SEL(%d)
Line 224: [HALTXF] %s: Wrong %s(%d)
Line 231: [HALTXF] %s: Wrong %s(%d)
Line 232: [HALTXF] %s: Wrong %s(%d)
Line 312: [HALTXF] HALTXF_SetToneGen(TX%d): gen_mode(%d)
Line 334: [HALTXF] %s: Wrong %s(%d)
Line 335: [HALTXF] %s: Wrong %s(%d)
Line 336: [HALTXF] %s: Wrong %s(%d)
Line 337: [HALTXF] %s: Wrong %s(%d)
Line 366: [HALTXF] SetIQCompensation(TX%d): compensation(CI: %d, CQ: %d)
Line 388: [HALTXF] %s: Wrong %s(%d)
Line 389: [HALTXF] %s: Wrong %s(%d)
Line 390: [HALTXF] %s: Wrong %s(%d)
Line 391: [HALTXF] %s: Wrong %s(%d)
Line 419: [HALTXF] SetDCCompensation(TX%d): compensation(DI: %d, DQ: %d)
Line 446: [HALTXF] %s: Wrong %s(%d)
Line 447: [HALTXF] %s: Wrong %s(%d)
Line 511: [HALTXF] tx_path %d, RFD_TXF_OUT_SWAP(0x%x)
Line 551: [HALTXF] RFD_UL0_DAC_CFG(0x%X), RFD_UL0_DAC_CFG(0x%X)
Line 568: [HALTXF] RFD_TXF_DVALID_CLK0(0x%X), UL_VALID_CLK(0x%X)
Line 585: [HALTXF] RFD_UL0_TXF_CFG(0x%X), RFD_TXF_EN(0x%X)
Line 677: [HALTXF] tx_path %d, RFD_TXF_OUT_SWAP(0x%x)
Line 695: [HALTXF] SetDAC: Wrong Rat(%d)
Line 988: [HALTX PATH %d] enable %d  UL_VALID_CLK (0x%x) / RFD_TXF_DVALID_CLK0 ( 0x%x) / RFD_UL_INTP0_ON ( 0x%x) / UL_INTP0_ON ( 0x%x) / RFD_UL0_TXF_CFG ( 0x%x)
Line 1001: [HALTX PATH %d] enable %d  UL_VALID_CLK (0x%x) / RFD_TXF_DVALID_CLK ( 0x%x) / RFD_UL_INTP1_ON ( 0x%x) / UL_INTP1_ON ( 0x%x) / RFD_UL1_TXF_CFG ( 0x%x)
Line 1037: [HALTXF] SetDAC: Wrong Rat(%d)
Line 1049: [HALTXF] SetDAC(TX%d): enable(%d)
Line 1071: [HALTXF_DisableDACRegs] rat %d, tx_path %d
Line 1095: [RFD REG DUMP] WCDMA URTG HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
Line 1098: ===============================================================================================================
Line 1104: [RFD REG DUMP] CDMA URTG HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
Line 1107: ===============================================================================================================
Line 1113: [RFD REG DUMP] WCDMA TXF HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
Line 1116: ===============================================================================================================
Line 1122: [RFD REG DUMP] WCDMA TXF HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
Line 1125: ===============================================================================================================
Line 1131: [RFD REG DUMP] WCDMA TXF HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
Line 1134: ===============================================================================================================
Line 1140: [RFD REG DUMP] WCDMA DAC HISpeedy: [0x%04x]=(0x%08x) [0x%04x]=(0x%08x) [0x%04x]=(0x%08x)
Line 1201: [HALTXF] HALTXF_InitRFDTxFilter : rfic_version(%d) RFD_TXF_CLK_EN 0x%x, RFD_TXF_MPR_EN 0x%x, RFD_TXF_MPR_LEN 0x%x RFD_TXF_DVALID_CLK0 0x%x  RFD_HTX_URTG 0x%x
Line 1232: [HALTXF] HALTXF_InitTxFilter
Line 1286: [HALTXF] %s: Wrong %s(%d)
Line 1287: [HALTXF] %s: Wrong %s(%d)
Line 1292: [HALTXF] %s: Wrong %s(%d)
Line 1293: [HALTXF] %s: Wrong %s(%d)
Line 1302: [HALTXF] HALTXF_ConfigCal(TX%d): freq(%d), level(%d)
Line 1349: [HALTXF] %s: Wrong %s(%d)
Line 1350: [HALTXF] %s: Wrong %s(%d)
Line 1355: [HALTXF] %s: Wrong %s(%d)
Line 1356: [HALTXF] %s: Wrong %s(%d)
Line 1391: [HALTXF] SetTxDmixerFreq: tx(%d), mode(%d), freq(%d)
Line 1477: [HALTXF] %s: Wrong %s(%d)
Line 1478: [HALTXF] %s: Wrong %s(%d)
Line 1483: [HALTXF] %s: Wrong %s(%d)
Line 1484: [HALTXF] %s: Wrong %s(%d)
Line 1509: [HALTXF] HALTXF_SetDigitGain: Wrong tx_path(%d)
Line 1519: [HALTXF] HALTXF_SetDigitGain(TX%d): idx(%d), gain(%d)
Line 1807: HALTXF_SetDacOnOffControl,  selectedAS : %d	rachState : %d
Line 1842: CRC_BUF[%d] 0x%x
Line 1859: EDCH_BUF2[%d] 0x%x
Line 1869: EDCH_BUF2[%d] 0x%x
Line 1879: EDCH_BUF3[%d] 0x%x
Line 1889: EDCH_BUF3[%d] 0x%x
Line 1904: EDCH_BUF2[%d] 0x%x
Line 1914: EDCH_BUF2[%d] 0x%x
Line 1924: EDCH_BUF2[%d] 0x%x
Line 1934: EDCH_BUF3[%d] 0x%x
Line 1944: EDCH_BUF3[%d] 0x%x
Line 1954: EDCH_BUF3[%d] 0x%x
Line 1969: EDCH_BUF2[%d] 0x%x
Line 1979: EDCH_BUF2[%d] 0x%x
Line 1989: EDCH_BUF2[%d] 0x%x
Line 1999: EDCH_BUF2[%d] 0x%x
Line 2009: EDCH_BUF3[%d] 0x%x
Line 2019: EDCH_BUF3[%d] 0x%x
Line 2029: EDCH_BUF3[%d] 0x%x
Line 2039: EDCH_BUF3[%d] 0x%x
Line 2095: SetTxClkGating: Worng value: set_lv(%d)
Line 2282: DCH1_BUF [%d] = 0x%x
Line 2329: CRC Buff: 
Line 2360: TX PATH : %d
Line 2372: [HALTXF_PATH %d] RFD_DAC0_CTL( 0x%x) / RFD_DAC0_DIGI_IN ( 0x%x) / RFD_DAC0_CTR_I ( 0x%x) / RFD_DAC0_CTR_Q ( 0x%x) / RFD_DAC0_CTR_CM ( 0x%x) 
Line 2384: [HALTXF_PATH %d] RFD_DAC1_CTL( 0x%x) / RFD_DAC1_DIGI_IN ( 0x%x) / RFD_DAC1_CTR_I ( 0x%x) / RFD_DAC1_CTR_Q ( 0x%x) / RFD_DAC1_CTR_CM ( 0x%x) 
Line 2406: %s(): ImBalPhase=%d, ImBalGain=%d
Line 2445: [HALTXF_SetDAC] Txpath %d, RFD_UL0_DAC_CFG 0x%x, RFD_DAC0_CTL 0x%x, RFD_DAC0_CTR_CM 0x%x, RFD_DAC0_CTR_I 0x%x, RFD_DAC0_CTR_Q 0x%x, RFD_DAC0_DIGI_IN 0x%x
Line 2455: [HALTXF_SetDAC] RFD_UL0_TXF_CFG 0x%x, RFD_UL0_INTP_ON 0x%x, RFD_UL0_CFR_CLIPPING_LIMT 0x%x, RFD_UL0_CFR 0x%x, RFD_UL0_DPD_SEL 0x%x, RFD_UL0_DPD_AMAM_GAIN 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x
Line 2465: [HALTXF_SetDAC] RFD_UL0_DMIXER_PHASE_OFFSET 0x%x, RFD_UL0_PLL_PHASE_COMPEN 0x%x, RFD_UL0_DAC_CFG 0x%x, RFD_TXF_IN_SWAP 0x%x, RFD_TXF_OUT_SWAP 0x%x, RFD_TXF_DVALID_CLK0 0x%x, RFD_TXF_CLK_EN 0x%x
Line 2477: [HALTXF_SetDAC] Txpath %d, RFD_UL1_DAC_CFG 0x%x, RFD_DAC1_CTL 0x%x, RFD_DAC1_CTR_CM 0x%x, RFD_DAC1_CTR_I 0x%x, RFD_DAC1_CTR_Q 0x%x, RFD_DAC1_DIGI_IN 0x%x
Line 2487: [HALTXF_SetDAC] RFD_UL1_TXF_CFG 0x%x, RFD_UL1_INTP_ON 0x%x, RFD_UL1_CFR_CLIPPING_LIMT 0x%x, RFD_UL1_CFR 0x%x, RFD_UL1_DPD_SEL 0x%x, RFD_UL1_DPD_AMAM_GAIN 0x%x, RFD_UL1_DMIXER_FREQ_OFFSET 0x%x
Line 2497: [HALTXF_SetDAC] RFD_UL1_DMIXER_PHASE_OFFSET 0x%x, RFD_UL1_PLL_PHASE_COMPEN 0x%x, RFD_UL1_DAC_CFG 0x%x, RFD_TXF_IN_SWAP 0x%x, RFD_TXF_OUT_SWAP 0x%x, RFD_TXF_DVALID_CLK1 0x%x, RFD_TXF_CLK_EN 0x%x
Line 2509: [HALTXF_SetDAC] RFD_TXF_EN 0x%x RFD_UL0_TXF_CFG 0x%x, RFD_UL1_TXF_CFG 0x%x, UL_VALID_CLK[0] 0x%x, UL_VALID_CLK[1] 0x%x, UL0_FILT_OUT_SEL 0x%x
Line 2514: [MARCONI] Dump MSpeedy = 0x%03x , 0x%08x
Line 2534: [HALTX_pREG_TXFILTER] UL0_3G_FREQ_SFT_BYPASS 0x%x, UL_VALID_CLK 0x%x, UL0_FILT_OUT_SEL 0x%x, UL0_3G_DGC_GAIN 0x%x, TXF_MODEM_SEL 0x%x, UL0_3G_DGC_BYPASS_EN 0x%x, UL0_3G_INTP_BYPASS 0x%x
Line 2539: [HALTX_pREG_TXFILTER] UL_CLK_L2_SW_CTRL 0x%x, UL_CLK_SW_OV_EN 0x%x 
Line 2550: [HALTX_RFD] RFD_TXF_MPR_EN 0x%x, RFD_TXF_MPR_CFG 0x%x, RFD_TXF_MPR_DELAY_VAL 0x%x, RFD_TXF_DVALID_CLK0 0x%x, RFD_UL0_INTP_ON 0x%x, RFD_TXF_MPR_LEN 0x%x
Line 2563: [HALTX_URTG] RFD_HTX_EMUL 0x%x, RFD_HTX_DLY 0x%x, RFD_HFLT_DLY 0x%x, RFD_PHASE_ADJ_MON 0x%x, RFD_HTX_CH_INFO 0x%x, RFD_HTX_PRACH 0x%x, RFD_HTX_PRACH_PRE_EN 0x%x
Line 2572: [HALTX_URTG] RFD_HTX_PRACH_START 0x%x, RFD_HTX_AICH 0x%x, RFD_HTX_SYNC 0x%x, RFD_HTX_SYNC_MODE 0x%x, RFD_HTX_FILTER_DELAY 0x%x, RFD_HTX_URTG 0x%x
Line 2584: [HALTX_URTG] ELA_TRIG_START_END.ELA_TRIG_START 0x%x
Line 2592: [HALTX_URTG] ELA_TRIG_START_END.ELA_TRIG_END 0x%x
Line 2752: [HALTXC_SetTone] RFD_TXF_CLK_EN 0x%x, RFD_TXF_FEEDBACK_ANT_SEL 0x%x, RFD_TXF_FEEDBACK_DUMP 0x%x, RFD_TXF_FEEDBACK_CTRL 0x%x, RFD_TXF_FEEDBACK_DUMP_LEN 0x%x, RFD_TXF_FEEDBACK_TX_DELAY 0x%x, RFD_UL0_DMIXER_TONE 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x
Line 2760: [HALTXC_SetTone] RFD_UL0_DMIXER_TONE 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x, RFD_UL0_DROOP_COMP_A 0x%x, RFD_UL0_DROOP_COMP_BS 0x%x, RFD_UL0_DMIXER_FREQ_OFFSET 0x%x
Line 2772: [HALTXC_SetTone] UL0_3G_CORDIC_TONE 0x%x, UL0_3G_CORDIC_TONE_FREQ 0x%x, UL0_3G_CORDIC_TONE_DELTA_PHI 0x%x, UL0_3G_CORDIC_TONE 0x%x, RFD_TXF_FILTER_TEST_OUT 0x%x, UL_CLK_L2_SW_CTRL 0x%x, UL_CLK_SW_OV_EN 0x%x
Line 2787: [HALTXF_SetDAC] TXF_MODEM_SEL 0x%x UL0_3G_DGC_BYPASS_EN 0x%x, UL0_3G_DGC_GAIN0 0x%x, UL0_3G_DGC_GAIN1 0x%x, UL0_3G_DGAIN_SRS_UPPCH 0x%x, UL0_3G_DGC_SHIFT 0x%x, UL0_3G_DGC_UPDATE_SEL 0x%x
Line 2797: [HALTXF_SetDAC] UL0_3G_FREQ_SFT_BYPASS 0x%x UL0_3G_FREQ_SFT 0x%x, UL0_3G_FREQ_SFT_INIT 0x%x, UL0_3G_FREQ_SFT_DELTA 0x%x, UL0_3G_FREQ_SFT_ROT 0x%x, UL0_3G_CORDIC_TONE 0x%x, UL0_3G_CORDIC_TONE_DC 0x%x
Line 2807: [HALTXF_SetDAC] UL0_3G_CORDIC_TONE_FREQ 0x%x UL0_3G_CORDIC_TONE_DELTA_PHI 0x%x, UL0_3G_INTP_BYPASS 0x%x, UL_VALID_FRAME 0x%x, UL_VALID_PHASE 0x%x, UL0_VALID_CLK 0x%x, UL1_VALID_CLK 0x%x
Line 2817: [HALTXF_SetDAC] UL2_VALID_CLK 0x%x UL_DIF_GSM_MODE 0x%x, UL_RFD_2ND_PATH 0x%x, UL0_FILT_OUT_SEL 0x%x, UL0_FILT_OUT_IQ 0x%x, UL0_SUB6_OV_MODE 0x%x, UL_TXF_CLK_SW_OV_EN 0x%x
Line 2827: [HALTXF_SetDAC] UL_TXF_CLK_REG_SLICE_OV_EN 0x%x, UL_CLK_L2_SW_CTRL 0x%x, UL_CLK_SW_OV_EN 0x%x, TX_DYN_CLK_ON_EN0 0x%x, TX_DYN_CLK_ON_EN1 0x%x, RX_DYN_CLK_ON_EN0 0x%x, RX_DYN_CLK_ON_EN1 0x%x
Line 2835: HALTXF_SetLmacMon >> LMAC_SM_FORCE_INIT(0x%X), LMAC_SM_STOP_MON(0x%X) 
Line 2840: HALTXF_PrnLmacMon >> LMAC_SM_STOP_IND(0x%X), LMAC_SM_STOP_MON(0x%X)
