# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do AES_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/study/Sophomore\ Computer/Second\ term/Logic\ design/project/AES-Verilog {D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog/AES.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:57 on May 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog" D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog/AES.v 
# -- Compiling module AES
# 
# Top level modules:
# 	AES
# End time: 17:08:57 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/study/Sophomore\ Computer/Second\ term/Logic\ design/project/AES-Verilog {D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog/mixColumns.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:58 on May 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog" D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog/mixColumns.v 
# -- Compiling module mixColumns
# 
# Top level modules:
# 	mixColumns
# End time: 17:08:58 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/study/Sophomore\ Computer/Second\ term/Logic\ design/project/AES-Verilog {D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog/mixColumns_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:58 on May 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog" D:/study/Sophomore Computer/Second term/Logic design/project/AES-Verilog/mixColumns_tb.v 
# -- Compiling module mixColumns_tb
# 
# Top level modules:
# 	mixColumns_tb
# End time: 17:08:58 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mixColumns_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mixColumns_tb 
# Start time: 17:08:58 on May 01,2022
# Loading work.mixColumns_tb
# Loading work.mixColumns
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# input= d4bf5d30e0b452aeb84111f11e2798e5 , output= 046681e5e0cb199a48f8d37a2806264c
# input= 84e1dd691a41d76f792d389783fbac70 , output= 9f487f794f955f662afc86abd7f1ab29
# input= 6353e08c0960e104cd70b751bacad0e7 , output= 5f72641557f5bc92f7be3b291db9f91a
# End time: 17:13:30 on May 01,2022, Elapsed time: 0:04:32
# Errors: 0, Warnings: 0
