Execute     source -notrace -encoding utf-8 C:/fpga/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/fpga/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.219 sec.
INFO-FLOW: Workspace C:/fpga/simon/all_in_one/all_in_one/hls opened at Tue Jan 14 22:02:12 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.25 sec.
Execute   apply_ini C:/fpga/simon/all_in_one/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=systolic_array.cpp' from C:/fpga/simon/all_in_one/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=systolic_array.cpp' from C:/fpga/simon/all_in_one/hls_config.cfg(10)
Execute     add_files C:/fpga/simon/all_in_one/systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'C:/fpga/simon/all_in_one/systolic_array.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/fpga/simon/asic_accelerator/overall_tb.cpp' from C:/fpga/simon/all_in_one/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/fpga/simon/asic_accelerator/overall_tb.cpp' from C:/fpga/simon/all_in_one/hls_config.cfg(9)
Execute     add_files -tb C:/fpga/simon/asic_accelerator/overall_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/fpga/simon/asic_accelerator/overall_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=systolic_top_uart_4parallel' from C:/fpga/simon/all_in_one/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_top_uart_4parallel' from C:/fpga/simon/all_in_one/hls_config.cfg(7)
Execute     set_top systolic_top_uart_4parallel 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/fpga/simon/all_in_one/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/fpga/simon/all_in_one/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu2cg-sfvc784-1-e' from C:/fpga/simon/all_in_one/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu2cg-sfvc784-1-e' from C:/fpga/simon/all_in_one/hls_config.cfg(1)
Execute     set_part xczu2cg-sfvc784-1-e 
Execute       create_platform xczu2cg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/fpga/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/fpga/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu2cg-sfvc784-1-e'
Command       create_platform done; 5.05 sec.
Execute       source C:/fpga/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu2cg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.216 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/fpga/simon/all_in_one/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/fpga/simon/all_in_one/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/fpga/simon/all_in_one/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/fpga/simon/all_in_one/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 5.253 sec.
Execute   apply_ini C:/fpga/simon/all_in_one/all_in_one/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.672 seconds; current allocated memory: 619.965 MB.
Execute       set_directive_top systolic_top_uart_4parallel -name=systolic_top_uart_4parallel 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling systolic_array.cpp as C++
Execute       ap_part_info -name xczu2cg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang systolic_array.cpp -foptimization-record-file=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/fpga/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/fpga/Vitis/2024.2/common/technology/autopilot -I C:/fpga/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp {-hls-platform-db-name=C:/fpga/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_300.000000_DSP_240.000000_FF_94464.000000_LUT_47232.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu2cg-sfvc784-1-e > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.cpp.clang.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp {-hls-platform-db-name=C:/fpga/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_300.000000_DSP_240.000000_FF_94464.000000_LUT_47232.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu2cg-sfvc784-1-e > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/clang.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/.systemc_flag -fix-errors C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.448 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/all.directive.json -fix-errors C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.727 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/fpga/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.487 sec.
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu2cg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/fpga/Vitis/2024.2/common/technology/autopilot -I C:/fpga/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.bc {-hls-platform-db-name=C:/fpga/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_300.000000_DSP_240.000000_FF_94464.000000_LUT_47232.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu2cg-sfvc784-1-e > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.clang.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.289 seconds; current allocated memory: 623.562 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.g.bc"  
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_array.g.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.0.bc > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.173 sec.
Execute       run_link_or_opt -opt -out C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.241 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/fpga/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/fpga/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/fpga/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/fpga/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.249 sec.
Execute       run_link_or_opt -opt -out C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=systolic_top_uart_4parallel -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=systolic_top_uart_4parallel -reflow-float-conversion -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.008 sec.
Execute       run_link_or_opt -out C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/fpga/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/fpga/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=systolic_top_uart_4parallel 
INFO-FLOW: run_clang exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=systolic_top_uart_4parallel -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/fpga/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=systolic_top_uart_4parallel -mllvm -hls-db-dir -mllvm C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/fpga/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_300.000000_DSP_240.000000_FF_94464.000000_LUT_47232.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu2cg-sfvc784-1-e 2> C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,211 Compile/Link C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,211 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,737 Unroll/Inline (step 1) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,737 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,250 Unroll/Inline (step 2) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,250 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,034 Unroll/Inline (step 3) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,034 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,478 Unroll/Inline (step 4) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,478 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,646 Array/Struct (step 1) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,646 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,646 Array/Struct (step 2) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,646 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,646 Array/Struct (step 3) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,646 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,646 Array/Struct (step 4) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,646 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,602 Array/Struct (step 5) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,602 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,602 Performance (step 1) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,602 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,941 Performance (step 2) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,941 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,501 Performance (step 3) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,501 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,944 Performance (step 4) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,944 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,960 HW Transforms (step 1) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,960 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,962 HW Transforms (step 2) C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,962 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_431_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:431:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_436_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:436:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_515_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:515:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:122:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:137:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:139:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_166_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:166:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_7' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:172:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_9' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:188:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_8' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:183:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_195_10' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:195:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_201_11' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:201:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_215_13' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:215:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_209_12' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:209:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_229_15' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:229:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_14' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:224:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_155_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:155:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:67:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_431_1' (systolic_array.cpp:431:27) in function 'systolic_top_uart_4parallel' completely with a factor of 4 (systolic_array.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_436_2' (systolic_array.cpp:436:31) in function 'systolic_top_uart_4parallel' completely with a factor of 9 (systolic_array.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_515_3' (systolic_array.cpp:515:27) in function 'systolic_top_uart_4parallel' completely with a factor of 4 (systolic_array.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (systolic_array.cpp:122:35) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_3' (systolic_array.cpp:137:31) in function 'systolic_array' completely with a factor of 3 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_4' (systolic_array.cpp:139:20) in function 'systolic_array' completely with a factor of 3 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_166_6' (systolic_array.cpp:166:31) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_7' (systolic_array.cpp:172:31) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_9' (systolic_array.cpp:188:31) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_8' (systolic_array.cpp:183:31) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_195_10' (systolic_array.cpp:195:32) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_11' (systolic_array.cpp:201:32) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_13' (systolic_array.cpp:215:32) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_12' (systolic_array.cpp:209:32) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_15' (systolic_array.cpp:229:32) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_14' (systolic_array.cpp:224:32) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_5' (systolic_array.cpp:155:27) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_2' (systolic_array.cpp:67:26) in function 'softmax' completely with a factor of 9 (systolic_array.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (systolic_array.cpp:61:22) in function 'softmax' completely with a factor of 9 (systolic_array.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'systolic_array(bool, bool, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool&, systolic_state_t&, unsigned char)' (systolic_array.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'leaky_relu(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'systolic_array(bool, bool, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool&, systolic_state_t&, unsigned char)' (systolic_array.cpp:97:0)
INFO: [HLS 214-364] Automatically inlining function 'uart_rx(bool, unsigned int&, bool&, bool, UartRxState&)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:468:5)
INFO: [HLS 214-364] Automatically inlining function 'uart_tx(bool&, bool, unsigned int, bool, UartTxState&)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:471:5)
INFO: [HLS 214-364] Automatically inlining function 'systolic_array(bool, bool, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool&, systolic_state_t&, unsigned char)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:517:2)
INFO: [HLS 214-364] Automatically inlining function 'softmax(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:178:13)
INFO: [HLS 214-364] Automatically inlining function 'sigmoid(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:203:9)
INFO: [HLS 214-364] Automatically inlining function 'exp_fixed(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:62:19)
INFO: [HLS 214-421] Automatically partitioning small array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.state' completely based on array size. (systolic_array.cpp:413:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.k' completely based on array size. (systolic_array.cpp:413:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.busy' completely based on array size. (systolic_array.cpp:413:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.partial_sum' dimension 1 completely based on constant index. (systolic_array.cpp:413:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.partial_sum' dimension 2 completely based on constant index. (systolic_array.cpp:413:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E10done_array' completely based on array size. (systolic_array.cpp:414:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::done_array' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::A' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::B' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::C' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.busy)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.k)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.partial_sum)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.partial_sum)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.state)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.state': Complete partitioning on dimension 1. (systolic_array.cpp:413:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.partial_sum': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:413:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.k': Complete partitioning on dimension 1. (systolic_array.cpp:413:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.busy': Complete partitioning on dimension 1. (systolic_array.cpp:413:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1C': Complete partitioning on dimension 1. (systolic_array.cpp:410:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B': Complete partitioning on dimension 1. (systolic_array.cpp:409:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A': Complete partitioning on dimension 1. (systolic_array.cpp:408:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E10done_array': Complete partitioning on dimension 1. (systolic_array.cpp:414:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.37 seconds; current allocated memory: 627.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 627.277 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top systolic_top_uart_4parallel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.0.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.414 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 641.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.1.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.164 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.2.prechk.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 642.781 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.g.1.bc to C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.1.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.406 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.1.tmp.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'systolic_top_uart_4parallel' (systolic_array.cpp:358)...3 expression(s) balanced.
Command         transform done; 0.154 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 665.785 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.2.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.317 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.3.bc -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.113 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 665.789 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.674 sec.
Command     elaborate done; 30.366 sec.
Execute     ap_eval exec zip -j C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.25 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'systolic_top_uart_4parallel' ...
Execute       ap_set_top_model systolic_top_uart_4parallel 
Execute       get_model_list systolic_top_uart_4parallel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model systolic_top_uart_4parallel 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list systolic_top_uart_4parallel -filter all-wo-channel 
INFO-FLOW: Model list for configure: systolic_top_uart_4parallel
INFO-FLOW: Configuring Module : systolic_top_uart_4parallel ...
Execute       set_default_model systolic_top_uart_4parallel 
Execute       apply_spec_resource_limit systolic_top_uart_4parallel 
INFO-FLOW: Model list for preprocess: systolic_top_uart_4parallel
INFO-FLOW: Preprocessing Module: systolic_top_uart_4parallel ...
Execute       set_default_model systolic_top_uart_4parallel 
Execute       cdfg_preprocess -model systolic_top_uart_4parallel 
Execute       rtl_gen_preprocess systolic_top_uart_4parallel 
INFO-FLOW: Model list for synthesis: systolic_top_uart_4parallel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_top_uart_4parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model systolic_top_uart_4parallel 
Execute       schedule -model systolic_top_uart_4parallel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'systolic_top_uart_4parallel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'systolic_top_uart_4parallel'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 679.887 MB.
Execute       syn_report -verbosereport -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.verbose.sched.rpt 
Execute         list_part -family xczu2cg-sfvc784-1-e 
Execute           ap_family_info -name xczu2cg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu2cg-sfvc784-1-e -data family 
Execute       db_write -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.sched.adb -f 
Command       db_write done; 0.151 sec.
INFO-FLOW: Finish scheduling systolic_top_uart_4parallel.
Execute       set_default_model systolic_top_uart_4parallel 
Execute       bind -model systolic_top_uart_4parallel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 681.027 MB.
Execute       syn_report -verbosereport -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.verbose.bind.rpt 
Execute         list_part -family xczu2cg-sfvc784-1-e 
Execute           ap_family_info -name xczu2cg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu2cg-sfvc784-1-e -data family 
Execute       db_write -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.bind.adb -f 
Command       db_write done; 0.173 sec.
INFO-FLOW: Finish binding systolic_top_uart_4parallel.
Execute       get_model_list systolic_top_uart_4parallel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess systolic_top_uart_4parallel 
INFO-FLOW: Model list for RTL generation: systolic_top_uart_4parallel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_top_uart_4parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model systolic_top_uart_4parallel -top_prefix  -sub_prefix systolic_top_uart_4parallel_ -mg_file C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/opcode_in0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/opcode_in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/opcode_in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/opcode_in3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/start_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/tx_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/clk_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/rst_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/done_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'done_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/busy_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'busy_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/rx_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'rx_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out4' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out4' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out5' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out5' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out6' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out6' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out7' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out7' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out8' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out8' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_top_uart_4parallel' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_st_active' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_st_bitcount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_st_sample_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_st_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'load_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'send_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fsm_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_busy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_done' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_top_uart_4parallel' pipeline 'systolic_top_uart_4parallel' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'systolic_top_uart_4parallel/clk_in' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_28s_28s_52_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_37_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_43_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_49_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_61_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_67_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_73_6_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_top_uart_4parallel'.
Command       create_rtl_model done; 10.972 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.259 seconds; current allocated memory: 688.969 MB.
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.rtl_wrap.cfg.tcl 
Execute       gen_rtl systolic_top_uart_4parallel -istop -style xilinx -f -lang vhdl -o C:/fpga/simon/all_in_one/all_in_one/hls/syn/vhdl/systolic_top_uart_4parallel 
Execute       gen_rtl systolic_top_uart_4parallel -istop -style xilinx -f -lang vlog -o C:/fpga/simon/all_in_one/all_in_one/hls/syn/verilog/systolic_top_uart_4parallel 
Execute       syn_report -csynth -model systolic_top_uart_4parallel -o C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/systolic_top_uart_4parallel_csynth.rpt 
Execute         list_part -family xczu2cg-sfvc784-1-e 
Execute           ap_family_info -name xczu2cg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu2cg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model systolic_top_uart_4parallel -o C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/systolic_top_uart_4parallel_csynth.xml 
Execute         list_part -family xczu2cg-sfvc784-1-e 
Execute           ap_family_info -name xczu2cg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu2cg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model systolic_top_uart_4parallel -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.verbose.rpt 
Execute         list_part -family xczu2cg-sfvc784-1-e 
Execute           ap_family_info -name xczu2cg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu2cg-sfvc784-1-e -data family 
Execute       db_write -model systolic_top_uart_4parallel -f -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.adb 
Command       db_write done; 0.207 sec.
Execute       db_write -model systolic_top_uart_4parallel -bindview -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info systolic_top_uart_4parallel -p C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel 
Execute       export_constraint_db -f -tool general -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.constraint.tcl 
Execute       syn_report -designview -model systolic_top_uart_4parallel -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.design.xml 
Execute       syn_report -csynthDesign -model systolic_top_uart_4parallel -o C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth.rpt -MHOut C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu2cg-sfvc784-1-e 
Execute           ap_family_info -name xczu2cg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu2cg-sfvc784-1-e -data family 
Execute       syn_report -wcfg -model systolic_top_uart_4parallel -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model systolic_top_uart_4parallel -o C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.protoinst 
Execute       sc_get_clocks systolic_top_uart_4parallel 
Execute       sc_get_portdomain systolic_top_uart_4parallel 
INFO-FLOW: Model list for RTL component generation: systolic_top_uart_4parallel
INFO-FLOW: Handling components in module [systolic_top_uart_4parallel] ... 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.compgen.tcl 
INFO-FLOW: Found component systolic_top_uart_4parallel_mul_28s_28s_52_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_mul_28s_28s_52_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_7_4_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_7_4_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_13_4_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_13_4_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_19_4_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_19_4_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_25_5_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_25_5_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_73_6_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_31_5_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_31_5_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_37_5_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_37_5_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_43_6_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_43_6_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_73_6_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_49_6_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_49_6_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_55_6_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_55_6_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_61_6_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_61_6_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_73_6_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
INFO-FLOW: Found component systolic_top_uart_4parallel_sparsemux_67_6_32_1_1.
INFO-FLOW: Append model systolic_top_uart_4parallel_sparsemux_67_6_32_1_1
INFO-FLOW: Append model systolic_top_uart_4parallel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: systolic_top_uart_4parallel_mul_28s_28s_52_1_1 systolic_top_uart_4parallel_sparsemux_7_4_32_1_1 systolic_top_uart_4parallel_sparsemux_13_4_32_1_1 systolic_top_uart_4parallel_sparsemux_19_4_32_1_1 systolic_top_uart_4parallel_sparsemux_25_5_32_1_1 systolic_top_uart_4parallel_sparsemux_73_6_32_1_1 systolic_top_uart_4parallel_sparsemux_31_5_32_1_1 systolic_top_uart_4parallel_sparsemux_37_5_32_1_1 systolic_top_uart_4parallel_sparsemux_43_6_32_1_1 systolic_top_uart_4parallel_sparsemux_73_6_32_1_1 systolic_top_uart_4parallel_sparsemux_49_6_32_1_1 systolic_top_uart_4parallel_sparsemux_55_6_32_1_1 systolic_top_uart_4parallel_sparsemux_61_6_32_1_1 systolic_top_uart_4parallel_sparsemux_73_6_32_1_1 systolic_top_uart_4parallel_sparsemux_67_6_32_1_1 systolic_top_uart_4parallel
INFO-FLOW: Generating C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model systolic_top_uart_4parallel_mul_28s_28s_52_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_7_4_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_13_4_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_19_4_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_25_5_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_31_5_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_37_5_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_43_6_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_49_6_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_55_6_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_61_6_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel_sparsemux_67_6_32_1_1
INFO-FLOW: To file: write model systolic_top_uart_4parallel
INFO-FLOW: Generating C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl
Execute       source C:/fpga/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/fpga/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/fpga/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/fpga/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/fpga/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/fpga/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/vhdl' dstVlogDir='C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/vlog' tclDir='C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db' modelList='systolic_top_uart_4parallel_mul_28s_28s_52_1_1
systolic_top_uart_4parallel_sparsemux_7_4_32_1_1
systolic_top_uart_4parallel_sparsemux_13_4_32_1_1
systolic_top_uart_4parallel_sparsemux_19_4_32_1_1
systolic_top_uart_4parallel_sparsemux_25_5_32_1_1
systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
systolic_top_uart_4parallel_sparsemux_31_5_32_1_1
systolic_top_uart_4parallel_sparsemux_37_5_32_1_1
systolic_top_uart_4parallel_sparsemux_43_6_32_1_1
systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
systolic_top_uart_4parallel_sparsemux_49_6_32_1_1
systolic_top_uart_4parallel_sparsemux_55_6_32_1_1
systolic_top_uart_4parallel_sparsemux_61_6_32_1_1
systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
systolic_top_uart_4parallel_sparsemux_67_6_32_1_1
systolic_top_uart_4parallel
' expOnly='0'
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu2cg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu2cg-sfvc784-1-e -data info -quiet 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.172 seconds; current allocated memory: 708.082 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='systolic_top_uart_4parallel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='systolic_top_uart_4parallel_mul_28s_28s_52_1_1
systolic_top_uart_4parallel_sparsemux_7_4_32_1_1
systolic_top_uart_4parallel_sparsemux_13_4_32_1_1
systolic_top_uart_4parallel_sparsemux_19_4_32_1_1
systolic_top_uart_4parallel_sparsemux_25_5_32_1_1
systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
systolic_top_uart_4parallel_sparsemux_31_5_32_1_1
systolic_top_uart_4parallel_sparsemux_37_5_32_1_1
systolic_top_uart_4parallel_sparsemux_43_6_32_1_1
systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
systolic_top_uart_4parallel_sparsemux_49_6_32_1_1
systolic_top_uart_4parallel_sparsemux_55_6_32_1_1
systolic_top_uart_4parallel_sparsemux_61_6_32_1_1
systolic_top_uart_4parallel_sparsemux_73_6_32_1_1
systolic_top_uart_4parallel_sparsemux_67_6_32_1_1
systolic_top_uart_4parallel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.tbgen.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.rtl_wrap.cfg.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.compgen.dataonly.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.tbgen.tcl 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu2cg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu2cg-sfvc784-1-e -data info -quiet 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/systolic_top_uart_4parallel.constraint.tcl 
Execute       sc_get_clocks systolic_top_uart_4parallel 
Execute       source C:/fpga/simon/all_in_one/all_in_one/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST systolic_top_uart_4parallel MODULE2INSTS {systolic_top_uart_4parallel systolic_top_uart_4parallel} INST2MODULE {systolic_top_uart_4parallel systolic_top_uart_4parallel} INSTDATA {systolic_top_uart_4parallel {DEPTH 1 CHILDREN {}}} MODULEDATA {systolic_top_uart_4parallel {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_1238_p2 SOURCE systolic_array.cpp:119 VARIABLE icmp_ln119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_1262_p2 SOURCE systolic_array.cpp:285 VARIABLE add_ln285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln286_fu_1269_p2 SOURCE systolic_array.cpp:286 VARIABLE icmp_ln286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln287_fu_1275_p2 SOURCE systolic_array.cpp:287 VARIABLE icmp_ln287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln287_1_fu_1281_p2 SOURCE systolic_array.cpp:287 VARIABLE icmp_ln287_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln287_fu_1287_p2 SOURCE systolic_array.cpp:287 VARIABLE and_ln287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln292_fu_1318_p2 SOURCE systolic_array.cpp:292 VARIABLE icmp_ln292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_1324_p2 SOURCE systolic_array.cpp:294 VARIABLE add_ln294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln295_fu_1336_p2 SOURCE systolic_array.cpp:295 VARIABLE icmp_ln295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln135_fu_1362_p2 SOURCE systolic_array.cpp:135 VARIABLE icmp_ln135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_4_32_1_1_U37 SOURCE systolic_array.cpp:430 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_4_32_1_1_U38 SOURCE systolic_array.cpp:142 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U1 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_2328_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_4_32_1_1_U39 SOURCE systolic_array.cpp:142 VARIABLE tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U2 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_1_fu_2398_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_4_32_1_1_U40 SOURCE systolic_array.cpp:142 VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U3 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_2_fu_2468_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_4_32_1_1_U41 SOURCE systolic_array.cpp:430 VARIABLE tmp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U4 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_3_fu_2550_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U5 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_4_fu_2584_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U6 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_5_fu_2618_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_19_4_32_1_1_U42 SOURCE systolic_array.cpp:430 VARIABLE tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U7 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_6_fu_2712_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U8 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_7_fu_2746_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U9 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_8_fu_2780_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_1368_p2 SOURCE systolic_array.cpp:145 VARIABLE add_ln145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_1380_p2 SOURCE systolic_array.cpp:146 VARIABLE icmp_ln146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln135_1_fu_1444_p2 SOURCE systolic_array.cpp:135 VARIABLE icmp_ln135_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_1462_p2 SOURCE systolic_array.cpp:142 VARIABLE sub_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_5_32_1_1_U43 SOURCE systolic_array.cpp:430 VARIABLE tmp_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U44 SOURCE systolic_array.cpp:142 VARIABLE tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U10 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_9_fu_3108_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_8_fu_3139_p74 SOURCE systolic_array.cpp:142 VARIABLE add_ln142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U45 SOURCE systolic_array.cpp:142 VARIABLE tmp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U11 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_10_fu_3316_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_9_fu_3347_p74 SOURCE systolic_array.cpp:142 VARIABLE add_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U46 SOURCE systolic_array.cpp:142 VARIABLE tmp_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U12 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_11_fu_3524_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_s_fu_3555_p32 SOURCE systolic_array.cpp:135 VARIABLE add_1_i486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_31_5_32_1_1_U47 SOURCE systolic_array.cpp:430 VARIABLE tmp_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U13 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_12_fu_3648_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U14 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_13_fu_3682_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U15 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_14_fu_3716_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_10_fu_3747_p38 SOURCE systolic_array.cpp:135 VARIABLE add_2_i458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_37_5_32_1_1_U48 SOURCE systolic_array.cpp:430 VARIABLE tmp_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U16 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_15_fu_3852_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U17 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_16_fu_3886_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U18 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_17_fu_3920_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_1468_p2 SOURCE systolic_array.cpp:145 VARIABLE add_ln145_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_1_fu_1480_p2 SOURCE systolic_array.cpp:146 VARIABLE icmp_ln146_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln135_2_fu_1544_p2 SOURCE systolic_array.cpp:135 VARIABLE icmp_ln135_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_1_fu_1562_p2 SOURCE systolic_array.cpp:142 VARIABLE sub_ln142_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_43_6_32_1_1_U49 SOURCE systolic_array.cpp:430 VARIABLE tmp_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U50 SOURCE systolic_array.cpp:142 VARIABLE tmp_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U19 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_18_fu_4284_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_13_fu_4315_p74 SOURCE systolic_array.cpp:142 VARIABLE add_ln142_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U51 SOURCE systolic_array.cpp:142 VARIABLE tmp_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U20 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_19_fu_4492_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_14_fu_4523_p74 SOURCE systolic_array.cpp:142 VARIABLE add_ln142_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U52 SOURCE systolic_array.cpp:142 VARIABLE tmp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U21 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_20_fu_4700_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_15_fu_4731_p50 SOURCE systolic_array.cpp:135 VARIABLE add_1_i836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_49_6_32_1_1_U53 SOURCE systolic_array.cpp:430 VARIABLE tmp_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U22 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_21_fu_4860_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U23 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_22_fu_4894_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U24 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_23_fu_4928_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_16_fu_4959_p56 SOURCE systolic_array.cpp:135 VARIABLE add_2_i806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_55_6_32_1_1_U54 SOURCE systolic_array.cpp:430 VARIABLE tmp_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U25 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_24_fu_5100_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U26 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_25_fu_5134_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U27 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_26_fu_5168_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_2_fu_1568_p2 SOURCE systolic_array.cpp:145 VARIABLE add_ln145_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_2_fu_1580_p2 SOURCE systolic_array.cpp:146 VARIABLE icmp_ln146_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln135_3_fu_1644_p2 SOURCE systolic_array.cpp:135 VARIABLE icmp_ln135_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_2_fu_1662_p2 SOURCE systolic_array.cpp:142 VARIABLE sub_ln142_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_61_6_32_1_1_U55 SOURCE systolic_array.cpp:430 VARIABLE tmp_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U56 SOURCE systolic_array.cpp:142 VARIABLE tmp_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U28 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_27_fu_5604_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_19_fu_5635_p74 SOURCE systolic_array.cpp:142 VARIABLE add_ln142_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U57 SOURCE systolic_array.cpp:142 VARIABLE tmp_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U29 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_28 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_28_fu_5812_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_20_fu_5843_p74 SOURCE systolic_array.cpp:142 VARIABLE add_ln142_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U58 SOURCE systolic_array.cpp:142 VARIABLE tmp_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U30 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_29_fu_6020_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_21_fu_6051_p68 SOURCE systolic_array.cpp:522 VARIABLE add_1_i1187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_67_6_32_1_1_U59 SOURCE systolic_array.cpp:430 VARIABLE tmp_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U31 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_30_fu_6216_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U32 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_31 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_31_fu_6250_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U33 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_32 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_32_fu_6284_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_22_fu_6315_p74 SOURCE systolic_array.cpp:522 VARIABLE add_2_i1157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_73_6_32_1_1_U60 SOURCE systolic_array.cpp:430 VARIABLE tmp_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U34 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_33 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_33_fu_6492_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U35 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_34 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_34_fu_6526_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28s_28s_52_1_1_U36 SOURCE systolic_array.cpp:142 VARIABLE mul_ln142_35 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_35_fu_6560_p2 SOURCE systolic_array.cpp:141 VARIABLE add_ln141_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_3_fu_1668_p2 SOURCE systolic_array.cpp:145 VARIABLE add_ln145_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_3_fu_1680_p2 SOURCE systolic_array.cpp:146 VARIABLE icmp_ln146_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln522_fu_1740_p2 SOURCE systolic_array.cpp:522 VARIABLE and_ln522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln522_1_fu_1746_p2 SOURCE systolic_array.cpp:522 VARIABLE and_ln522_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME all_done_1_fu_1752_p2 SOURCE systolic_array.cpp:522 VARIABLE all_done_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1104_p2 SOURCE systolic_array.cpp:501 VARIABLE add_ln501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_1113_p2 SOURCE systolic_array.cpp:502 VARIABLE icmp_ln502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1104_p2 SOURCE systolic_array.cpp:489 VARIABLE add_ln489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_1113_p2 SOURCE systolic_array.cpp:490 VARIABLE icmp_ln490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln539_fu_1782_p2 SOURCE systolic_array.cpp:539 VARIABLE add_ln539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln540_fu_1794_p2 SOURCE systolic_array.cpp:540 VARIABLE icmp_ln540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 144 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (4):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location systolic_array.cpp:413:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc systolic_array.cpp:413:0 msg_body {array_partition dim=1 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.k 1 systolic_top_uart_4parallel systolic_array.cpp:413:0 systolic_array.cpp:397:9systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.k)}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location systolic_array.cpp:413:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc systolic_array.cpp:413:0 msg_body {array_partition dim=1 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.partial_sum 1 systolic_top_uart_4parallel systolic_array.cpp:413:0 systolic_array.cpp:397:9systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.partial_sum)}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location systolic_array.cpp:413:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc systolic_array.cpp:413:0 msg_body {array_partition dim=2 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.partial_sum 1 systolic_top_uart_4parallel systolic_array.cpp:413:0 systolic_array.cpp:397:9systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.partial_sum)}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location systolic_array.cpp:413:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc systolic_array.cpp:413:0 msg_body {array_partition dim=1 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.state 1 systolic_top_uart_4parallel systolic_array.cpp:413:0 systolic_array.cpp:397:9systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.state)}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 709.484 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_top_uart_4parallel.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_top_uart_4parallel.
Execute       syn_report -model systolic_top_uart_4parallel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 137.49 MHz
Command     autosyn done; 16.011 sec.
Command   csynth_design done; 46.742 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
