Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Oct 12 13:29:56 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file reports/hls_7_3_hier.rpt
| Design       : myproject
| Device       : 7vx690tffg1761-2
| Design State : Routed
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                               Instance                                               |                                       Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| myproject                                                                                            |                                                                             (top) |      16288 |      16288 |       0 |    0 | 10910 |      0 |      1 |            5 |
|   (myproject)                                                                                        |                                                                             (top) |       1456 |       1456 |       0 |    0 |  2525 |      0 |      0 |            0 |
|   call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_249 | normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |        196 |        196 |       0 |    0 |     0 |      0 |      0 |            0 |
|   call_ret4_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_317 | normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |         30 |         30 |       0 |    0 |     0 |      0 |      0 |            0 |
|   call_ret7_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_421 | normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 |        368 |        368 |       0 |    0 |     0 |      0 |      0 |            0 |
|   call_ret8_relu_ap_fixed_7_3_5_3_0_ap_fixed_7_3_5_3_0_relu_config13_s_fu_493                        |                        relu_ap_fixed_7_3_5_3_0_ap_fixed_7_3_5_3_0_relu_config13_s |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_177       | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |       3193 |       3193 |       0 |    0 |  1964 |      0 |      0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_103         |   dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 |       5015 |       5015 |       0 |    0 |  3281 |      0 |      0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_171       | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |       4729 |       4729 |       0 |    0 |  2314 |      0 |      0 |            0 |
|   grp_dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config14_0_0_0_0_0_0_fu_213                          |                    dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config14_0_0_0_0_0_0 |       1165 |       1165 |       0 |    0 |   723 |      0 |      0 |            0 |
|   grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529                           |                     softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s |        136 |        136 |       0 |    0 |   103 |      0 |      1 |            5 |
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


