// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/17/2024 08:44:06"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Relogio (
	CLOCK_50,
	KEY,
	SW,
	FPGA_RESET_N,
	LEDR,
	PC_OUT,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	MEM,
	bolso,
	adrs);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
input 	FPGA_RESET_N;
output 	[9:0] LEDR;
output 	[8:0] PC_OUT;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] MEM;
output 	[7:0] bolso;
output 	[2:0] adrs;

// Design Ports Information
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[0]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[1]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[6]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[7]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[3]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[4]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[5]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[6]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrs[0]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrs[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrs[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM1|memROM~15_combout ;
wire \ROM1|memROM~16_combout ;
wire \ROM1|memROM~25_combout ;
wire \ROM1|memROM~24_combout ;
wire \ROM1|memROM~23_combout ;
wire \ROM1|memROM~26_combout ;
wire \CPU|LDESV|saida[0]~1_combout ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~9_combout ;
wire \CPU|MUX2|saida_MUX[0]~0_combout ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \CPU|MUX2|saida_MUX[3]~3_combout ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \ROM1|memROM~33_combout ;
wire \ROM1|memROM~29_combout ;
wire \CPU|MUX2|saida_MUX[4]~4_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \ROM1|memROM~8_combout ;
wire \CPU|MUX2|saida_MUX[5]~5_combout ;
wire \ROM1|memROM~30_combout ;
wire \CPU|incrementaPC|Add0~22 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|MUX2|saida_MUX[6]~6_combout ;
wire \ROM1|memROM~19_combout ;
wire \ROM1|memROM~21_combout ;
wire \ROM1|memROM~20_combout ;
wire \ROM1|memROM~11_combout ;
wire \ROM1|memROM~18_combout ;
wire \ROM1|memROM~17_combout ;
wire \ROM1|memROM~22_combout ;
wire \CPU|decoderInstru|saida[2]~3_combout ;
wire \CPU|FLAG|DOUT~0_combout ;
wire \CPU|decoderInstru|saida~1_combout ;
wire \CPU|decoderInstru|saida[4]~2_combout ;
wire \CPU|decoderInstru|saida~4_combout ;
wire \CPU|REGS|registrador~75feeder_combout ;
wire \ROM1|memROM~34_combout ;
wire \ROM1|memROM~27_combout ;
wire \RAM0|dado_out[0]~3_combout ;
wire \hab_key0~0_combout ;
wire \DEC1|Mux3~0_combout ;
wire \key0|saida[1]~7_combout ;
wire \RAM0|process_0~0_combout ;
wire \RAM0|dado_out~1_combout ;
wire \key0|saida[1]~8_combout ;
wire \CPU|MUX1|saida_MUX[3]~4_combout ;
wire \RAM4|dado_out~0_combout ;
wire \SW[7]~input_o ;
wire \key0|saida[7]~36_combout ;
wire \RAM0|ram~795_combout ;
wire \RAM0|process_0~1_combout ;
wire \RAM0|ram~796_combout ;
wire \RAM0|ram~304_q ;
wire \RAM0|ram~793_combout ;
wire \RAM0|ram~794_combout ;
wire \RAM0|ram~288_q ;
wire \RAM0|ram~801_combout ;
wire \RAM0|ram~802_combout ;
wire \RAM0|ram~320_q ;
wire \RAM0|ram~803_combout ;
wire \RAM0|ram~804_combout ;
wire \RAM0|ram~336_q ;
wire \RAM0|ram~683_combout ;
wire \RAM0|ram~296feeder_combout ;
wire \RAM0|ram~769_combout ;
wire \RAM0|ram~770_combout ;
wire \RAM0|ram~296_q ;
wire \RAM0|ram~280feeder_combout ;
wire \RAM0|ram~761_combout ;
wire \RAM0|ram~762_combout ;
wire \RAM0|ram~280_q ;
wire \RAM0|ram~312feeder_combout ;
wire \RAM0|ram~763_combout ;
wire \RAM0|ram~764_combout ;
wire \RAM0|ram~312_q ;
wire \RAM0|ram~771_combout ;
wire \RAM0|ram~772_combout ;
wire \RAM0|ram~328_q ;
wire \RAM0|ram~681_combout ;
wire \RAM0|ram~440feeder_combout ;
wire \RAM0|ram~767_combout ;
wire \RAM0|ram~768_combout ;
wire \RAM0|ram~440_q ;
wire \RAM0|ram~408feeder_combout ;
wire \RAM0|ram~765_combout ;
wire \RAM0|ram~766_combout ;
wire \RAM0|ram~408_q ;
wire \RAM0|ram~424feeder_combout ;
wire \RAM0|ram~773_combout ;
wire \RAM0|ram~774_combout ;
wire \RAM0|ram~424_q ;
wire \RAM0|ram~775_combout ;
wire \RAM0|ram~776_combout ;
wire \RAM0|ram~456_q ;
wire \RAM0|ram~682_combout ;
wire \RAM0|ram~432feeder_combout ;
wire \RAM0|ram~811_combout ;
wire \RAM0|ram~812_combout ;
wire \RAM0|ram~432_q ;
wire \RAM0|ram~416feeder_combout ;
wire \RAM0|ram~809_combout ;
wire \RAM0|ram~810_combout ;
wire \RAM0|ram~416_q ;
wire \RAM0|ram~448feeder_combout ;
wire \RAM0|ram~817_combout ;
wire \RAM0|ram~818_combout ;
wire \RAM0|ram~448_q ;
wire \RAM0|ram~819_combout ;
wire \RAM0|ram~820_combout ;
wire \RAM0|ram~464_q ;
wire \RAM0|ram~684_combout ;
wire \RAM0|ram~685_combout ;
wire \RAM0|ram~717_combout ;
wire \RAM0|ram~718_combout ;
wire \RAM0|ram~216_q ;
wire \RAM0|ram~713_combout ;
wire \RAM0|ram~714_combout ;
wire \RAM0|ram~88_q ;
wire \RAM0|ram~715_combout ;
wire \RAM0|ram~716_combout ;
wire \RAM0|ram~104_q ;
wire \RAM0|ram~719_combout ;
wire \RAM0|ram~720_combout ;
wire \RAM0|ram~232_q ;
wire \RAM0|ram~686_combout ;
wire \RAM0|ram~725_combout ;
wire \RAM0|ram~726_combout ;
wire \RAM0|ram~248_q ;
wire \RAM0|ram~721_combout ;
wire \RAM0|ram~722_combout ;
wire \RAM0|ram~120_q ;
wire \RAM0|ram~136feeder_combout ;
wire \RAM0|ram~723_combout ;
wire \RAM0|ram~724_combout ;
wire \RAM0|ram~136_q ;
wire \RAM0|ram~727_combout ;
wire \RAM0|ram~728_combout ;
wire \RAM0|ram~264_q ;
wire \RAM0|ram~687_combout ;
wire \RAM0|ram~751_combout ;
wire \RAM0|ram~752_combout ;
wire \RAM0|ram~144_q ;
wire \RAM0|ram~759_combout ;
wire \RAM0|ram~760_combout ;
wire \RAM0|ram~272_q ;
wire \RAM0|ram~747_combout ;
wire \RAM0|ram~748_combout ;
wire \RAM0|ram~128_q ;
wire \RAM0|ram~755_combout ;
wire \RAM0|ram~756_combout ;
wire \RAM0|ram~256_q ;
wire \RAM0|ram~689_combout ;
wire \RAM0|ram~745_combout ;
wire \RAM0|ram~746_combout ;
wire \RAM0|ram~96_q ;
wire \RAM0|ram~757_combout ;
wire \RAM0|ram~758_combout ;
wire \RAM0|ram~240_q ;
wire \RAM0|ram~749_combout ;
wire \RAM0|ram~750_combout ;
wire \RAM0|ram~112_q ;
wire \RAM0|ram~753_combout ;
wire \RAM0|ram~754_combout ;
wire \RAM0|ram~224_q ;
wire \RAM0|ram~688_combout ;
wire \RAM0|ram~690_combout ;
wire \RAM0|ram~779_combout ;
wire \RAM0|ram~780_combout ;
wire \RAM0|ram~376_q ;
wire \RAM0|ram~777_combout ;
wire \RAM0|ram~778_combout ;
wire \RAM0|ram~344_q ;
wire \RAM0|ram~797_combout ;
wire \RAM0|ram~798_combout ;
wire \RAM0|ram~352_q ;
wire \RAM0|ram~805_combout ;
wire \RAM0|ram~806_combout ;
wire \RAM0|ram~384_q ;
wire \RAM0|ram~691_combout ;
wire \RAM0|ram~791_combout ;
wire \RAM0|ram~792_combout ;
wire \RAM0|ram~520_q ;
wire \RAM0|ram~496feeder_combout ;
wire \RAM0|ram~815_combout ;
wire \RAM0|ram~816_combout ;
wire \RAM0|ram~496_q ;
wire \RAM0|ram~789_combout ;
wire \RAM0|ram~790_combout ;
wire \RAM0|ram~488_q ;
wire \RAM0|ram~823_combout ;
wire \RAM0|ram~824_combout ;
wire \RAM0|ram~528_q ;
wire \RAM0|ram~694_combout ;
wire \RAM0|ram~783_combout ;
wire \RAM0|ram~784_combout ;
wire \RAM0|ram~504_q ;
wire \RAM0|ram~813_combout ;
wire \RAM0|ram~814_combout ;
wire \RAM0|ram~480_q ;
wire \RAM0|ram~472feeder_combout ;
wire \RAM0|ram~781_combout ;
wire \RAM0|ram~782_combout ;
wire \RAM0|ram~472_q ;
wire \RAM0|ram~821_combout ;
wire \RAM0|ram~822_combout ;
wire \RAM0|ram~512_q ;
wire \RAM0|ram~693_combout ;
wire \RAM0|ram~392feeder_combout ;
wire \RAM0|ram~787_combout ;
wire \RAM0|ram~788_combout ;
wire \RAM0|ram~392_q ;
wire \RAM0|ram~360feeder_combout ;
wire \RAM0|ram~785_combout ;
wire \RAM0|ram~786_combout ;
wire \RAM0|ram~360_q ;
wire \RAM0|ram~799_combout ;
wire \RAM0|ram~800_combout ;
wire \RAM0|ram~368_q ;
wire \RAM0|ram~807_combout ;
wire \RAM0|ram~808_combout ;
wire \RAM0|ram~400_q ;
wire \RAM0|ram~692_combout ;
wire \RAM0|ram~695_combout ;
wire \RAM0|ram~709_combout ;
wire \RAM0|ram~710_combout ;
wire \RAM0|ram~184_q ;
wire \RAM0|ram~152feeder_combout ;
wire \RAM0|ram~701_combout ;
wire \RAM0|ram~702_combout ;
wire \RAM0|ram~152_q ;
wire \RAM0|ram~703_combout ;
wire \RAM0|ram~704_combout ;
wire \RAM0|ram~168_q ;
wire \RAM0|ram~711_combout ;
wire \RAM0|ram~712_combout ;
wire \RAM0|ram~200_q ;
wire \RAM0|ram~677_combout ;
wire \RAM0|ram~24feeder_combout ;
wire \RAM0|ram~697_combout ;
wire \RAM0|ram~698_combout ;
wire \RAM0|ram~24_q ;
wire \RAM0|ram~56feeder_combout ;
wire \RAM0|ram~705_combout ;
wire \RAM0|ram~706_combout ;
wire \RAM0|ram~56_q ;
wire \RAM0|ram~699_combout ;
wire \RAM0|ram~700_combout ;
wire \RAM0|ram~40_q ;
wire \RAM0|ram~707_combout ;
wire \RAM0|ram~708_combout ;
wire \RAM0|ram~72_q ;
wire \RAM0|ram~676_combout ;
wire \RAM0|ram~48feeder_combout ;
wire \RAM0|ram~733_combout ;
wire \RAM0|ram~734_combout ;
wire \RAM0|ram~48_q ;
wire \RAM0|ram~729_combout ;
wire \RAM0|ram~730_combout ;
wire \RAM0|ram~32_q ;
wire \RAM0|ram~731_combout ;
wire \RAM0|ram~732_combout ;
wire \RAM0|ram~64_q ;
wire \RAM0|ram~735_combout ;
wire \RAM0|ram~736_combout ;
wire \RAM0|ram~80_q ;
wire \RAM0|ram~678_combout ;
wire \RAM0|ram~741_combout ;
wire \RAM0|ram~742_combout ;
wire \RAM0|ram~176_q ;
wire \RAM0|ram~739_combout ;
wire \RAM0|ram~740_combout ;
wire \RAM0|ram~192_q ;
wire \RAM0|ram~737_combout ;
wire \RAM0|ram~738_combout ;
wire \RAM0|ram~160_q ;
wire \RAM0|ram~743_combout ;
wire \RAM0|ram~744_combout ;
wire \RAM0|ram~208_q ;
wire \RAM0|ram~679_combout ;
wire \RAM0|ram~680_combout ;
wire \RAM0|ram~696_combout ;
wire \RAM4|ram~96feeder_combout ;
wire \RAM4|process_0~0_combout ;
wire \RAM4|ram~707_combout ;
wire \RAM4|ram~96_q ;
wire \RAM4|ram~352feeder_combout ;
wire \RAM4|ram~716_combout ;
wire \RAM4|ram~352_q ;
wire \RAM4|ram~112feeder_combout ;
wire \RAM4|ram~739_combout ;
wire \RAM4|ram~112_q ;
wire \RAM4|ram~755_combout ;
wire \RAM4|ram~368_q ;
wire \RAM4|ram~688_combout ;
wire \RAM4|ram~128feeder_combout ;
wire \RAM4|ram~711_combout ;
wire \RAM4|ram~128_q ;
wire \RAM4|ram~720_combout ;
wire \RAM4|ram~384_q ;
wire \RAM4|ram~759_combout ;
wire \RAM4|ram~400_q ;
wire \RAM4|ram~740_combout ;
wire \RAM4|ram~144_q ;
wire \RAM4|ram~689_combout ;
wire \RAM4|ram~288feeder_combout ;
wire \RAM4|ram~714_combout ;
wire \RAM4|ram~288_q ;
wire \RAM4|ram~699_combout ;
wire \RAM4|ram~32_q ;
wire \RAM4|ram~731_combout ;
wire \RAM4|ram~48_q ;
wire \RAM4|ram~747_combout ;
wire \RAM4|ram~304_q ;
wire \RAM4|ram~686_combout ;
wire \RAM4|ram~703_combout ;
wire \RAM4|ram~64_q ;
wire \RAM4|ram~80feeder_combout ;
wire \RAM4|ram~732_combout ;
wire \RAM4|ram~80_q ;
wire \RAM4|ram~718_combout ;
wire \RAM4|ram~320_q ;
wire \RAM4|ram~751_combout ;
wire \RAM4|ram~336_q ;
wire \RAM4|ram~687_combout ;
wire \RAM4|ram~690_combout ;
wire \RAM4|ram~733_combout ;
wire \RAM4|ram~168_q ;
wire \RAM4|ram~424feeder_combout ;
wire \RAM4|ram~746_combout ;
wire \RAM4|ram~424_q ;
wire \RAM4|ram~232feeder_combout ;
wire \RAM4|ram~741_combout ;
wire \RAM4|ram~232_q ;
wire \RAM4|ram~754_combout ;
wire \RAM4|ram~488_q ;
wire \RAM4|ram~683_combout ;
wire \RAM4|ram~264feeder_combout ;
wire \RAM4|ram~742_combout ;
wire \RAM4|ram~264_q ;
wire \RAM4|ram~734_combout ;
wire \RAM4|ram~200_q ;
wire \RAM4|ram~456feeder_combout ;
wire \RAM4|ram~750_combout ;
wire \RAM4|ram~456_q ;
wire \RAM4|ram~758_combout ;
wire \RAM4|ram~520_q ;
wire \RAM4|ram~684_combout ;
wire \RAM4|ram~248feeder_combout ;
wire \RAM4|ram~710_combout ;
wire \RAM4|ram~248_q ;
wire \RAM4|ram~702_combout ;
wire \RAM4|ram~184_q ;
wire \RAM4|ram~727_combout ;
wire \RAM4|ram~504_q ;
wire \RAM4|ram~725_combout ;
wire \RAM4|ram~440_q ;
wire \RAM4|ram~682_combout ;
wire \RAM4|ram~723_combout ;
wire \RAM4|ram~472_q ;
wire \RAM4|ram~152feeder_combout ;
wire \RAM4|ram~698_combout ;
wire \RAM4|ram~152_q ;
wire \RAM4|ram~216feeder_combout ;
wire \RAM4|ram~706_combout ;
wire \RAM4|ram~216_q ;
wire \RAM4|ram~721_combout ;
wire \RAM4|ram~408_q ;
wire \RAM4|ram~681_combout ;
wire \RAM4|ram~685_combout ;
wire \RAM4|ram~726_combout ;
wire \RAM4|ram~448_q ;
wire \RAM4|ram~722_combout ;
wire \RAM4|ram~416_q ;
wire \RAM4|ram~724_combout ;
wire \RAM4|ram~480_q ;
wire \RAM4|ram~728_combout ;
wire \RAM4|ram~512_q ;
wire \RAM4|ram~693_combout ;
wire \RAM4|ram~744_combout ;
wire \RAM4|ram~272_q ;
wire \RAM4|ram~743_combout ;
wire \RAM4|ram~240_q ;
wire \RAM4|ram~736_combout ;
wire \RAM4|ram~208_q ;
wire \RAM4|ram~735_combout ;
wire \RAM4|ram~176_q ;
wire \RAM4|ram~692_combout ;
wire \RAM4|ram~708_combout ;
wire \RAM4|ram~224_q ;
wire \RAM4|ram~700_combout ;
wire \RAM4|ram~160_q ;
wire \RAM4|ram~704_combout ;
wire \RAM4|ram~192_q ;
wire \RAM4|ram~712_combout ;
wire \RAM4|ram~256_q ;
wire \RAM4|ram~691_combout ;
wire \RAM4|ram~752_combout ;
wire \RAM4|ram~464_q ;
wire \RAM4|ram~756_combout ;
wire \RAM4|ram~496_q ;
wire \RAM4|ram~748_combout ;
wire \RAM4|ram~432_q ;
wire \RAM4|ram~760_combout ;
wire \RAM4|ram~528_q ;
wire \RAM4|ram~694_combout ;
wire \RAM4|ram~695_combout ;
wire \RAM4|ram~715_combout ;
wire \RAM4|ram~344_q ;
wire \RAM4|ram~697_combout ;
wire \RAM4|ram~24_q ;
wire \RAM4|ram~705_combout ;
wire \RAM4|ram~88_q ;
wire \RAM4|ram~713_combout ;
wire \RAM4|ram~280_q ;
wire \RAM4|ram~676_combout ;
wire \RAM4|ram~719_combout ;
wire \RAM4|ram~376_q ;
wire \RAM4|ram~120feeder_combout ;
wire \RAM4|ram~709_combout ;
wire \RAM4|ram~120_q ;
wire \RAM4|ram~56feeder_combout ;
wire \RAM4|ram~701_combout ;
wire \RAM4|ram~56_q ;
wire \RAM4|ram~717_combout ;
wire \RAM4|ram~312_q ;
wire \RAM4|ram~677_combout ;
wire \RAM4|ram~104feeder_combout ;
wire \RAM4|ram~737_combout ;
wire \RAM4|ram~104_q ;
wire \RAM4|ram~296feeder_combout ;
wire \RAM4|ram~745_combout ;
wire \RAM4|ram~296_q ;
wire \RAM4|ram~729_combout ;
wire \RAM4|ram~40_q ;
wire \RAM4|ram~753_combout ;
wire \RAM4|ram~360_q ;
wire \RAM4|ram~678_combout ;
wire \RAM4|ram~136feeder_combout ;
wire \RAM4|ram~738_combout ;
wire \RAM4|ram~136_q ;
wire \RAM4|ram~730_combout ;
wire \RAM4|ram~72_q ;
wire \RAM4|ram~328feeder_combout ;
wire \RAM4|ram~749_combout ;
wire \RAM4|ram~328_q ;
wire \RAM4|ram~757_combout ;
wire \RAM4|ram~392_q ;
wire \RAM4|ram~679_combout ;
wire \RAM4|ram~680_combout ;
wire \RAM4|ram~696_combout ;
wire \key0|saida[7]~37_combout ;
wire \RAM8|dado_out~0_combout ;
wire \RAM8|ram~248feeder_combout ;
wire \RAM8|process_0~0_combout ;
wire \RAM8|ram~727_combout ;
wire \RAM8|ram~248_q ;
wire \RAM8|ram~723_combout ;
wire \RAM8|ram~120_q ;
wire \RAM8|ram~739_combout ;
wire \RAM8|ram~376_q ;
wire \RAM8|ram~740_combout ;
wire \RAM8|ram~504_q ;
wire \RAM8|ram~681_combout ;
wire \RAM8|ram~737_combout ;
wire \RAM8|ram~312_q ;
wire \RAM8|ram~184feeder_combout ;
wire \RAM8|ram~725_combout ;
wire \RAM8|ram~184_q ;
wire \RAM8|ram~721_combout ;
wire \RAM8|ram~56_q ;
wire \RAM8|ram~738_combout ;
wire \RAM8|ram~440_q ;
wire \RAM8|ram~679_combout ;
wire \RAM8|ram~729_combout ;
wire \RAM8|ram~64_q ;
wire \RAM8|ram~745_combout ;
wire \RAM8|ram~320_q ;
wire \RAM8|ram~746_combout ;
wire \RAM8|ram~448_q ;
wire \RAM8|ram~192feeder_combout ;
wire \RAM8|ram~733_combout ;
wire \RAM8|ram~192_q ;
wire \RAM8|ram~680_combout ;
wire \RAM8|ram~735_combout ;
wire \RAM8|ram~256_q ;
wire \RAM8|ram~747_combout ;
wire \RAM8|ram~384_q ;
wire \RAM8|ram~731_combout ;
wire \RAM8|ram~128_q ;
wire \RAM8|ram~748_combout ;
wire \RAM8|ram~512_q ;
wire \RAM8|ram~682_combout ;
wire \RAM8|ram~683_combout ;
wire \RAM8|ram~722_combout ;
wire \RAM8|ram~72_q ;
wire \RAM8|ram~732_combout ;
wire \RAM8|ram~144_q ;
wire \RAM8|ram~136feeder_combout ;
wire \RAM8|ram~724_combout ;
wire \RAM8|ram~136_q ;
wire \RAM8|ram~730_combout ;
wire \RAM8|ram~80_q ;
wire \RAM8|ram~684_combout ;
wire \RAM8|ram~750_combout ;
wire \RAM8|ram~464_q ;
wire \RAM8|ram~752_combout ;
wire \RAM8|ram~528_q ;
wire \RAM8|ram~744_combout ;
wire \RAM8|ram~520_q ;
wire \RAM8|ram~742_combout ;
wire \RAM8|ram~456_q ;
wire \RAM8|ram~687_combout ;
wire \RAM8|ram~728_combout ;
wire \RAM8|ram~264_q ;
wire \RAM8|ram~200feeder_combout ;
wire \RAM8|ram~726_combout ;
wire \RAM8|ram~200_q ;
wire \RAM8|ram~736_combout ;
wire \RAM8|ram~272_q ;
wire \RAM8|ram~734_combout ;
wire \RAM8|ram~208_q ;
wire \RAM8|ram~686_combout ;
wire \RAM8|ram~751_combout ;
wire \RAM8|ram~400_q ;
wire \RAM8|ram~392feeder_combout ;
wire \RAM8|ram~743_combout ;
wire \RAM8|ram~392_q ;
wire \RAM8|ram~328feeder_combout ;
wire \RAM8|ram~741_combout ;
wire \RAM8|ram~328_q ;
wire \RAM8|ram~749_combout ;
wire \RAM8|ram~336_q ;
wire \RAM8|ram~685_combout ;
wire \RAM8|ram~688_combout ;
wire \RAM8|ram~702_combout ;
wire \RAM8|ram~232_q ;
wire \RAM8|ram~112feeder_combout ;
wire \RAM8|ram~700_combout ;
wire \RAM8|ram~112_q ;
wire \RAM8|ram~104feeder_combout ;
wire \RAM8|ram~698_combout ;
wire \RAM8|ram~104_q ;
wire \RAM8|ram~704_combout ;
wire \RAM8|ram~240_q ;
wire \RAM8|ram~676_combout ;
wire \RAM8|ram~48feeder_combout ;
wire \RAM8|ram~692_combout ;
wire \RAM8|ram~48_q ;
wire \RAM8|ram~690_combout ;
wire \RAM8|ram~40_q ;
wire \RAM8|ram~168feeder_combout ;
wire \RAM8|ram~694_combout ;
wire \RAM8|ram~168_q ;
wire \RAM8|ram~696_combout ;
wire \RAM8|ram~176_q ;
wire \RAM8|ram~674_combout ;
wire \RAM8|ram~424feeder_combout ;
wire \RAM8|ram~710_combout ;
wire \RAM8|ram~424_q ;
wire \RAM8|ram~706_combout ;
wire \RAM8|ram~296_q ;
wire \RAM8|ram~712_combout ;
wire \RAM8|ram~432_q ;
wire \RAM8|ram~708_combout ;
wire \RAM8|ram~304_q ;
wire \RAM8|ram~675_combout ;
wire \RAM8|ram~716_combout ;
wire \RAM8|ram~368_q ;
wire \RAM8|ram~718_combout ;
wire \RAM8|ram~488_q ;
wire \RAM8|ram~714_combout ;
wire \RAM8|ram~360_q ;
wire \RAM8|ram~720_combout ;
wire \RAM8|ram~496_q ;
wire \RAM8|ram~677_combout ;
wire \RAM8|ram~678_combout ;
wire \RAM8|ram~96feeder_combout ;
wire \RAM8|ram~699_combout ;
wire \RAM8|ram~96_q ;
wire \RAM8|ram~697_combout ;
wire \RAM8|ram~88_q ;
wire \RAM8|ram~703_combout ;
wire \RAM8|ram~224_q ;
wire \RAM8|ram~701_combout ;
wire \RAM8|ram~216_q ;
wire \RAM8|ram~671_combout ;
wire \RAM8|ram~715_combout ;
wire \RAM8|ram~352_q ;
wire \RAM8|ram~344feeder_combout ;
wire \RAM8|ram~713_combout ;
wire \RAM8|ram~344_q ;
wire \RAM8|ram~717_combout ;
wire \RAM8|ram~472_q ;
wire \RAM8|ram~719_combout ;
wire \RAM8|ram~480_q ;
wire \RAM8|ram~672_combout ;
wire \RAM8|ram~707_combout ;
wire \RAM8|ram~288_q ;
wire \RAM8|ram~408feeder_combout ;
wire \RAM8|ram~709_combout ;
wire \RAM8|ram~408_q ;
wire \RAM8|ram~280feeder_combout ;
wire \RAM8|ram~705_combout ;
wire \RAM8|ram~280_q ;
wire \RAM8|ram~711_combout ;
wire \RAM8|ram~416_q ;
wire \RAM8|ram~670_combout ;
wire \RAM8|ram~691_combout ;
wire \RAM8|ram~32_q ;
wire \RAM8|ram~693_combout ;
wire \RAM8|ram~152_q ;
wire \RAM8|ram~24feeder_combout ;
wire \RAM8|ram~689_combout ;
wire \RAM8|ram~24_q ;
wire \RAM8|ram~695_combout ;
wire \RAM8|ram~160_q ;
wire \RAM8|ram~669_combout ;
wire \RAM8|ram~673_combout ;
wire \RAM8|dado_out[7]~1_combout ;
wire \CPU|ULA1|saida[7]~7_combout ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~2_combout ;
wire \CPU|decoderInstru|saida[5]~5_combout ;
wire \CPU|REGS|registrador~140_combout ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~4_combout ;
wire \CPU|REGS|registrador~142_combout ;
wire \CPU|REGS|registrador~75_q ;
wire \CPU|REGS|registrador~59feeder_combout ;
wire \CPU|REGS|registrador~141_combout ;
wire \CPU|REGS|registrador~59_q ;
wire \CPU|REGS|registrador~67feeder_combout ;
wire \CPU|REGS|registrador~143_combout ;
wire \CPU|REGS|registrador~145_combout ;
wire \CPU|REGS|registrador~67_q ;
wire \CPU|REGS|registrador~27feeder_combout ;
wire \CPU|REGS|registrador~146_combout ;
wire \CPU|REGS|registrador~27_q ;
wire \CPU|REGS|registrador~149_combout ;
wire \CPU|REGS|registrador~35_q ;
wire \CPU|REGS|registrador~43feeder_combout ;
wire \CPU|REGS|registrador~147_combout ;
wire \CPU|REGS|registrador~43_q ;
wire \CPU|REGS|registrador~19feeder_combout ;
wire \CPU|REGS|registrador~148_combout ;
wire \CPU|REGS|registrador~19_q ;
wire \CPU|REGS|registrador~136_combout ;
wire \CPU|REGS|registrador~51feeder_combout ;
wire \CPU|REGS|registrador~144_combout ;
wire \CPU|REGS|registrador~51_q ;
wire \CPU|REGS|registrador~104_combout ;
wire \key0|saida[7]~22_combout ;
wire \RAM4|dado_out[7]~8_combout ;
wire \CPU|MUX1|saida_MUX[7]~8_combout ;
wire \CPU|MUX1|saida_MUX[6]~6_combout ;
wire \SW[6]~input_o ;
wire \key0|saida[6]~34_combout ;
wire \RAM0|ram~55feeder_combout ;
wire \RAM0|ram~55_q ;
wire \RAM0|ram~71_q ;
wire \RAM0|ram~39_q ;
wire \RAM0|ram~23_q ;
wire \RAM0|ram~655_combout ;
wire \RAM0|ram~63_q ;
wire \RAM0|ram~79_q ;
wire \RAM0|ram~31_q ;
wire \RAM0|ram~47_q ;
wire \RAM0|ram~657_combout ;
wire \RAM0|ram~167_q ;
wire \RAM0|ram~183_q ;
wire \RAM0|ram~199feeder_combout ;
wire \RAM0|ram~199_q ;
wire \RAM0|ram~151_q ;
wire \RAM0|ram~656_combout ;
wire \RAM0|ram~175_q ;
wire \RAM0|ram~191_q ;
wire \RAM0|ram~159feeder_combout ;
wire \RAM0|ram~159_q ;
wire \RAM0|ram~207_q ;
wire \RAM0|ram~658_combout ;
wire \RAM0|ram~659_combout ;
wire \RAM0|ram~143_q ;
wire \RAM0|ram~255feeder_combout ;
wire \RAM0|ram~255_q ;
wire \RAM0|ram~127_q ;
wire \RAM0|ram~271_q ;
wire \RAM0|ram~668_combout ;
wire \RAM0|ram~119feeder_combout ;
wire \RAM0|ram~119_q ;
wire \RAM0|ram~263_q ;
wire \RAM0|ram~247_q ;
wire \RAM0|ram~135_q ;
wire \RAM0|ram~666_combout ;
wire \RAM0|ram~95_q ;
wire \RAM0|ram~223feeder_combout ;
wire \RAM0|ram~223_q ;
wire \RAM0|ram~111feeder_combout ;
wire \RAM0|ram~111_q ;
wire \RAM0|ram~239_q ;
wire \RAM0|ram~667_combout ;
wire \RAM0|ram~231_q ;
wire \RAM0|ram~215_q ;
wire \RAM0|ram~103_q ;
wire \RAM0|ram~87_q ;
wire \RAM0|ram~665_combout ;
wire \RAM0|ram~669_combout ;
wire \RAM0|ram~407_q ;
wire \RAM0|ram~423feeder_combout ;
wire \RAM0|ram~423_q ;
wire \RAM0|ram~455feeder_combout ;
wire \RAM0|ram~455_q ;
wire \RAM0|ram~439feeder_combout ;
wire \RAM0|ram~439_q ;
wire \RAM0|ram~661_combout ;
wire \RAM0|ram~279_q ;
wire \RAM0|ram~295_q ;
wire \RAM0|ram~327_q ;
wire \RAM0|ram~311_q ;
wire \RAM0|ram~660_combout ;
wire \RAM0|ram~447_q ;
wire \RAM0|ram~431feeder_combout ;
wire \RAM0|ram~431_q ;
wire \RAM0|ram~415_q ;
wire \RAM0|ram~463_q ;
wire \RAM0|ram~663_combout ;
wire \RAM0|ram~319_q ;
wire \RAM0|ram~287feeder_combout ;
wire \RAM0|ram~287_q ;
wire \RAM0|ram~303_q ;
wire \RAM0|ram~335_q ;
wire \RAM0|ram~662_combout ;
wire \RAM0|ram~664_combout ;
wire \RAM0|ram~479_q ;
wire \RAM0|ram~503_q ;
wire \RAM0|ram~471_q ;
wire \RAM0|ram~511_q ;
wire \RAM0|ram~672_combout ;
wire \RAM0|ram~495feeder_combout ;
wire \RAM0|ram~495_q ;
wire \RAM0|ram~487feeder_combout ;
wire \RAM0|ram~487_q ;
wire \RAM0|ram~519feeder_combout ;
wire \RAM0|ram~519_q ;
wire \RAM0|ram~527_q ;
wire \RAM0|ram~673_combout ;
wire \RAM0|ram~391_q ;
wire \RAM0|ram~359feeder_combout ;
wire \RAM0|ram~359_q ;
wire \RAM0|ram~367_q ;
wire \RAM0|ram~399_q ;
wire \RAM0|ram~671_combout ;
wire \RAM0|ram~343feeder_combout ;
wire \RAM0|ram~343_q ;
wire \RAM0|ram~375feeder_combout ;
wire \RAM0|ram~375_q ;
wire \RAM0|ram~351_q ;
wire \RAM0|ram~383_q ;
wire \RAM0|ram~670_combout ;
wire \RAM0|ram~674_combout ;
wire \RAM0|ram~675_combout ;
wire \key0|saida[6]~20_combout ;
wire \RAM4|ram~23_q ;
wire \RAM4|ram~343_q ;
wire \RAM4|ram~87feeder_combout ;
wire \RAM4|ram~87_q ;
wire \RAM4|ram~279_q ;
wire \RAM4|ram~655_combout ;
wire \RAM4|ram~359_q ;
wire \RAM4|ram~39_q ;
wire \RAM4|ram~295_q ;
wire \RAM4|ram~103feeder_combout ;
wire \RAM4|ram~103_q ;
wire \RAM4|ram~657_combout ;
wire \RAM4|ram~375feeder_combout ;
wire \RAM4|ram~375_q ;
wire \RAM4|ram~119feeder_combout ;
wire \RAM4|ram~119_q ;
wire \RAM4|ram~55feeder_combout ;
wire \RAM4|ram~55_q ;
wire \RAM4|ram~311_q ;
wire \RAM4|ram~656_combout ;
wire \RAM4|ram~71_q ;
wire \RAM4|ram~391_q ;
wire \RAM4|ram~135feeder_combout ;
wire \RAM4|ram~135_q ;
wire \RAM4|ram~327feeder_combout ;
wire \RAM4|ram~327_q ;
wire \RAM4|ram~658_combout ;
wire \RAM4|ram~659_combout ;
wire \RAM4|ram~423feeder_combout ;
wire \RAM4|ram~423_q ;
wire \RAM4|ram~167_q ;
wire \RAM4|ram~231feeder_combout ;
wire \RAM4|ram~231_q ;
wire \RAM4|ram~487_q ;
wire \RAM4|ram~662_combout ;
wire \RAM4|ram~471_q ;
wire \RAM4|ram~215feeder_combout ;
wire \RAM4|ram~215_q ;
wire \RAM4|ram~151feeder_combout ;
wire \RAM4|ram~151_q ;
wire \RAM4|ram~407_q ;
wire \RAM4|ram~660_combout ;
wire \RAM4|ram~247feeder_combout ;
wire \RAM4|ram~247_q ;
wire \RAM4|ram~183_q ;
wire \RAM4|ram~503_q ;
wire \RAM4|ram~439_q ;
wire \RAM4|ram~661_combout ;
wire \RAM4|ram~199feeder_combout ;
wire \RAM4|ram~199_q ;
wire \RAM4|ram~263feeder_combout ;
wire \RAM4|ram~263_q ;
wire \RAM4|ram~455feeder_combout ;
wire \RAM4|ram~455_q ;
wire \RAM4|ram~519_q ;
wire \RAM4|ram~663_combout ;
wire \RAM4|ram~664_combout ;
wire \RAM4|ram~111_q ;
wire \RAM4|ram~95feeder_combout ;
wire \RAM4|ram~95_q ;
wire \RAM4|ram~367_q ;
wire \RAM4|ram~351_q ;
wire \RAM4|ram~667_combout ;
wire \RAM4|ram~63_q ;
wire \RAM4|ram~79feeder_combout ;
wire \RAM4|ram~79_q ;
wire \RAM4|ram~319_q ;
wire \RAM4|ram~335_q ;
wire \RAM4|ram~666_combout ;
wire \RAM4|ram~399_q ;
wire \RAM4|ram~127_q ;
wire \RAM4|ram~143feeder_combout ;
wire \RAM4|ram~143_q ;
wire \RAM4|ram~383_q ;
wire \RAM4|ram~668_combout ;
wire \RAM4|ram~287feeder_combout ;
wire \RAM4|ram~287_q ;
wire \RAM4|ram~47_q ;
wire \RAM4|ram~31feeder_combout ;
wire \RAM4|ram~31_q ;
wire \RAM4|ram~303_q ;
wire \RAM4|ram~665_combout ;
wire \RAM4|ram~669_combout ;
wire \RAM4|ram~207_q ;
wire \RAM4|ram~175_q ;
wire \RAM4|ram~271_q ;
wire \RAM4|ram~239feeder_combout ;
wire \RAM4|ram~239_q ;
wire \RAM4|ram~671_combout ;
wire \RAM4|ram~447_q ;
wire \RAM4|ram~415_q ;
wire \RAM4|ram~479_q ;
wire \RAM4|ram~511_q ;
wire \RAM4|ram~672_combout ;
wire \RAM4|ram~255_q ;
wire \RAM4|ram~223_q ;
wire \RAM4|ram~159_q ;
wire \RAM4|ram~191_q ;
wire \RAM4|ram~670_combout ;
wire \RAM4|ram~431_q ;
wire \RAM4|ram~495_q ;
wire \RAM4|ram~463_q ;
wire \RAM4|ram~527_q ;
wire \RAM4|ram~673_combout ;
wire \RAM4|ram~674_combout ;
wire \RAM4|ram~675_combout ;
wire \RAM4|dado_out[6]~7_combout ;
wire \RAM8|ram~55_q ;
wire \RAM8|ram~183_q ;
wire \RAM8|ram~311_q ;
wire \RAM8|ram~439_q ;
wire \RAM8|ram~659_combout ;
wire \RAM8|ram~247_q ;
wire \RAM8|ram~375_q ;
wire \RAM8|ram~119_q ;
wire \RAM8|ram~503_q ;
wire \RAM8|ram~661_combout ;
wire \RAM8|ram~447_q ;
wire \RAM8|ram~191feeder_combout ;
wire \RAM8|ram~191_q ;
wire \RAM8|ram~63_q ;
wire \RAM8|ram~319_q ;
wire \RAM8|ram~660_combout ;
wire \RAM8|ram~255_q ;
wire \RAM8|ram~511_q ;
wire \RAM8|ram~383_q ;
wire \RAM8|ram~127feeder_combout ;
wire \RAM8|ram~127_q ;
wire \RAM8|ram~662_combout ;
wire \RAM8|ram~663_combout ;
wire \RAM8|ram~463_q ;
wire \RAM8|ram~527_q ;
wire \RAM8|ram~519_q ;
wire \RAM8|ram~455_q ;
wire \RAM8|ram~667_combout ;
wire \RAM8|ram~207_q ;
wire \RAM8|ram~271_q ;
wire \RAM8|ram~263_q ;
wire \RAM8|ram~199feeder_combout ;
wire \RAM8|ram~199_q ;
wire \RAM8|ram~666_combout ;
wire \RAM8|ram~71_q ;
wire \RAM8|ram~143_q ;
wire \RAM8|ram~135_q ;
wire \RAM8|ram~79_q ;
wire \RAM8|ram~664_combout ;
wire \RAM8|ram~391feeder_combout ;
wire \RAM8|ram~391_q ;
wire \RAM8|ram~327_q ;
wire \RAM8|ram~399feeder_combout ;
wire \RAM8|ram~399_q ;
wire \RAM8|ram~335_q ;
wire \RAM8|ram~665_combout ;
wire \RAM8|ram~668_combout ;
wire \RAM8|ram~239feeder_combout ;
wire \RAM8|ram~239_q ;
wire \RAM8|ram~103_q ;
wire \RAM8|ram~231feeder_combout ;
wire \RAM8|ram~231_q ;
wire \RAM8|ram~111_q ;
wire \RAM8|ram~656_combout ;
wire \RAM8|ram~39feeder_combout ;
wire \RAM8|ram~39_q ;
wire \RAM8|ram~167feeder_combout ;
wire \RAM8|ram~167_q ;
wire \RAM8|ram~47feeder_combout ;
wire \RAM8|ram~47_q ;
wire \RAM8|ram~175_q ;
wire \RAM8|ram~654_combout ;
wire \RAM8|ram~487feeder_combout ;
wire \RAM8|ram~487_q ;
wire \RAM8|ram~367feeder_combout ;
wire \RAM8|ram~367_q ;
wire \RAM8|ram~495_q ;
wire \RAM8|ram~359feeder_combout ;
wire \RAM8|ram~359_q ;
wire \RAM8|ram~657_combout ;
wire \RAM8|ram~295feeder_combout ;
wire \RAM8|ram~295_q ;
wire \RAM8|ram~423feeder_combout ;
wire \RAM8|ram~423_q ;
wire \RAM8|ram~303_q ;
wire \RAM8|ram~431_q ;
wire \RAM8|ram~655_combout ;
wire \RAM8|ram~658_combout ;
wire \RAM8|ram~215feeder_combout ;
wire \RAM8|ram~215_q ;
wire \RAM8|ram~87feeder_combout ;
wire \RAM8|ram~87_q ;
wire \RAM8|ram~223feeder_combout ;
wire \RAM8|ram~223_q ;
wire \RAM8|ram~95feeder_combout ;
wire \RAM8|ram~95_q ;
wire \RAM8|ram~651_combout ;
wire \RAM8|ram~351_q ;
wire \RAM8|ram~471_q ;
wire \RAM8|ram~343feeder_combout ;
wire \RAM8|ram~343_q ;
wire \RAM8|ram~479_q ;
wire \RAM8|ram~652_combout ;
wire \RAM8|ram~407feeder_combout ;
wire \RAM8|ram~407_q ;
wire \RAM8|ram~287_q ;
wire \RAM8|ram~279feeder_combout ;
wire \RAM8|ram~279_q ;
wire \RAM8|ram~415_q ;
wire \RAM8|ram~650_combout ;
wire \RAM8|ram~31_q ;
wire \RAM8|ram~151_q ;
wire \RAM8|ram~23feeder_combout ;
wire \RAM8|ram~23_q ;
wire \RAM8|ram~159_q ;
wire \RAM8|ram~649_combout ;
wire \RAM8|ram~653_combout ;
wire \RAM8|dado_out[6]~5_combout ;
wire \CPU|MUX1|saida_MUX[6]~14_combout ;
wire \SW[5]~input_o ;
wire \key0|saida[5]~32_combout ;
wire \SW[4]~input_o ;
wire \key0|saida[4]~24_combout ;
wire \RAM0|ram~101feeder_combout ;
wire \RAM0|ram~101_q ;
wire \RAM0|ram~85feeder_combout ;
wire \RAM0|ram~85_q ;
wire \RAM0|ram~109_q ;
wire \RAM0|ram~93feeder_combout ;
wire \RAM0|ram~93_q ;
wire \RAM0|ram~618_combout ;
wire \RAM0|ram~245_q ;
wire \RAM0|ram~269_q ;
wire \RAM0|ram~253feeder_combout ;
wire \RAM0|ram~253_q ;
wire \RAM0|ram~261_q ;
wire \RAM0|ram~621_combout ;
wire \RAM0|ram~237_q ;
wire \RAM0|ram~213_q ;
wire \RAM0|ram~229_q ;
wire \RAM0|ram~221feeder_combout ;
wire \RAM0|ram~221_q ;
wire \RAM0|ram~620_combout ;
wire \RAM0|ram~125feeder_combout ;
wire \RAM0|ram~125_q ;
wire \RAM0|ram~117_q ;
wire \RAM0|ram~133feeder_combout ;
wire \RAM0|ram~133_q ;
wire \RAM0|ram~141_q ;
wire \RAM0|ram~619_combout ;
wire \RAM0|ram~622_combout ;
wire \RAM0|ram~469_q ;
wire \RAM0|ram~501_q ;
wire \RAM0|ram~341feeder_combout ;
wire \RAM0|ram~341_q ;
wire \RAM0|ram~373feeder_combout ;
wire \RAM0|ram~373_q ;
wire \RAM0|ram~628_combout ;
wire \RAM0|ram~509_q ;
wire \RAM0|ram~477feeder_combout ;
wire \RAM0|ram~477_q ;
wire \RAM0|ram~381feeder_combout ;
wire \RAM0|ram~381_q ;
wire \RAM0|ram~349_q ;
wire \RAM0|ram~630_combout ;
wire \RAM0|ram~485_q ;
wire \RAM0|ram~389feeder_combout ;
wire \RAM0|ram~389_q ;
wire \RAM0|ram~357feeder_combout ;
wire \RAM0|ram~357_q ;
wire \RAM0|ram~517_q ;
wire \RAM0|ram~629_combout ;
wire \RAM0|ram~525_q ;
wire \RAM0|ram~365_q ;
wire \RAM0|ram~397_q ;
wire \RAM0|ram~493_q ;
wire \RAM0|ram~631_combout ;
wire \RAM0|ram~632_combout ;
wire \RAM0|ram~69_q ;
wire \RAM0|ram~53_q ;
wire \RAM0|ram~37_q ;
wire \RAM0|ram~21feeder_combout ;
wire \RAM0|ram~21_q ;
wire \RAM0|ram~613_combout ;
wire \RAM0|ram~77_q ;
wire \RAM0|ram~45_q ;
wire \RAM0|ram~29_q ;
wire \RAM0|ram~61feeder_combout ;
wire \RAM0|ram~61_q ;
wire \RAM0|ram~615_combout ;
wire \RAM0|ram~197_q ;
wire \RAM0|ram~181_q ;
wire \RAM0|ram~165_q ;
wire \RAM0|ram~149_q ;
wire \RAM0|ram~614_combout ;
wire \RAM0|ram~173feeder_combout ;
wire \RAM0|ram~173_q ;
wire \RAM0|ram~205_q ;
wire \RAM0|ram~157_q ;
wire \RAM0|ram~189feeder_combout ;
wire \RAM0|ram~189_q ;
wire \RAM0|ram~616_combout ;
wire \RAM0|ram~617_combout ;
wire \RAM0|ram~453_q ;
wire \RAM0|ram~421feeder_combout ;
wire \RAM0|ram~421_q ;
wire \RAM0|ram~325feeder_combout ;
wire \RAM0|ram~325_q ;
wire \RAM0|ram~293feeder_combout ;
wire \RAM0|ram~293_q ;
wire \RAM0|ram~624_combout ;
wire \RAM0|ram~285feeder_combout ;
wire \RAM0|ram~285_q ;
wire \RAM0|ram~413_q ;
wire \RAM0|ram~317_q ;
wire \RAM0|ram~445_q ;
wire \RAM0|ram~625_combout ;
wire \RAM0|ram~461_q ;
wire \RAM0|ram~301feeder_combout ;
wire \RAM0|ram~301_q ;
wire \RAM0|ram~429feeder_combout ;
wire \RAM0|ram~429_q ;
wire \RAM0|ram~333_q ;
wire \RAM0|ram~626_combout ;
wire \RAM0|ram~309_q ;
wire \RAM0|ram~277_q ;
wire \RAM0|ram~437_q ;
wire \RAM0|ram~405feeder_combout ;
wire \RAM0|ram~405_q ;
wire \RAM0|ram~623_combout ;
wire \RAM0|ram~627_combout ;
wire \RAM0|ram~633_combout ;
wire \key0|saida[4]~16_combout ;
wire \CPU|MUX1|saida_MUX[4]~0_combout ;
wire \RAM4|ram~213feeder_combout ;
wire \RAM4|ram~213_q ;
wire \RAM4|ram~405_q ;
wire \RAM4|ram~149_q ;
wire \RAM4|ram~469_q ;
wire \RAM4|ram~623_combout ;
wire \RAM4|ram~229_q ;
wire \RAM4|ram~165_q ;
wire \RAM4|ram~421_q ;
wire \RAM4|ram~485_q ;
wire \RAM4|ram~625_combout ;
wire \RAM4|ram~501feeder_combout ;
wire \RAM4|ram~501_q ;
wire \RAM4|ram~245_q ;
wire \RAM4|ram~437_q ;
wire \RAM4|ram~181_q ;
wire \RAM4|ram~624_combout ;
wire \RAM4|ram~453_q ;
wire \RAM4|ram~517_q ;
wire \RAM4|ram~261_q ;
wire \RAM4|ram~197_q ;
wire \RAM4|ram~626_combout ;
wire \RAM4|ram~627_combout ;
wire \RAM4|ram~381feeder_combout ;
wire \RAM4|ram~381_q ;
wire \RAM4|ram~317_q ;
wire \RAM4|ram~125feeder_combout ;
wire \RAM4|ram~125_q ;
wire \RAM4|ram~61_q ;
wire \RAM4|ram~619_combout ;
wire \RAM4|ram~29_q ;
wire \RAM4|ram~349_q ;
wire \RAM4|ram~93_q ;
wire \RAM4|ram~285feeder_combout ;
wire \RAM4|ram~285_q ;
wire \RAM4|ram~618_combout ;
wire \RAM4|ram~301_q ;
wire \RAM4|ram~365_q ;
wire \RAM4|ram~109feeder_combout ;
wire \RAM4|ram~109_q ;
wire \RAM4|ram~45_q ;
wire \RAM4|ram~620_combout ;
wire \RAM4|ram~333_q ;
wire \RAM4|ram~141_q ;
wire \RAM4|ram~77_q ;
wire \RAM4|ram~397_q ;
wire \RAM4|ram~621_combout ;
wire \RAM4|ram~622_combout ;
wire \RAM4|ram~277_q ;
wire \RAM4|ram~341_q ;
wire \RAM4|ram~21_q ;
wire \RAM4|ram~85_q ;
wire \RAM4|ram~613_combout ;
wire \RAM4|ram~101_q ;
wire \RAM4|ram~293_q ;
wire \RAM4|ram~37_q ;
wire \RAM4|ram~357_q ;
wire \RAM4|ram~615_combout ;
wire \RAM4|ram~53_q ;
wire \RAM4|ram~373_q ;
wire \RAM4|ram~117_q ;
wire \RAM4|ram~309_q ;
wire \RAM4|ram~614_combout ;
wire \RAM4|ram~133_q ;
wire \RAM4|ram~69_q ;
wire \RAM4|ram~389_q ;
wire \RAM4|ram~325_q ;
wire \RAM4|ram~616_combout ;
wire \RAM4|ram~617_combout ;
wire \RAM4|ram~173_q ;
wire \RAM4|ram~205_q ;
wire \RAM4|ram~189_q ;
wire \RAM4|ram~157_q ;
wire \RAM4|ram~628_combout ;
wire \RAM4|ram~253_q ;
wire \RAM4|ram~269_q ;
wire \RAM4|ram~237_q ;
wire \RAM4|ram~221_q ;
wire \RAM4|ram~630_combout ;
wire \RAM4|ram~493feeder_combout ;
wire \RAM4|ram~493_q ;
wire \RAM4|ram~477_q ;
wire \RAM4|ram~509_q ;
wire \RAM4|ram~525_q ;
wire \RAM4|ram~631_combout ;
wire \RAM4|ram~445feeder_combout ;
wire \RAM4|ram~445_q ;
wire \RAM4|ram~461_q ;
wire \RAM4|ram~429_q ;
wire \RAM4|ram~413_q ;
wire \RAM4|ram~629_combout ;
wire \RAM4|ram~632_combout ;
wire \RAM4|ram~633_combout ;
wire \RAM4|dado_out[4]~5_combout ;
wire \RAM8|ram~517_q ;
wire \RAM8|ram~461_q ;
wire \RAM8|ram~525_q ;
wire \RAM8|ram~453_q ;
wire \RAM8|ram~627_combout ;
wire \RAM8|ram~69_q ;
wire \RAM8|ram~141_q ;
wire \RAM8|ram~77_q ;
wire \RAM8|ram~133feeder_combout ;
wire \RAM8|ram~133_q ;
wire \RAM8|ram~624_combout ;
wire \RAM8|ram~389_q ;
wire \RAM8|ram~333_q ;
wire \RAM8|ram~397_q ;
wire \RAM8|ram~325_q ;
wire \RAM8|ram~625_combout ;
wire \RAM8|ram~269_q ;
wire \RAM8|ram~261_q ;
wire \RAM8|ram~197feeder_combout ;
wire \RAM8|ram~197_q ;
wire \RAM8|ram~205_q ;
wire \RAM8|ram~626_combout ;
wire \RAM8|ram~628_combout ;
wire \RAM8|ram~309_q ;
wire \RAM8|ram~437_q ;
wire \RAM8|ram~181feeder_combout ;
wire \RAM8|ram~181_q ;
wire \RAM8|ram~53_q ;
wire \RAM8|ram~619_combout ;
wire \RAM8|ram~189feeder_combout ;
wire \RAM8|ram~189_q ;
wire \RAM8|ram~445_q ;
wire \RAM8|ram~61feeder_combout ;
wire \RAM8|ram~61_q ;
wire \RAM8|ram~317feeder_combout ;
wire \RAM8|ram~317_q ;
wire \RAM8|ram~620_combout ;
wire \RAM8|ram~501feeder_combout ;
wire \RAM8|ram~501_q ;
wire \RAM8|ram~373_q ;
wire \RAM8|ram~245feeder_combout ;
wire \RAM8|ram~245_q ;
wire \RAM8|ram~117feeder_combout ;
wire \RAM8|ram~117_q ;
wire \RAM8|ram~621_combout ;
wire \RAM8|ram~253_q ;
wire \RAM8|ram~381_q ;
wire \RAM8|ram~509_q ;
wire \RAM8|ram~125_q ;
wire \RAM8|ram~622_combout ;
wire \RAM8|ram~623_combout ;
wire \RAM8|ram~357_q ;
wire \RAM8|ram~293feeder_combout ;
wire \RAM8|ram~293_q ;
wire \RAM8|ram~301_q ;
wire \RAM8|ram~365_q ;
wire \RAM8|ram~615_combout ;
wire \RAM8|ram~237_q ;
wire \RAM8|ram~165feeder_combout ;
wire \RAM8|ram~165_q ;
wire \RAM8|ram~229_q ;
wire \RAM8|ram~173_q ;
wire \RAM8|ram~616_combout ;
wire \RAM8|ram~485_q ;
wire \RAM8|ram~429_q ;
wire \RAM8|ram~493_q ;
wire \RAM8|ram~421feeder_combout ;
wire \RAM8|ram~421_q ;
wire \RAM8|ram~617_combout ;
wire \RAM8|ram~45feeder_combout ;
wire \RAM8|ram~45_q ;
wire \RAM8|ram~109feeder_combout ;
wire \RAM8|ram~109_q ;
wire \RAM8|ram~101feeder_combout ;
wire \RAM8|ram~101_q ;
wire \RAM8|ram~37feeder_combout ;
wire \RAM8|ram~37_q ;
wire \RAM8|ram~614_combout ;
wire \RAM8|ram~618_combout ;
wire \RAM8|ram~349feeder_combout ;
wire \RAM8|ram~349_q ;
wire \RAM8|ram~341feeder_combout ;
wire \RAM8|ram~341_q ;
wire \RAM8|ram~469feeder_combout ;
wire \RAM8|ram~469_q ;
wire \RAM8|ram~477feeder_combout ;
wire \RAM8|ram~477_q ;
wire \RAM8|ram~612_combout ;
wire \RAM8|ram~149_q ;
wire \RAM8|ram~29_q ;
wire \RAM8|ram~157_q ;
wire \RAM8|ram~21feeder_combout ;
wire \RAM8|ram~21_q ;
wire \RAM8|ram~609_combout ;
wire \RAM8|ram~213_q ;
wire \RAM8|ram~93feeder_combout ;
wire \RAM8|ram~93_q ;
wire \RAM8|ram~221_q ;
wire \RAM8|ram~85_q ;
wire \RAM8|ram~611_combout ;
wire \RAM8|ram~285feeder_combout ;
wire \RAM8|ram~285_q ;
wire \RAM8|ram~277feeder_combout ;
wire \RAM8|ram~277_q ;
wire \RAM8|ram~413feeder_combout ;
wire \RAM8|ram~413_q ;
wire \RAM8|ram~405feeder_combout ;
wire \RAM8|ram~405_q ;
wire \RAM8|ram~610_combout ;
wire \RAM8|ram~613_combout ;
wire \RAM8|dado_out[4]~13_combout ;
wire \CPU|MUX1|saida_MUX[4]~12_combout ;
wire \SW[3]~input_o ;
wire \key0|saida[3]~30_combout ;
wire \RAM8|ram~372feeder_combout ;
wire \RAM8|ram~372_q ;
wire \RAM8|ram~244feeder_combout ;
wire \RAM8|ram~244_q ;
wire \RAM8|ram~116feeder_combout ;
wire \RAM8|ram~116_q ;
wire \RAM8|ram~500_q ;
wire \RAM8|ram~596_combout ;
wire \RAM8|ram~380_q ;
wire \RAM8|ram~252_q ;
wire \RAM8|ram~124_q ;
wire \RAM8|ram~508_q ;
wire \RAM8|ram~597_combout ;
wire \RAM8|ram~308_q ;
wire \RAM8|ram~52_q ;
wire \RAM8|ram~180feeder_combout ;
wire \RAM8|ram~180_q ;
wire \RAM8|ram~436_q ;
wire \RAM8|ram~594_combout ;
wire \RAM8|ram~444_q ;
wire \RAM8|ram~316_q ;
wire \RAM8|ram~188_q ;
wire \RAM8|ram~60_q ;
wire \RAM8|ram~595_combout ;
wire \RAM8|ram~598_combout ;
wire \RAM8|ram~164_q ;
wire \RAM8|ram~420_q ;
wire \RAM8|ram~172_q ;
wire \RAM8|ram~428_q ;
wire \RAM8|ram~600_combout ;
wire \RAM8|ram~44_q ;
wire \RAM8|ram~300_q ;
wire \RAM8|ram~36feeder_combout ;
wire \RAM8|ram~36_q ;
wire \RAM8|ram~292_q ;
wire \RAM8|ram~599_combout ;
wire \RAM8|ram~100_q ;
wire \RAM8|ram~356_q ;
wire \RAM8|ram~364_q ;
wire \RAM8|ram~108_q ;
wire \RAM8|ram~601_combout ;
wire \RAM8|ram~228_q ;
wire \RAM8|ram~484_q ;
wire \RAM8|ram~236_q ;
wire \RAM8|ram~492_q ;
wire \RAM8|ram~602_combout ;
wire \RAM8|ram~603_combout ;
wire \RAM8|ram~132_q ;
wire \RAM8|ram~140_q ;
wire \RAM8|ram~388_q ;
wire \RAM8|ram~396_q ;
wire \RAM8|ram~606_combout ;
wire \RAM8|ram~332_q ;
wire \RAM8|ram~76_q ;
wire \RAM8|ram~324_q ;
wire \RAM8|ram~68_q ;
wire \RAM8|ram~604_combout ;
wire \RAM8|ram~460_q ;
wire \RAM8|ram~204_q ;
wire \RAM8|ram~452_q ;
wire \RAM8|ram~196feeder_combout ;
wire \RAM8|ram~196_q ;
wire \RAM8|ram~605_combout ;
wire \RAM8|ram~260_q ;
wire \RAM8|ram~516_q ;
wire \RAM8|ram~524_q ;
wire \RAM8|ram~268_q ;
wire \RAM8|ram~607_combout ;
wire \RAM8|ram~608_combout ;
wire \RAM8|ram~156_q ;
wire \RAM8|ram~284_q ;
wire \RAM8|ram~412_q ;
wire \RAM8|ram~28_q ;
wire \RAM8|ram~590_combout ;
wire \RAM8|ram~92_q ;
wire \RAM8|ram~348_q ;
wire \RAM8|ram~476_q ;
wire \RAM8|ram~220_q ;
wire \RAM8|ram~592_combout ;
wire \RAM8|ram~404feeder_combout ;
wire \RAM8|ram~404_q ;
wire \RAM8|ram~276feeder_combout ;
wire \RAM8|ram~276_q ;
wire \RAM8|ram~20_q ;
wire \RAM8|ram~148_q ;
wire \RAM8|ram~589_combout ;
wire \RAM8|ram~212_q ;
wire \RAM8|ram~468_q ;
wire \RAM8|ram~84_q ;
wire \RAM8|ram~340_q ;
wire \RAM8|ram~591_combout ;
wire \RAM8|ram~593_combout ;
wire \RAM8|dado_out[3]~17_combout ;
wire \RAM4|ram~116_q ;
wire \RAM4|ram~308_q ;
wire \RAM4|ram~372_q ;
wire \RAM4|ram~52_q ;
wire \RAM4|ram~593_combout ;
wire \RAM4|ram~340feeder_combout ;
wire \RAM4|ram~340_q ;
wire \RAM4|ram~276_q ;
wire \RAM4|ram~20feeder_combout ;
wire \RAM4|ram~20_q ;
wire \RAM4|ram~84feeder_combout ;
wire \RAM4|ram~84_q ;
wire \RAM4|ram~592_combout ;
wire \RAM4|ram~388_q ;
wire \RAM4|ram~132_q ;
wire \RAM4|ram~324feeder_combout ;
wire \RAM4|ram~324_q ;
wire \RAM4|ram~68feeder_combout ;
wire \RAM4|ram~68_q ;
wire \RAM4|ram~595_combout ;
wire \RAM4|ram~356_q ;
wire \RAM4|ram~292_q ;
wire \RAM4|ram~36_q ;
wire \RAM4|ram~100_q ;
wire \RAM4|ram~594_combout ;
wire \RAM4|ram~596_combout ;
wire \RAM4|ram~260feeder_combout ;
wire \RAM4|ram~260_q ;
wire \RAM4|ram~516_q ;
wire \RAM4|ram~196_q ;
wire \RAM4|ram~452_q ;
wire \RAM4|ram~600_combout ;
wire \RAM4|ram~180_q ;
wire \RAM4|ram~244feeder_combout ;
wire \RAM4|ram~244_q ;
wire \RAM4|ram~500_q ;
wire \RAM4|ram~436_q ;
wire \RAM4|ram~598_combout ;
wire \RAM4|ram~468_q ;
wire \RAM4|ram~404_q ;
wire \RAM4|ram~212feeder_combout ;
wire \RAM4|ram~212_q ;
wire \RAM4|ram~148feeder_combout ;
wire \RAM4|ram~148_q ;
wire \RAM4|ram~597_combout ;
wire \RAM4|ram~164feeder_combout ;
wire \RAM4|ram~164_q ;
wire \RAM4|ram~420_q ;
wire \RAM4|ram~228feeder_combout ;
wire \RAM4|ram~228_q ;
wire \RAM4|ram~484_q ;
wire \RAM4|ram~599_combout ;
wire \RAM4|ram~601_combout ;
wire \RAM4|ram~492_q ;
wire \RAM4|ram~236feeder_combout ;
wire \RAM4|ram~236_q ;
wire \RAM4|ram~220_q ;
wire \RAM4|ram~476_q ;
wire \RAM4|ram~609_combout ;
wire \RAM4|ram~156_q ;
wire \RAM4|ram~412_q ;
wire \RAM4|ram~428_q ;
wire \RAM4|ram~172_q ;
wire \RAM4|ram~607_combout ;
wire \RAM4|ram~252_q ;
wire \RAM4|ram~524_q ;
wire \RAM4|ram~508_q ;
wire \RAM4|ram~268feeder_combout ;
wire \RAM4|ram~268_q ;
wire \RAM4|ram~610_combout ;
wire \RAM4|ram~460_q ;
wire \RAM4|ram~204_q ;
wire \RAM4|ram~444_q ;
wire \RAM4|ram~188feeder_combout ;
wire \RAM4|ram~188_q ;
wire \RAM4|ram~608_combout ;
wire \RAM4|ram~611_combout ;
wire \RAM4|ram~92_q ;
wire \RAM4|ram~348_q ;
wire \RAM4|ram~284feeder_combout ;
wire \RAM4|ram~284_q ;
wire \RAM4|ram~28_q ;
wire \RAM4|ram~602_combout ;
wire \RAM4|ram~380_q ;
wire \RAM4|ram~316feeder_combout ;
wire \RAM4|ram~316_q ;
wire \RAM4|ram~60feeder_combout ;
wire \RAM4|ram~60_q ;
wire \RAM4|ram~124_q ;
wire \RAM4|ram~603_combout ;
wire \RAM4|ram~396_q ;
wire \RAM4|ram~332_q ;
wire \RAM4|ram~76_q ;
wire \RAM4|ram~140_q ;
wire \RAM4|ram~605_combout ;
wire \RAM4|ram~44_q ;
wire \RAM4|ram~108_q ;
wire \RAM4|ram~300feeder_combout ;
wire \RAM4|ram~300_q ;
wire \RAM4|ram~364_q ;
wire \RAM4|ram~604_combout ;
wire \RAM4|ram~606_combout ;
wire \RAM4|ram~612_combout ;
wire \RAM4|dado_out[3]~4_combout ;
wire \RAM0|ram~492_q ;
wire \RAM0|ram~516_q ;
wire \RAM0|ram~484_q ;
wire \RAM0|ram~524_q ;
wire \RAM0|ram~610_combout ;
wire \RAM0|ram~356feeder_combout ;
wire \RAM0|ram~356_q ;
wire \RAM0|ram~364_q ;
wire \RAM0|ram~388feeder_combout ;
wire \RAM0|ram~388_q ;
wire \RAM0|ram~396_q ;
wire \RAM0|ram~608_combout ;
wire \RAM0|ram~476feeder_combout ;
wire \RAM0|ram~476_q ;
wire \RAM0|ram~500_q ;
wire \RAM0|ram~468_q ;
wire \RAM0|ram~508_q ;
wire \RAM0|ram~609_combout ;
wire \RAM0|ram~348_q ;
wire \RAM0|ram~372_q ;
wire \RAM0|ram~340_q ;
wire \RAM0|ram~380_q ;
wire \RAM0|ram~607_combout ;
wire \RAM0|ram~611_combout ;
wire \RAM0|ram~308_q ;
wire \RAM0|ram~292_q ;
wire \RAM0|ram~324_q ;
wire \RAM0|ram~276_q ;
wire \RAM0|ram~597_combout ;
wire \RAM0|ram~420feeder_combout ;
wire \RAM0|ram~420_q ;
wire \RAM0|ram~436_q ;
wire \RAM0|ram~404_q ;
wire \RAM0|ram~452_q ;
wire \RAM0|ram~598_combout ;
wire \RAM0|ram~460_q ;
wire \RAM0|ram~428_q ;
wire \RAM0|ram~444feeder_combout ;
wire \RAM0|ram~444_q ;
wire \RAM0|ram~412_q ;
wire \RAM0|ram~600_combout ;
wire \RAM0|ram~300feeder_combout ;
wire \RAM0|ram~300_q ;
wire \RAM0|ram~332_q ;
wire \RAM0|ram~316_q ;
wire \RAM0|ram~284feeder_combout ;
wire \RAM0|ram~284_q ;
wire \RAM0|ram~599_combout ;
wire \RAM0|ram~601_combout ;
wire \RAM0|ram~28_q ;
wire \RAM0|ram~44_q ;
wire \RAM0|ram~60feeder_combout ;
wire \RAM0|ram~60_q ;
wire \RAM0|ram~76_q ;
wire \RAM0|ram~594_combout ;
wire \RAM0|ram~196_q ;
wire \RAM0|ram~148_q ;
wire \RAM0|ram~180_q ;
wire \RAM0|ram~164_q ;
wire \RAM0|ram~593_combout ;
wire \RAM0|ram~36_q ;
wire \RAM0|ram~20_q ;
wire \RAM0|ram~52_q ;
wire \RAM0|ram~68_q ;
wire \RAM0|ram~592_combout ;
wire \RAM0|ram~156_q ;
wire \RAM0|ram~204_q ;
wire \RAM0|ram~172_q ;
wire \RAM0|ram~188_q ;
wire \RAM0|ram~595_combout ;
wire \RAM0|ram~596_combout ;
wire \RAM0|ram~140_q ;
wire \RAM0|ram~268_q ;
wire \RAM0|ram~252_q ;
wire \RAM0|ram~124_q ;
wire \RAM0|ram~605_combout ;
wire \RAM0|ram~260_q ;
wire \RAM0|ram~132feeder_combout ;
wire \RAM0|ram~132_q ;
wire \RAM0|ram~244_q ;
wire \RAM0|ram~116_q ;
wire \RAM0|ram~603_combout ;
wire \RAM0|ram~220_q ;
wire \RAM0|ram~108feeder_combout ;
wire \RAM0|ram~108_q ;
wire \RAM0|ram~92_q ;
wire \RAM0|ram~236_q ;
wire \RAM0|ram~604_combout ;
wire \RAM0|ram~84feeder_combout ;
wire \RAM0|ram~84_q ;
wire \RAM0|ram~212_q ;
wire \RAM0|ram~228_q ;
wire \RAM0|ram~100feeder_combout ;
wire \RAM0|ram~100_q ;
wire \RAM0|ram~602_combout ;
wire \RAM0|ram~606_combout ;
wire \RAM0|ram~612_combout ;
wire \key0|saida[3]~14_combout ;
wire \CPU|MUX1|saida_MUX[3]~11_combout ;
wire \SW[2]~input_o ;
wire \key0|saida[2]~28_combout ;
wire \CPU|MUX1|saida_MUX[2]~3_combout ;
wire \RAM8|ram~307_q ;
wire \RAM8|ram~179feeder_combout ;
wire \RAM8|ram~179_q ;
wire \RAM8|ram~51feeder_combout ;
wire \RAM8|ram~51_q ;
wire \RAM8|ram~435_q ;
wire \RAM8|ram~579_combout ;
wire \RAM8|ram~123_q ;
wire \RAM8|ram~379_q ;
wire \RAM8|ram~251_q ;
wire \RAM8|ram~507_q ;
wire \RAM8|ram~582_combout ;
wire \RAM8|ram~443_q ;
wire \RAM8|ram~315feeder_combout ;
wire \RAM8|ram~315_q ;
wire \RAM8|ram~59feeder_combout ;
wire \RAM8|ram~59_q ;
wire \RAM8|ram~187_q ;
wire \RAM8|ram~580_combout ;
wire \RAM8|ram~115_q ;
wire \RAM8|ram~499_q ;
wire \RAM8|ram~371_q ;
wire \RAM8|ram~243_q ;
wire \RAM8|ram~581_combout ;
wire \RAM8|ram~583_combout ;
wire \RAM8|ram~67feeder_combout ;
wire \RAM8|ram~67_q ;
wire \RAM8|ram~323_q ;
wire \RAM8|ram~75_q ;
wire \RAM8|ram~331_q ;
wire \RAM8|ram~584_combout ;
wire \RAM8|ram~451_q ;
wire \RAM8|ram~195feeder_combout ;
wire \RAM8|ram~195_q ;
wire \RAM8|ram~203_q ;
wire \RAM8|ram~459feeder_combout ;
wire \RAM8|ram~459_q ;
wire \RAM8|ram~585_combout ;
wire \RAM8|ram~387_q ;
wire \RAM8|ram~131feeder_combout ;
wire \RAM8|ram~131_q ;
wire \RAM8|ram~395_q ;
wire \RAM8|ram~139_q ;
wire \RAM8|ram~586_combout ;
wire \RAM8|ram~523_q ;
wire \RAM8|ram~267_q ;
wire \RAM8|ram~259_q ;
wire \RAM8|ram~515feeder_combout ;
wire \RAM8|ram~515_q ;
wire \RAM8|ram~587_combout ;
wire \RAM8|ram~588_combout ;
wire \RAM8|ram~171_q ;
wire \RAM8|ram~163_q ;
wire \RAM8|ram~419feeder_combout ;
wire \RAM8|ram~419_q ;
wire \RAM8|ram~427_q ;
wire \RAM8|ram~575_combout ;
wire \RAM8|ram~99_q ;
wire \RAM8|ram~355_q ;
wire \RAM8|ram~107_q ;
wire \RAM8|ram~363_q ;
wire \RAM8|ram~576_combout ;
wire \RAM8|ram~227feeder_combout ;
wire \RAM8|ram~227_q ;
wire \RAM8|ram~235_q ;
wire \RAM8|ram~483_q ;
wire \RAM8|ram~491_q ;
wire \RAM8|ram~577_combout ;
wire \RAM8|ram~35feeder_combout ;
wire \RAM8|ram~35_q ;
wire \RAM8|ram~43_q ;
wire \RAM8|ram~299_q ;
wire \RAM8|ram~291_q ;
wire \RAM8|ram~574_combout ;
wire \RAM8|ram~578_combout ;
wire \RAM8|ram~27feeder_combout ;
wire \RAM8|ram~27_q ;
wire \RAM8|ram~283_q ;
wire \RAM8|ram~411_q ;
wire \RAM8|ram~155_q ;
wire \RAM8|ram~570_combout ;
wire \RAM8|ram~91_q ;
wire \RAM8|ram~475_q ;
wire \RAM8|ram~219_q ;
wire \RAM8|ram~347_q ;
wire \RAM8|ram~572_combout ;
wire \RAM8|ram~211_q ;
wire \RAM8|ram~467_q ;
wire \RAM8|ram~83_q ;
wire \RAM8|ram~339_q ;
wire \RAM8|ram~571_combout ;
wire \RAM8|ram~403feeder_combout ;
wire \RAM8|ram~403_q ;
wire \RAM8|ram~275feeder_combout ;
wire \RAM8|ram~275_q ;
wire \RAM8|ram~19_q ;
wire \RAM8|ram~147_q ;
wire \RAM8|ram~569_combout ;
wire \RAM8|ram~573_combout ;
wire \RAM8|dado_out[2]~21_combout ;
wire \RAM0|ram~459_q ;
wire \RAM0|ram~435feeder_combout ;
wire \RAM0|ram~435_q ;
wire \RAM0|ram~443_q ;
wire \RAM0|ram~451_q ;
wire \RAM0|ram~579_combout ;
wire \RAM0|ram~331_q ;
wire \RAM0|ram~323_q ;
wire \RAM0|ram~307_q ;
wire \RAM0|ram~315_q ;
wire \RAM0|ram~577_combout ;
wire \RAM0|ram~411_q ;
wire \RAM0|ram~403feeder_combout ;
wire \RAM0|ram~403_q ;
wire \RAM0|ram~427_q ;
wire \RAM0|ram~419_q ;
wire \RAM0|ram~578_combout ;
wire \RAM0|ram~275_q ;
wire \RAM0|ram~299feeder_combout ;
wire \RAM0|ram~299_q ;
wire \RAM0|ram~291feeder_combout ;
wire \RAM0|ram~291_q ;
wire \RAM0|ram~283feeder_combout ;
wire \RAM0|ram~283_q ;
wire \RAM0|ram~576_combout ;
wire \RAM0|ram~580_combout ;
wire \RAM0|ram~523_q ;
wire \RAM0|ram~507_q ;
wire \RAM0|ram~499_q ;
wire \RAM0|ram~515_q ;
wire \RAM0|ram~589_combout ;
wire \RAM0|ram~475_q ;
wire \RAM0|ram~491_q ;
wire \RAM0|ram~483_q ;
wire \RAM0|ram~467feeder_combout ;
wire \RAM0|ram~467_q ;
wire \RAM0|ram~588_combout ;
wire \RAM0|ram~371_q ;
wire \RAM0|ram~395_q ;
wire \RAM0|ram~379_q ;
wire \RAM0|ram~387_q ;
wire \RAM0|ram~587_combout ;
wire \RAM0|ram~355_q ;
wire \RAM0|ram~347feeder_combout ;
wire \RAM0|ram~347_q ;
wire \RAM0|ram~339feeder_combout ;
wire \RAM0|ram~339_q ;
wire \RAM0|ram~363_q ;
wire \RAM0|ram~586_combout ;
wire \RAM0|ram~590_combout ;
wire \RAM0|ram~51feeder_combout ;
wire \RAM0|ram~51_q ;
wire \RAM0|ram~19feeder_combout ;
wire \RAM0|ram~19_q ;
wire \RAM0|ram~67_q ;
wire \RAM0|ram~35_q ;
wire \RAM0|ram~571_combout ;
wire \RAM0|ram~75_q ;
wire \RAM0|ram~43_q ;
wire \RAM0|ram~59_q ;
wire \RAM0|ram~27_q ;
wire \RAM0|ram~573_combout ;
wire \RAM0|ram~147_q ;
wire \RAM0|ram~179feeder_combout ;
wire \RAM0|ram~179_q ;
wire \RAM0|ram~195_q ;
wire \RAM0|ram~163_q ;
wire \RAM0|ram~572_combout ;
wire \RAM0|ram~155_q ;
wire \RAM0|ram~187_q ;
wire \RAM0|ram~203_q ;
wire \RAM0|ram~171_q ;
wire \RAM0|ram~574_combout ;
wire \RAM0|ram~575_combout ;
wire \RAM0|ram~139_q ;
wire \RAM0|ram~267_q ;
wire \RAM0|ram~235_q ;
wire \RAM0|ram~107_q ;
wire \RAM0|ram~584_combout ;
wire \RAM0|ram~227_q ;
wire \RAM0|ram~131feeder_combout ;
wire \RAM0|ram~131_q ;
wire \RAM0|ram~259feeder_combout ;
wire \RAM0|ram~259_q ;
wire \RAM0|ram~99feeder_combout ;
wire \RAM0|ram~99_q ;
wire \RAM0|ram~582_combout ;
wire \RAM0|ram~115feeder_combout ;
wire \RAM0|ram~115_q ;
wire \RAM0|ram~211_q ;
wire \RAM0|ram~243feeder_combout ;
wire \RAM0|ram~243_q ;
wire \RAM0|ram~83feeder_combout ;
wire \RAM0|ram~83_q ;
wire \RAM0|ram~581_combout ;
wire \RAM0|ram~251_q ;
wire \RAM0|ram~123_q ;
wire \RAM0|ram~219_q ;
wire \RAM0|ram~91_q ;
wire \RAM0|ram~583_combout ;
wire \RAM0|ram~585_combout ;
wire \RAM0|ram~591_combout ;
wire \key0|saida[2]~12_combout ;
wire \RAM4|ram~523_q ;
wire \RAM4|ram~459_q ;
wire \RAM4|ram~203feeder_combout ;
wire \RAM4|ram~203_q ;
wire \RAM4|ram~267feeder_combout ;
wire \RAM4|ram~267_q ;
wire \RAM4|ram~589_combout ;
wire \RAM4|ram~235feeder_combout ;
wire \RAM4|ram~235_q ;
wire \RAM4|ram~491_q ;
wire \RAM4|ram~171_q ;
wire \RAM4|ram~427_q ;
wire \RAM4|ram~588_combout ;
wire \RAM4|ram~475_q ;
wire \RAM4|ram~219_q ;
wire \RAM4|ram~155feeder_combout ;
wire \RAM4|ram~155_q ;
wire \RAM4|ram~411feeder_combout ;
wire \RAM4|ram~411_q ;
wire \RAM4|ram~586_combout ;
wire \RAM4|ram~507_q ;
wire \RAM4|ram~443_q ;
wire \RAM4|ram~187feeder_combout ;
wire \RAM4|ram~187_q ;
wire \RAM4|ram~251_q ;
wire \RAM4|ram~587_combout ;
wire \RAM4|ram~590_combout ;
wire \RAM4|ram~307_q ;
wire \RAM4|ram~115feeder_combout ;
wire \RAM4|ram~115_q ;
wire \RAM4|ram~51feeder_combout ;
wire \RAM4|ram~51_q ;
wire \RAM4|ram~371_q ;
wire \RAM4|ram~572_combout ;
wire \RAM4|ram~355_q ;
wire \RAM4|ram~35_q ;
wire \RAM4|ram~291_q ;
wire \RAM4|ram~99_q ;
wire \RAM4|ram~573_combout ;
wire \RAM4|ram~275_q ;
wire \RAM4|ram~339feeder_combout ;
wire \RAM4|ram~339_q ;
wire \RAM4|ram~19feeder_combout ;
wire \RAM4|ram~19_q ;
wire \RAM4|ram~83_q ;
wire \RAM4|ram~571_combout ;
wire \RAM4|ram~387_q ;
wire \RAM4|ram~323feeder_combout ;
wire \RAM4|ram~323_q ;
wire \RAM4|ram~131_q ;
wire \RAM4|ram~67_q ;
wire \RAM4|ram~574_combout ;
wire \RAM4|ram~575_combout ;
wire \RAM4|ram~467_q ;
wire \RAM4|ram~211feeder_combout ;
wire \RAM4|ram~211_q ;
wire \RAM4|ram~403_q ;
wire \RAM4|ram~147feeder_combout ;
wire \RAM4|ram~147_q ;
wire \RAM4|ram~576_combout ;
wire \RAM4|ram~195_q ;
wire \RAM4|ram~451_q ;
wire \RAM4|ram~259_q ;
wire \RAM4|ram~515_q ;
wire \RAM4|ram~579_combout ;
wire \RAM4|ram~483_q ;
wire \RAM4|ram~419_q ;
wire \RAM4|ram~227_q ;
wire \RAM4|ram~163feeder_combout ;
wire \RAM4|ram~163_q ;
wire \RAM4|ram~578_combout ;
wire \RAM4|ram~179_q ;
wire \RAM4|ram~435_q ;
wire \RAM4|ram~243_q ;
wire \RAM4|ram~499_q ;
wire \RAM4|ram~577_combout ;
wire \RAM4|ram~580_combout ;
wire \RAM4|ram~75_q ;
wire \RAM4|ram~299feeder_combout ;
wire \RAM4|ram~299_q ;
wire \RAM4|ram~43feeder_combout ;
wire \RAM4|ram~43_q ;
wire \RAM4|ram~331_q ;
wire \RAM4|ram~582_combout ;
wire \RAM4|ram~363_q ;
wire \RAM4|ram~139feeder_combout ;
wire \RAM4|ram~139_q ;
wire \RAM4|ram~107feeder_combout ;
wire \RAM4|ram~107_q ;
wire \RAM4|ram~395_q ;
wire \RAM4|ram~584_combout ;
wire \RAM4|ram~91feeder_combout ;
wire \RAM4|ram~91_q ;
wire \RAM4|ram~379_q ;
wire \RAM4|ram~347_q ;
wire \RAM4|ram~123feeder_combout ;
wire \RAM4|ram~123_q ;
wire \RAM4|ram~583_combout ;
wire \RAM4|ram~27feeder_combout ;
wire \RAM4|ram~27_q ;
wire \RAM4|ram~315_q ;
wire \RAM4|ram~283_q ;
wire \RAM4|ram~59_q ;
wire \RAM4|ram~581_combout ;
wire \RAM4|ram~585_combout ;
wire \RAM4|ram~591_combout ;
wire \RAM4|dado_out[2]~3_combout ;
wire \CPU|MUX1|saida_MUX[2]~7_combout ;
wire \SW[1]~input_o ;
wire \key0|saida[1]~26_combout ;
wire \RAM8|ram~202_q ;
wire \RAM8|ram~458_q ;
wire \RAM8|ram~330_q ;
wire \RAM8|ram~74_q ;
wire \RAM8|ram~565_combout ;
wire \RAM8|ram~522_q ;
wire \RAM8|ram~394_q ;
wire \RAM8|ram~266_q ;
wire \RAM8|ram~138_q ;
wire \RAM8|ram~567_combout ;
wire \RAM8|ram~514_q ;
wire \RAM8|ram~386_q ;
wire \RAM8|ram~130_q ;
wire \RAM8|ram~258_q ;
wire \RAM8|ram~566_combout ;
wire \RAM8|ram~194feeder_combout ;
wire \RAM8|ram~194_q ;
wire \RAM8|ram~66_q ;
wire \RAM8|ram~450_q ;
wire \RAM8|ram~322_q ;
wire \RAM8|ram~564_combout ;
wire \RAM8|ram~568_combout ;
wire \RAM8|ram~314feeder_combout ;
wire \RAM8|ram~314_q ;
wire \RAM8|ram~50_q ;
wire \RAM8|ram~58_q ;
wire \RAM8|ram~306_q ;
wire \RAM8|ram~559_combout ;
wire \RAM8|ram~498_q ;
wire \RAM8|ram~506_q ;
wire \RAM8|ram~250_q ;
wire \RAM8|ram~242feeder_combout ;
wire \RAM8|ram~242_q ;
wire \RAM8|ram~562_combout ;
wire \RAM8|ram~186feeder_combout ;
wire \RAM8|ram~186_q ;
wire \RAM8|ram~442_q ;
wire \RAM8|ram~434_q ;
wire \RAM8|ram~178feeder_combout ;
wire \RAM8|ram~178_q ;
wire \RAM8|ram~560_combout ;
wire \RAM8|ram~370feeder_combout ;
wire \RAM8|ram~370_q ;
wire \RAM8|ram~122feeder_combout ;
wire \RAM8|ram~122_q ;
wire \RAM8|ram~114feeder_combout ;
wire \RAM8|ram~114_q ;
wire \RAM8|ram~378feeder_combout ;
wire \RAM8|ram~378_q ;
wire \RAM8|ram~561_combout ;
wire \RAM8|ram~563_combout ;
wire \RAM8|ram~170_q ;
wire \RAM8|ram~418_q ;
wire \RAM8|ram~426_q ;
wire \RAM8|ram~162_q ;
wire \RAM8|ram~555_combout ;
wire \RAM8|ram~226_q ;
wire \RAM8|ram~482_q ;
wire \RAM8|ram~490_q ;
wire \RAM8|ram~234_q ;
wire \RAM8|ram~557_combout ;
wire \RAM8|ram~362_q ;
wire \RAM8|ram~106_q ;
wire \RAM8|ram~98_q ;
wire \RAM8|ram~354_q ;
wire \RAM8|ram~556_combout ;
wire \RAM8|ram~290_q ;
wire \RAM8|ram~298_q ;
wire \RAM8|ram~34feeder_combout ;
wire \RAM8|ram~34_q ;
wire \RAM8|ram~42_q ;
wire \RAM8|ram~554_combout ;
wire \RAM8|ram~558_combout ;
wire \RAM8|ram~26_q ;
wire \RAM8|ram~274_q ;
wire \RAM8|ram~18feeder_combout ;
wire \RAM8|ram~18_q ;
wire \RAM8|ram~282_q ;
wire \RAM8|ram~549_combout ;
wire \RAM8|ram~154_q ;
wire \RAM8|ram~402feeder_combout ;
wire \RAM8|ram~402_q ;
wire \RAM8|ram~146feeder_combout ;
wire \RAM8|ram~146_q ;
wire \RAM8|ram~410_q ;
wire \RAM8|ram~550_combout ;
wire \RAM8|ram~210_q ;
wire \RAM8|ram~218_q ;
wire \RAM8|ram~474_q ;
wire \RAM8|ram~466_q ;
wire \RAM8|ram~552_combout ;
wire \RAM8|ram~338_q ;
wire \RAM8|ram~82_q ;
wire \RAM8|ram~90_q ;
wire \RAM8|ram~346_q ;
wire \RAM8|ram~551_combout ;
wire \RAM8|ram~553_combout ;
wire \RAM8|dado_out[1]~25_combout ;
wire \RAM0|ram~466feeder_combout ;
wire \RAM0|ram~466_q ;
wire \RAM0|ram~514_q ;
wire \RAM0|ram~482_q ;
wire \RAM0|ram~498_q ;
wire \RAM0|ram~566_combout ;
wire \RAM0|ram~378_q ;
wire \RAM0|ram~362_q ;
wire \RAM0|ram~394_q ;
wire \RAM0|ram~346_q ;
wire \RAM0|ram~567_combout ;
wire \RAM0|ram~474_q ;
wire \RAM0|ram~506_q ;
wire \RAM0|ram~522feeder_combout ;
wire \RAM0|ram~522_q ;
wire \RAM0|ram~490_q ;
wire \RAM0|ram~568_combout ;
wire \RAM0|ram~354_q ;
wire \RAM0|ram~338_q ;
wire \RAM0|ram~386_q ;
wire \RAM0|ram~370_q ;
wire \RAM0|ram~565_combout ;
wire \RAM0|ram~569_combout ;
wire \RAM0|ram~450feeder_combout ;
wire \RAM0|ram~450_q ;
wire \RAM0|ram~290feeder_combout ;
wire \RAM0|ram~290_q ;
wire \RAM0|ram~322_q ;
wire \RAM0|ram~418_q ;
wire \RAM0|ram~556_combout ;
wire \RAM0|ram~314_q ;
wire \RAM0|ram~442_q ;
wire \RAM0|ram~410_q ;
wire \RAM0|ram~282_q ;
wire \RAM0|ram~557_combout ;
wire \RAM0|ram~330feeder_combout ;
wire \RAM0|ram~330_q ;
wire \RAM0|ram~458feeder_combout ;
wire \RAM0|ram~458_q ;
wire \RAM0|ram~426feeder_combout ;
wire \RAM0|ram~426_q ;
wire \RAM0|ram~298_q ;
wire \RAM0|ram~558_combout ;
wire \RAM0|ram~434feeder_combout ;
wire \RAM0|ram~434_q ;
wire \RAM0|ram~402feeder_combout ;
wire \RAM0|ram~402_q ;
wire \RAM0|ram~274_q ;
wire \RAM0|ram~306feeder_combout ;
wire \RAM0|ram~306_q ;
wire \RAM0|ram~555_combout ;
wire \RAM0|ram~559_combout ;
wire \RAM0|ram~90_q ;
wire \RAM0|ram~114feeder_combout ;
wire \RAM0|ram~114_q ;
wire \RAM0|ram~122_q ;
wire \RAM0|ram~82feeder_combout ;
wire \RAM0|ram~82_q ;
wire \RAM0|ram~560_combout ;
wire \RAM0|ram~106_q ;
wire \RAM0|ram~138_q ;
wire \RAM0|ram~98feeder_combout ;
wire \RAM0|ram~98_q ;
wire \RAM0|ram~130_q ;
wire \RAM0|ram~561_combout ;
wire \RAM0|ram~266_q ;
wire \RAM0|ram~258_q ;
wire \RAM0|ram~226_q ;
wire \RAM0|ram~234_q ;
wire \RAM0|ram~563_combout ;
wire \RAM0|ram~250_q ;
wire \RAM0|ram~242_q ;
wire \RAM0|ram~210feeder_combout ;
wire \RAM0|ram~210_q ;
wire \RAM0|ram~218_q ;
wire \RAM0|ram~562_combout ;
wire \RAM0|ram~564_combout ;
wire \RAM0|ram~178feeder_combout ;
wire \RAM0|ram~178_q ;
wire \RAM0|ram~146feeder_combout ;
wire \RAM0|ram~146_q ;
wire \RAM0|ram~194_q ;
wire \RAM0|ram~162_q ;
wire \RAM0|ram~551_combout ;
wire \RAM0|ram~154_q ;
wire \RAM0|ram~202_q ;
wire \RAM0|ram~186feeder_combout ;
wire \RAM0|ram~186_q ;
wire \RAM0|ram~170_q ;
wire \RAM0|ram~553_combout ;
wire \RAM0|ram~18feeder_combout ;
wire \RAM0|ram~18_q ;
wire \RAM0|ram~50feeder_combout ;
wire \RAM0|ram~50_q ;
wire \RAM0|ram~66_q ;
wire \RAM0|ram~34feeder_combout ;
wire \RAM0|ram~34_q ;
wire \RAM0|ram~550_combout ;
wire \RAM0|ram~58feeder_combout ;
wire \RAM0|ram~58_q ;
wire \RAM0|ram~26_q ;
wire \RAM0|ram~42_q ;
wire \RAM0|ram~74_q ;
wire \RAM0|ram~552_combout ;
wire \RAM0|ram~554_combout ;
wire \RAM0|ram~570_combout ;
wire \key0|saida[1]~10_combout ;
wire \CPU|MUX1|saida_MUX[1]~2_combout ;
wire \RAM4|ram~274_q ;
wire \RAM4|ram~338_q ;
wire \RAM4|ram~370_q ;
wire \RAM4|ram~306_q ;
wire \RAM4|ram~555_combout ;
wire \RAM4|ram~386_q ;
wire \RAM4|ram~354_q ;
wire \RAM4|ram~322_q ;
wire \RAM4|ram~290feeder_combout ;
wire \RAM4|ram~290_q ;
wire \RAM4|ram~556_combout ;
wire \RAM4|ram~402_q ;
wire \RAM4|ram~466_q ;
wire \RAM4|ram~434_q ;
wire \RAM4|ram~498_q ;
wire \RAM4|ram~557_combout ;
wire \RAM4|ram~482_q ;
wire \RAM4|ram~450feeder_combout ;
wire \RAM4|ram~450_q ;
wire \RAM4|ram~514feeder_combout ;
wire \RAM4|ram~514_q ;
wire \RAM4|ram~418_q ;
wire \RAM4|ram~558_combout ;
wire \RAM4|ram~559_combout ;
wire \RAM4|ram~394_q ;
wire \RAM4|ram~330_q ;
wire \RAM4|ram~314_q ;
wire \RAM4|ram~378feeder_combout ;
wire \RAM4|ram~378_q ;
wire \RAM4|ram~566_combout ;
wire \RAM4|ram~458_q ;
wire \RAM4|ram~506_q ;
wire \RAM4|ram~442_q ;
wire \RAM4|ram~522_q ;
wire \RAM4|ram~568_combout ;
wire \RAM4|ram~346_q ;
wire \RAM4|ram~298_q ;
wire \RAM4|ram~282feeder_combout ;
wire \RAM4|ram~282_q ;
wire \RAM4|ram~362_q ;
wire \RAM4|ram~565_combout ;
wire \RAM4|ram~410_q ;
wire \RAM4|ram~490_q ;
wire \RAM4|ram~426_q ;
wire \RAM4|ram~474_q ;
wire \RAM4|ram~567_combout ;
wire \RAM4|ram~569_combout ;
wire \RAM4|ram~74_q ;
wire \RAM4|ram~266_q ;
wire \RAM4|ram~138feeder_combout ;
wire \RAM4|ram~138_q ;
wire \RAM4|ram~202_q ;
wire \RAM4|ram~563_combout ;
wire \RAM4|ram~154_q ;
wire \RAM4|ram~90_q ;
wire \RAM4|ram~218_q ;
wire \RAM4|ram~26_q ;
wire \RAM4|ram~560_combout ;
wire \RAM4|ram~122feeder_combout ;
wire \RAM4|ram~122_q ;
wire \RAM4|ram~186feeder_combout ;
wire \RAM4|ram~186_q ;
wire \RAM4|ram~250_q ;
wire \RAM4|ram~58feeder_combout ;
wire \RAM4|ram~58_q ;
wire \RAM4|ram~561_combout ;
wire \RAM4|ram~42feeder_combout ;
wire \RAM4|ram~42_q ;
wire \RAM4|ram~234_q ;
wire \RAM4|ram~106_q ;
wire \RAM4|ram~170_q ;
wire \RAM4|ram~562_combout ;
wire \RAM4|ram~564_combout ;
wire \RAM4|ram~50_q ;
wire \RAM4|ram~82_q ;
wire \RAM4|ram~114feeder_combout ;
wire \RAM4|ram~114_q ;
wire \RAM4|ram~18_q ;
wire \RAM4|ram~550_combout ;
wire \RAM4|ram~130feeder_combout ;
wire \RAM4|ram~130_q ;
wire \RAM4|ram~66_q ;
wire \RAM4|ram~34_q ;
wire \RAM4|ram~98feeder_combout ;
wire \RAM4|ram~98_q ;
wire \RAM4|ram~551_combout ;
wire \RAM4|ram~162_q ;
wire \RAM4|ram~226feeder_combout ;
wire \RAM4|ram~226_q ;
wire \RAM4|ram~258_q ;
wire \RAM4|ram~194_q ;
wire \RAM4|ram~553_combout ;
wire \RAM4|ram~178_q ;
wire \RAM4|ram~146_q ;
wire \RAM4|ram~210feeder_combout ;
wire \RAM4|ram~210_q ;
wire \RAM4|ram~242_q ;
wire \RAM4|ram~552_combout ;
wire \RAM4|ram~554_combout ;
wire \RAM4|ram~570_combout ;
wire \RAM4|dado_out[1]~2_combout ;
wire \CPU|MUX1|saida_MUX[1]~10_combout ;
wire \RAM8|ram~249_q ;
wire \RAM8|ram~265_q ;
wire \RAM8|ram~201_q ;
wire \RAM8|ram~185_q ;
wire \RAM8|ram~542_combout ;
wire \RAM8|ram~73_q ;
wire \RAM8|ram~121feeder_combout ;
wire \RAM8|ram~121_q ;
wire \RAM8|ram~57_q ;
wire \RAM8|ram~137_q ;
wire \RAM8|ram~541_combout ;
wire \RAM8|ram~129_q ;
wire \RAM8|ram~113_q ;
wire \RAM8|ram~65_q ;
wire \RAM8|ram~49_q ;
wire \RAM8|ram~539_combout ;
wire \RAM8|ram~177feeder_combout ;
wire \RAM8|ram~177_q ;
wire \RAM8|ram~257_q ;
wire \RAM8|ram~241_q ;
wire \RAM8|ram~193_q ;
wire \RAM8|ram~540_combout ;
wire \RAM8|ram~543_combout ;
wire \RAM8|ram~369_q ;
wire \RAM8|ram~433_q ;
wire \RAM8|ram~305_q ;
wire \RAM8|ram~497_q ;
wire \RAM8|ram~544_combout ;
wire \RAM8|ram~377feeder_combout ;
wire \RAM8|ram~377_q ;
wire \RAM8|ram~505_q ;
wire \RAM8|ram~441_q ;
wire \RAM8|ram~313_q ;
wire \RAM8|ram~546_combout ;
wire \RAM8|ram~521_q ;
wire \RAM8|ram~457_q ;
wire \RAM8|ram~393_q ;
wire \RAM8|ram~329_q ;
wire \RAM8|ram~547_combout ;
wire \RAM8|ram~385_q ;
wire \RAM8|ram~449_q ;
wire \RAM8|ram~321_q ;
wire \RAM8|ram~513_q ;
wire \RAM8|ram~545_combout ;
wire \RAM8|ram~548_combout ;
wire \RAM8|ram~409_q ;
wire \RAM8|ram~401_q ;
wire \RAM8|ram~417_q ;
wire \RAM8|ram~425_q ;
wire \RAM8|ram~535_combout ;
wire \RAM8|ram~281_q ;
wire \RAM8|ram~297_q ;
wire \RAM8|ram~273_q ;
wire \RAM8|ram~289_q ;
wire \RAM8|ram~534_combout ;
wire \RAM8|ram~361_q ;
wire \RAM8|ram~353_q ;
wire \RAM8|ram~345_q ;
wire \RAM8|ram~337_q ;
wire \RAM8|ram~536_combout ;
wire \RAM8|ram~465_q ;
wire \RAM8|ram~489_q ;
wire \RAM8|ram~481_q ;
wire \RAM8|ram~473_q ;
wire \RAM8|ram~537_combout ;
wire \RAM8|ram~538_combout ;
wire \RAM8|ram~41_q ;
wire \RAM8|ram~33_q ;
wire \RAM8|ram~25_q ;
wire \RAM8|ram~17feeder_combout ;
wire \RAM8|ram~17_q ;
wire \RAM8|ram~529_combout ;
wire \RAM8|ram~145_q ;
wire \RAM8|ram~169_q ;
wire \RAM8|ram~161_q ;
wire \RAM8|ram~153_q ;
wire \RAM8|ram~530_combout ;
wire \RAM8|ram~225_q ;
wire \RAM8|ram~217_q ;
wire \RAM8|ram~233_q ;
wire \RAM8|ram~209_q ;
wire \RAM8|ram~532_combout ;
wire \RAM8|ram~81_q ;
wire \RAM8|ram~97_q ;
wire \RAM8|ram~105_q ;
wire \RAM8|ram~89_q ;
wire \RAM8|ram~531_combout ;
wire \RAM8|ram~533_combout ;
wire \RAM8|dado_out[0]~29_combout ;
wire \KEY[3]~input_o ;
wire \comb~7_combout ;
wire \buff3_K3|saida~0_combout ;
wire \KEY[2]~input_o ;
wire \buff3_K2|saida~0_combout ;
wire \SW[8]~input_o ;
wire \SW[0]~input_o ;
wire \RAM0|dado_out[0]~6_combout ;
wire \comb~2_combout ;
wire \SW[9]~input_o ;
wire \buff3_9|saida~0_combout ;
wire \comb~3_combout ;
wire \divisor|Add0~41_sumout ;
wire \divisor|Add0~42 ;
wire \divisor|Add0~33_sumout ;
wire \divisor|Add0~34 ;
wire \divisor|Add0~1_sumout ;
wire \divisor|contador[8]~DUPLICATE_q ;
wire \divisor|Add0~2 ;
wire \divisor|Add0~97_sumout ;
wire \divisor|Add0~98 ;
wire \divisor|Add0~93_sumout ;
wire \divisor|Add0~94 ;
wire \divisor|Add0~89_sumout ;
wire \divisor|Add0~90 ;
wire \divisor|Add0~85_sumout ;
wire \divisor|Add0~86 ;
wire \divisor|Add0~81_sumout ;
wire \divisor|contador[7]~DUPLICATE_q ;
wire \divisor|Add0~82 ;
wire \divisor|Add0~5_sumout ;
wire \divisor|Equal0~3_combout ;
wire \divisor|contador[0]~DUPLICATE_q ;
wire \divisor|Add0~6 ;
wire \divisor|Add0~29_sumout ;
wire \divisor|Add0~30 ;
wire \divisor|Add0~25_sumout ;
wire \divisor|Add0~26 ;
wire \divisor|Add0~21_sumout ;
wire \divisor|Add0~22 ;
wire \divisor|Add0~17_sumout ;
wire \divisor|Add0~18 ;
wire \divisor|Add0~13_sumout ;
wire \divisor|Add0~14 ;
wire \divisor|Add0~9_sumout ;
wire \divisor|Add0~10 ;
wire \divisor|Add0~53_sumout ;
wire \divisor|Add0~54 ;
wire \divisor|Add0~37_sumout ;
wire \divisor|Add0~38 ;
wire \divisor|Add0~49_sumout ;
wire \divisor|contador[17]~DUPLICATE_q ;
wire \divisor|Add0~50 ;
wire \divisor|Add0~45_sumout ;
wire \divisor|contador[16]~DUPLICATE_q ;
wire \divisor|Equal0~1_combout ;
wire \divisor|Add0~46 ;
wire \divisor|Add0~57_sumout ;
wire \divisor|Add0~58 ;
wire \divisor|Add0~77_sumout ;
wire \divisor|Add0~78 ;
wire \divisor|Add0~73_sumout ;
wire \divisor|Add0~74 ;
wire \divisor|Add0~69_sumout ;
wire \divisor|Add0~70 ;
wire \divisor|Add0~65_sumout ;
wire \divisor|Add0~66 ;
wire \divisor|Add0~61_sumout ;
wire \divisor|Equal0~2_combout ;
wire \divisor|contador[10]~DUPLICATE_q ;
wire \divisor|contador[13]~DUPLICATE_q ;
wire \divisor|Equal0~0_combout ;
wire \divisor|Equal0~4_combout ;
wire \divisor|tick~0_combout ;
wire \divisor|tick~q ;
wire \divisorrapidao|Add0~9_sumout ;
wire \divisorrapidao|Add0~10 ;
wire \divisorrapidao|Add0~13_sumout ;
wire \divisorrapidao|Add0~14 ;
wire \divisorrapidao|Add0~17_sumout ;
wire \divisorrapidao|Add0~18 ;
wire \divisorrapidao|Add0~21_sumout ;
wire \divisorrapidao|contador[3]~DUPLICATE_q ;
wire \divisorrapidao|Add0~22 ;
wire \divisorrapidao|Add0~45_sumout ;
wire \divisorrapidao|Add0~46 ;
wire \divisorrapidao|Add0~53_sumout ;
wire \divisorrapidao|Add0~54 ;
wire \divisorrapidao|Add0~41_sumout ;
wire \divisorrapidao|Add0~42 ;
wire \divisorrapidao|Add0~37_sumout ;
wire \divisorrapidao|Add0~38 ;
wire \divisorrapidao|Add0~33_sumout ;
wire \divisorrapidao|contador[8]~DUPLICATE_q ;
wire \divisorrapidao|Add0~34 ;
wire \divisorrapidao|Add0~29_sumout ;
wire \divisorrapidao|contador[9]~DUPLICATE_q ;
wire \divisorrapidao|Add0~30 ;
wire \divisorrapidao|Add0~25_sumout ;
wire \divisorrapidao|Add0~26 ;
wire \divisorrapidao|Add0~77_sumout ;
wire \divisorrapidao|Add0~78 ;
wire \divisorrapidao|Add0~81_sumout ;
wire \divisorrapidao|Add0~82 ;
wire \divisorrapidao|Add0~85_sumout ;
wire \divisorrapidao|Add0~86 ;
wire \divisorrapidao|Add0~5_sumout ;
wire \divisorrapidao|Add0~6 ;
wire \divisorrapidao|Add0~73_sumout ;
wire \divisorrapidao|Add0~74 ;
wire \divisorrapidao|Add0~69_sumout ;
wire \divisorrapidao|Add0~70 ;
wire \divisorrapidao|Add0~1_sumout ;
wire \divisorrapidao|Add0~2 ;
wire \divisorrapidao|Add0~65_sumout ;
wire \divisorrapidao|contador[19]~DUPLICATE_q ;
wire \divisorrapidao|Add0~66 ;
wire \divisorrapidao|Add0~61_sumout ;
wire \divisorrapidao|Add0~62 ;
wire \divisorrapidao|Add0~57_sumout ;
wire \divisorrapidao|Add0~58 ;
wire \divisorrapidao|Add0~49_sumout ;
wire \divisorrapidao|Equal0~2_combout ;
wire \divisorrapidao|contador[0]~DUPLICATE_q ;
wire \divisorrapidao|Equal0~0_combout ;
wire \divisorrapidao|Equal0~3_combout ;
wire \divisorrapidao|Equal0~1_combout ;
wire \divisorrapidao|Equal0~4_combout ;
wire \divisorrapidao|tick~0_combout ;
wire \divisorrapidao|tick~q ;
wire \hab_rel~combout ;
wire \fdebounce0|DOUT~feeder_combout ;
wire \limpa0~combout ;
wire \fdebounce0|DOUT~q ;
wire \key0|saida[0]~38_combout ;
wire \RAM0|dado_out[0]~12_combout ;
wire \RAM0|dado_out[0]~9_combout ;
wire \RAM0|dado_out[0]~4_combout ;
wire \CPU|MUX1|saida_MUX[0]~1_combout ;
wire \RAM0|ram~425feeder_combout ;
wire \RAM0|ram~425_q ;
wire \RAM0|ram~473_q ;
wire \RAM0|ram~409_q ;
wire \RAM0|ram~489_q ;
wire \RAM0|ram~546_combout ;
wire \RAM0|ram~313feeder_combout ;
wire \RAM0|ram~313_q ;
wire \RAM0|ram~377feeder_combout ;
wire \RAM0|ram~377_q ;
wire \RAM0|ram~329feeder_combout ;
wire \RAM0|ram~329_q ;
wire \RAM0|ram~393_q ;
wire \RAM0|ram~545_combout ;
wire \RAM0|ram~505_q ;
wire \RAM0|ram~441_q ;
wire \RAM0|ram~457feeder_combout ;
wire \RAM0|ram~457_q ;
wire \RAM0|ram~521feeder_combout ;
wire \RAM0|ram~521_q ;
wire \RAM0|ram~547_combout ;
wire \RAM0|ram~345_q ;
wire \RAM0|ram~297feeder_combout ;
wire \RAM0|ram~297_q ;
wire \RAM0|ram~361_q ;
wire \RAM0|ram~281feeder_combout ;
wire \RAM0|ram~281_q ;
wire \RAM0|ram~544_combout ;
wire \RAM0|ram~548_combout ;
wire \RAM0|ram~185feeder_combout ;
wire \RAM0|ram~185_q ;
wire \RAM0|ram~169_q ;
wire \RAM0|ram~201feeder_combout ;
wire \RAM0|ram~201_q ;
wire \RAM0|ram~153feeder_combout ;
wire \RAM0|ram~153_q ;
wire \RAM0|ram~535_combout ;
wire \RAM0|ram~105feeder_combout ;
wire \RAM0|ram~105_q ;
wire \RAM0|ram~89_q ;
wire \RAM0|ram~121_q ;
wire \RAM0|ram~137_q ;
wire \RAM0|ram~536_combout ;
wire \RAM0|ram~265_q ;
wire \RAM0|ram~217feeder_combout ;
wire \RAM0|ram~217_q ;
wire \RAM0|ram~233_q ;
wire \RAM0|ram~249feeder_combout ;
wire \RAM0|ram~249_q ;
wire \RAM0|ram~537_combout ;
wire \RAM0|ram~57_q ;
wire \RAM0|ram~73_q ;
wire \RAM0|ram~25_q ;
wire \RAM0|ram~41_q ;
wire \RAM0|ram~534_combout ;
wire \RAM0|ram~538_combout ;
wire \RAM0|ram~385_q ;
wire \RAM0|ram~353_q ;
wire \RAM0|ram~481_q ;
wire \RAM0|ram~513_q ;
wire \RAM0|ram~542_combout ;
wire \RAM0|ram~497feeder_combout ;
wire \RAM0|ram~497_q ;
wire \RAM0|ram~465feeder_combout ;
wire \RAM0|ram~465_q ;
wire \RAM0|ram~337_q ;
wire \RAM0|ram~369_q ;
wire \RAM0|ram~541_combout ;
wire \RAM0|ram~289_q ;
wire \RAM0|ram~417feeder_combout ;
wire \RAM0|ram~417_q ;
wire \RAM0|ram~321_q ;
wire \RAM0|ram~449_q ;
wire \RAM0|ram~540_combout ;
wire \RAM0|ram~401_q ;
wire \RAM0|ram~433_q ;
wire \RAM0|ram~305_q ;
wire \RAM0|ram~273_q ;
wire \RAM0|ram~539_combout ;
wire \RAM0|ram~543_combout ;
wire \RAM0|ram~33_q ;
wire \RAM0|ram~145_q ;
wire \RAM0|ram~17_q ;
wire \RAM0|ram~161_q ;
wire \RAM0|ram~529_combout ;
wire \RAM0|ram~97feeder_combout ;
wire \RAM0|ram~97_q ;
wire \RAM0|ram~81feeder_combout ;
wire \RAM0|ram~81_q ;
wire \RAM0|ram~209_q ;
wire \RAM0|ram~225_q ;
wire \RAM0|ram~531_combout ;
wire \RAM0|ram~49feeder_combout ;
wire \RAM0|ram~49_q ;
wire \RAM0|ram~193feeder_combout ;
wire \RAM0|ram~193_q ;
wire \RAM0|ram~65_q ;
wire \RAM0|ram~177feeder_combout ;
wire \RAM0|ram~177_q ;
wire \RAM0|ram~530_combout ;
wire \RAM0|ram~129feeder_combout ;
wire \RAM0|ram~129_q ;
wire \RAM0|ram~257feeder_combout ;
wire \RAM0|ram~257_q ;
wire \RAM0|ram~241feeder_combout ;
wire \RAM0|ram~241_q ;
wire \RAM0|ram~113feeder_combout ;
wire \RAM0|ram~113_q ;
wire \RAM0|ram~532_combout ;
wire \RAM0|ram~533_combout ;
wire \RAM0|ram~549_combout ;
wire \RAM0|dado_out[0]~2_combout ;
wire \RAM4|ram~505_q ;
wire \RAM4|ram~441_q ;
wire \RAM4|ram~497_q ;
wire \RAM4|ram~433_q ;
wire \RAM4|ram~537_combout ;
wire \RAM4|ram~401_q ;
wire \RAM4|ram~465_q ;
wire \RAM4|ram~473_q ;
wire \RAM4|ram~409_q ;
wire \RAM4|ram~536_combout ;
wire \RAM4|ram~313_q ;
wire \RAM4|ram~377_q ;
wire \RAM4|ram~305_q ;
wire \RAM4|ram~369_q ;
wire \RAM4|ram~535_combout ;
wire \RAM4|ram~337_q ;
wire \RAM4|ram~281_q ;
wire \RAM4|ram~345_q ;
wire \RAM4|ram~273_q ;
wire \RAM4|ram~534_combout ;
wire \RAM4|ram~538_combout ;
wire \RAM4|ram~361feeder_combout ;
wire \RAM4|ram~361_q ;
wire \RAM4|ram~481_q ;
wire \RAM4|ram~489feeder_combout ;
wire \RAM4|ram~489_q ;
wire \RAM4|ram~353feeder_combout ;
wire \RAM4|ram~353_q ;
wire \RAM4|ram~546_combout ;
wire \RAM4|ram~417_q ;
wire \RAM4|ram~425_q ;
wire \RAM4|ram~289_q ;
wire \RAM4|ram~297_q ;
wire \RAM4|ram~544_combout ;
wire \RAM4|ram~449feeder_combout ;
wire \RAM4|ram~449_q ;
wire \RAM4|ram~457_q ;
wire \RAM4|ram~321_q ;
wire \RAM4|ram~329_q ;
wire \RAM4|ram~545_combout ;
wire \RAM4|ram~385_q ;
wire \RAM4|ram~393_q ;
wire \RAM4|ram~521_q ;
wire \RAM4|ram~513feeder_combout ;
wire \RAM4|ram~513_q ;
wire \RAM4|ram~547_combout ;
wire \RAM4|ram~548_combout ;
wire \RAM4|ram~81feeder_combout ;
wire \RAM4|ram~81_q ;
wire \RAM4|ram~217_q ;
wire \RAM4|ram~209_q ;
wire \RAM4|ram~89_q ;
wire \RAM4|ram~531_combout ;
wire \RAM4|ram~49_q ;
wire \RAM4|ram~177_q ;
wire \RAM4|ram~185_q ;
wire \RAM4|ram~57_q ;
wire \RAM4|ram~530_combout ;
wire \RAM4|ram~241_q ;
wire \RAM4|ram~113_q ;
wire \RAM4|ram~249_q ;
wire \RAM4|ram~121_q ;
wire \RAM4|ram~532_combout ;
wire \RAM4|ram~153_q ;
wire \RAM4|ram~145_q ;
wire \RAM4|ram~25_q ;
wire \RAM4|ram~17feeder_combout ;
wire \RAM4|ram~17_q ;
wire \RAM4|ram~529_combout ;
wire \RAM4|ram~533_combout ;
wire \RAM4|ram~105_q ;
wire \RAM4|ram~129feeder_combout ;
wire \RAM4|ram~129_q ;
wire \RAM4|ram~137_q ;
wire \RAM4|ram~97feeder_combout ;
wire \RAM4|ram~97_q ;
wire \RAM4|ram~541_combout ;
wire \RAM4|ram~33_q ;
wire \RAM4|ram~41feeder_combout ;
wire \RAM4|ram~41_q ;
wire \RAM4|ram~73_q ;
wire \RAM4|ram~65feeder_combout ;
wire \RAM4|ram~65_q ;
wire \RAM4|ram~539_combout ;
wire \RAM4|ram~201_q ;
wire \RAM4|ram~169_q ;
wire \RAM4|ram~193_q ;
wire \RAM4|ram~161feeder_combout ;
wire \RAM4|ram~161_q ;
wire \RAM4|ram~540_combout ;
wire \RAM4|ram~233feeder_combout ;
wire \RAM4|ram~233_q ;
wire \RAM4|ram~225feeder_combout ;
wire \RAM4|ram~225_q ;
wire \RAM4|ram~265feeder_combout ;
wire \RAM4|ram~265_q ;
wire \RAM4|ram~257_q ;
wire \RAM4|ram~542_combout ;
wire \RAM4|ram~543_combout ;
wire \RAM4|ram~549_combout ;
wire \RAM4|dado_out[0]~1_combout ;
wire \CPU|MUX1|saida_MUX[0]~9_combout ;
wire \CPU|ULA1|Add0~34_cout ;
wire \CPU|ULA1|Add0~9_sumout ;
wire \CPU|REGS|registrador~68feeder_combout ;
wire \hab_key0~1_combout ;
wire \RAM0|dado_out[0]~7_combout ;
wire \RAM0|dado_out[0]~11_combout ;
wire \CPU|ULA1|saida[0]~1_combout ;
wire \CPU|REGS|registrador~68_q ;
wire \CPU|REGS|registrador~52feeder_combout ;
wire \CPU|REGS|registrador~52_q ;
wire \CPU|REGS|registrador~60feeder_combout ;
wire \CPU|REGS|registrador~60_q ;
wire \CPU|REGS|registrador~20feeder_combout ;
wire \CPU|REGS|registrador~20_q ;
wire \CPU|REGS|registrador~36feeder_combout ;
wire \CPU|REGS|registrador~36_q ;
wire \CPU|REGS|registrador~28_q ;
wire \CPU|REGS|registrador~12feeder_combout ;
wire \CPU|REGS|registrador~12_q ;
wire \CPU|REGS|registrador~108_combout ;
wire \CPU|REGS|registrador~44feeder_combout ;
wire \CPU|REGS|registrador~44_q ;
wire \CPU|REGS|registrador~76_combout ;
wire \CPU|ULA1|Add0~10 ;
wire \CPU|ULA1|Add0~13_sumout ;
wire \CPU|REGS|registrador~69feeder_combout ;
wire \key0|saida[1]~27_combout ;
wire \CPU|ULA1|saida[1]~2_combout ;
wire \CPU|REGS|registrador~69_q ;
wire \CPU|REGS|registrador~61feeder_combout ;
wire \CPU|REGS|registrador~61_q ;
wire \CPU|REGS|registrador~53feeder_combout ;
wire \CPU|REGS|registrador~53_q ;
wire \CPU|REGS|registrador~21feeder_combout ;
wire \CPU|REGS|registrador~21_q ;
wire \CPU|REGS|registrador~29_q ;
wire \CPU|REGS|registrador~37feeder_combout ;
wire \CPU|REGS|registrador~37_q ;
wire \CPU|REGS|registrador~13feeder_combout ;
wire \CPU|REGS|registrador~13_q ;
wire \CPU|REGS|registrador~112_combout ;
wire \CPU|REGS|registrador~45feeder_combout ;
wire \CPU|REGS|registrador~45_q ;
wire \CPU|REGS|registrador~80_combout ;
wire \CPU|ULA1|Add0~14 ;
wire \CPU|ULA1|Add0~1_sumout ;
wire \CPU|REGS|registrador~54feeder_combout ;
wire \key0|saida[2]~29_combout ;
wire \CPU|ULA1|saida[2]~3_combout ;
wire \CPU|REGS|registrador~54_q ;
wire \CPU|REGS|registrador~62feeder_combout ;
wire \CPU|REGS|registrador~62_q ;
wire \CPU|REGS|registrador~70feeder_combout ;
wire \CPU|REGS|registrador~70_q ;
wire \CPU|REGS|registrador~22feeder_combout ;
wire \CPU|REGS|registrador~22_q ;
wire \CPU|REGS|registrador~30_q ;
wire \CPU|REGS|registrador~38feeder_combout ;
wire \CPU|REGS|registrador~38_q ;
wire \CPU|REGS|registrador~14feeder_combout ;
wire \CPU|REGS|registrador~14_q ;
wire \CPU|REGS|registrador~116_combout ;
wire \CPU|REGS|registrador~46feeder_combout ;
wire \CPU|REGS|registrador~46_q ;
wire \CPU|REGS|registrador~84_combout ;
wire \CPU|ULA1|Add0~2 ;
wire \CPU|ULA1|Add0~17_sumout ;
wire \CPU|REGS|registrador~71feeder_combout ;
wire \key0|saida[3]~31_combout ;
wire \CPU|ULA1|saida[3]~4_combout ;
wire \CPU|REGS|registrador~71_q ;
wire \CPU|REGS|registrador~55feeder_combout ;
wire \CPU|REGS|registrador~55_q ;
wire \CPU|REGS|registrador~63feeder_combout ;
wire \CPU|REGS|registrador~63_q ;
wire \CPU|REGS|registrador~39feeder_combout ;
wire \CPU|REGS|registrador~39_q ;
wire \CPU|REGS|registrador~23feeder_combout ;
wire \CPU|REGS|registrador~23_q ;
wire \CPU|REGS|registrador~31_q ;
wire \CPU|REGS|registrador~15feeder_combout ;
wire \CPU|REGS|registrador~15_q ;
wire \CPU|REGS|registrador~120_combout ;
wire \CPU|REGS|registrador~47feeder_combout ;
wire \CPU|REGS|registrador~47_q ;
wire \CPU|REGS|registrador~88_combout ;
wire \CPU|ULA1|Add0~18 ;
wire \CPU|ULA1|Add0~21_sumout ;
wire \CPU|REGS|registrador~72feeder_combout ;
wire \key0|saida[4]~25_combout ;
wire \CPU|ULA1|saida[4]~0_combout ;
wire \CPU|REGS|registrador~72_q ;
wire \CPU|REGS|registrador~56feeder_combout ;
wire \CPU|REGS|registrador~56_q ;
wire \CPU|REGS|registrador~64feeder_combout ;
wire \CPU|REGS|registrador~64_q ;
wire \CPU|REGS|registrador~24feeder_combout ;
wire \CPU|REGS|registrador~24_q ;
wire \CPU|REGS|registrador~32_q ;
wire \CPU|REGS|registrador~40feeder_combout ;
wire \CPU|REGS|registrador~40_q ;
wire \CPU|REGS|registrador~16feeder_combout ;
wire \CPU|REGS|registrador~16_q ;
wire \CPU|REGS|registrador~124_combout ;
wire \CPU|REGS|registrador~48feeder_combout ;
wire \CPU|REGS|registrador~48_q ;
wire \CPU|REGS|registrador~92_combout ;
wire \CPU|ULA1|Add0~22 ;
wire \CPU|ULA1|Add0~25_sumout ;
wire \CPU|REGS|registrador~25feeder_combout ;
wire \CPU|MUX1|saida_MUX[5]~5_combout ;
wire \RAM8|ram~246_q ;
wire \RAM8|ram~118_q ;
wire \RAM8|ram~374feeder_combout ;
wire \RAM8|ram~374_q ;
wire \RAM8|ram~502_q ;
wire \RAM8|ram~641_combout ;
wire \RAM8|ram~182feeder_combout ;
wire \RAM8|ram~182_q ;
wire \RAM8|ram~310feeder_combout ;
wire \RAM8|ram~310_q ;
wire \RAM8|ram~438feeder_combout ;
wire \RAM8|ram~438_q ;
wire \RAM8|ram~54feeder_combout ;
wire \RAM8|ram~54_q ;
wire \RAM8|ram~639_combout ;
wire \RAM8|ram~190feeder_combout ;
wire \RAM8|ram~190_q ;
wire \RAM8|ram~318_q ;
wire \RAM8|ram~62_q ;
wire \RAM8|ram~446_q ;
wire \RAM8|ram~640_combout ;
wire \RAM8|ram~510_q ;
wire \RAM8|ram~382_q ;
wire \RAM8|ram~126feeder_combout ;
wire \RAM8|ram~126_q ;
wire \RAM8|ram~254_q ;
wire \RAM8|ram~642_combout ;
wire \RAM8|ram~643_combout ;
wire \RAM8|ram~518_q ;
wire \RAM8|ram~462_q ;
wire \RAM8|ram~454_q ;
wire \RAM8|ram~526_q ;
wire \RAM8|ram~647_combout ;
wire \RAM8|ram~70_q ;
wire \RAM8|ram~134feeder_combout ;
wire \RAM8|ram~134_q ;
wire \RAM8|ram~142_q ;
wire \RAM8|ram~78_q ;
wire \RAM8|ram~644_combout ;
wire \RAM8|ram~198feeder_combout ;
wire \RAM8|ram~198_q ;
wire \RAM8|ram~206_q ;
wire \RAM8|ram~262_q ;
wire \RAM8|ram~270_q ;
wire \RAM8|ram~646_combout ;
wire \RAM8|ram~326feeder_combout ;
wire \RAM8|ram~326_q ;
wire \RAM8|ram~390feeder_combout ;
wire \RAM8|ram~390_q ;
wire \RAM8|ram~334feeder_combout ;
wire \RAM8|ram~334_q ;
wire \RAM8|ram~398feeder_combout ;
wire \RAM8|ram~398_q ;
wire \RAM8|ram~645_combout ;
wire \RAM8|ram~648_combout ;
wire \RAM8|ram~102feeder_combout ;
wire \RAM8|ram~102_q ;
wire \RAM8|ram~110feeder_combout ;
wire \RAM8|ram~110_q ;
wire \RAM8|ram~230_q ;
wire \RAM8|ram~238feeder_combout ;
wire \RAM8|ram~238_q ;
wire \RAM8|ram~636_combout ;
wire \RAM8|ram~430_q ;
wire \RAM8|ram~422feeder_combout ;
wire \RAM8|ram~422_q ;
wire \RAM8|ram~302_q ;
wire \RAM8|ram~294feeder_combout ;
wire \RAM8|ram~294_q ;
wire \RAM8|ram~635_combout ;
wire \RAM8|ram~366_q ;
wire \RAM8|ram~486_q ;
wire \RAM8|ram~358_q ;
wire \RAM8|ram~494_q ;
wire \RAM8|ram~637_combout ;
wire \RAM8|ram~166feeder_combout ;
wire \RAM8|ram~166_q ;
wire \RAM8|ram~38feeder_combout ;
wire \RAM8|ram~38_q ;
wire \RAM8|ram~46feeder_combout ;
wire \RAM8|ram~46_q ;
wire \RAM8|ram~174_q ;
wire \RAM8|ram~634_combout ;
wire \RAM8|ram~638_combout ;
wire \RAM8|ram~470feeder_combout ;
wire \RAM8|ram~470_q ;
wire \RAM8|ram~478_q ;
wire \RAM8|ram~342feeder_combout ;
wire \RAM8|ram~342_q ;
wire \RAM8|ram~350feeder_combout ;
wire \RAM8|ram~350_q ;
wire \RAM8|ram~632_combout ;
wire \RAM8|ram~150_q ;
wire \RAM8|ram~22feeder_combout ;
wire \RAM8|ram~22_q ;
wire \RAM8|ram~158_q ;
wire \RAM8|ram~30_q ;
wire \RAM8|ram~629_combout ;
wire \RAM8|ram~414_q ;
wire \RAM8|ram~278_q ;
wire \RAM8|ram~286_q ;
wire \RAM8|ram~406feeder_combout ;
wire \RAM8|ram~406_q ;
wire \RAM8|ram~630_combout ;
wire \RAM8|ram~86_q ;
wire \RAM8|ram~222_q ;
wire \RAM8|ram~214_q ;
wire \RAM8|ram~94feeder_combout ;
wire \RAM8|ram~94_q ;
wire \RAM8|ram~631_combout ;
wire \RAM8|ram~633_combout ;
wire \RAM8|dado_out[5]~9_combout ;
wire \RAM0|ram~54feeder_combout ;
wire \RAM0|ram~54_q ;
wire \RAM0|ram~22_q ;
wire \RAM0|ram~38_q ;
wire \RAM0|ram~70_q ;
wire \RAM0|ram~634_combout ;
wire \RAM0|ram~166_q ;
wire \RAM0|ram~198_q ;
wire \RAM0|ram~182_q ;
wire \RAM0|ram~150_q ;
wire \RAM0|ram~635_combout ;
wire \RAM0|ram~30_q ;
wire \RAM0|ram~46feeder_combout ;
wire \RAM0|ram~46_q ;
wire \RAM0|ram~62feeder_combout ;
wire \RAM0|ram~62_q ;
wire \RAM0|ram~78feeder_combout ;
wire \RAM0|ram~78_q ;
wire \RAM0|ram~636_combout ;
wire \RAM0|ram~174feeder_combout ;
wire \RAM0|ram~174_q ;
wire \RAM0|ram~206feeder_combout ;
wire \RAM0|ram~206_q ;
wire \RAM0|ram~158_q ;
wire \RAM0|ram~190feeder_combout ;
wire \RAM0|ram~190_q ;
wire \RAM0|ram~637_combout ;
wire \RAM0|ram~638_combout ;
wire \RAM0|ram~102_q ;
wire \RAM0|ram~214_q ;
wire \RAM0|ram~86_q ;
wire \RAM0|ram~230_q ;
wire \RAM0|ram~644_combout ;
wire \RAM0|ram~246feeder_combout ;
wire \RAM0|ram~246_q ;
wire \RAM0|ram~262feeder_combout ;
wire \RAM0|ram~262_q ;
wire \RAM0|ram~118feeder_combout ;
wire \RAM0|ram~118_q ;
wire \RAM0|ram~134_q ;
wire \RAM0|ram~645_combout ;
wire \RAM0|ram~254_q ;
wire \RAM0|ram~270_q ;
wire \RAM0|ram~126_q ;
wire \RAM0|ram~142_q ;
wire \RAM0|ram~647_combout ;
wire \RAM0|ram~94_q ;
wire \RAM0|ram~238_q ;
wire \RAM0|ram~110feeder_combout ;
wire \RAM0|ram~110_q ;
wire \RAM0|ram~222feeder_combout ;
wire \RAM0|ram~222_q ;
wire \RAM0|ram~646_combout ;
wire \RAM0|ram~648_combout ;
wire \RAM0|ram~278_q ;
wire \RAM0|ram~326feeder_combout ;
wire \RAM0|ram~326_q ;
wire \RAM0|ram~310feeder_combout ;
wire \RAM0|ram~310_q ;
wire \RAM0|ram~294_q ;
wire \RAM0|ram~639_combout ;
wire \RAM0|ram~438_q ;
wire \RAM0|ram~454_q ;
wire \RAM0|ram~422_q ;
wire \RAM0|ram~406_q ;
wire \RAM0|ram~640_combout ;
wire \RAM0|ram~462_q ;
wire \RAM0|ram~430_q ;
wire \RAM0|ram~446_q ;
wire \RAM0|ram~414_q ;
wire \RAM0|ram~642_combout ;
wire \RAM0|ram~286feeder_combout ;
wire \RAM0|ram~286_q ;
wire \RAM0|ram~318_q ;
wire \RAM0|ram~302feeder_combout ;
wire \RAM0|ram~302_q ;
wire \RAM0|ram~334_q ;
wire \RAM0|ram~641_combout ;
wire \RAM0|ram~643_combout ;
wire \RAM0|ram~342_q ;
wire \RAM0|ram~374_q ;
wire \RAM0|ram~350_q ;
wire \RAM0|ram~382_q ;
wire \RAM0|ram~649_combout ;
wire \RAM0|ram~390_q ;
wire \RAM0|ram~358_q ;
wire \RAM0|ram~366_q ;
wire \RAM0|ram~398_q ;
wire \RAM0|ram~650_combout ;
wire \RAM0|ram~526_q ;
wire \RAM0|ram~518_q ;
wire \RAM0|ram~494feeder_combout ;
wire \RAM0|ram~494_q ;
wire \RAM0|ram~486_q ;
wire \RAM0|ram~652_combout ;
wire \RAM0|ram~478_q ;
wire \RAM0|ram~502_q ;
wire \RAM0|ram~470_q ;
wire \RAM0|ram~510_q ;
wire \RAM0|ram~651_combout ;
wire \RAM0|ram~653_combout ;
wire \RAM0|ram~654_combout ;
wire \key0|saida[5]~33_combout ;
wire \CPU|ULA1|saida[5]~5_combout ;
wire \CPU|REGS|registrador~25_q ;
wire \CPU|REGS|registrador~41feeder_combout ;
wire \CPU|REGS|registrador~41_q ;
wire \CPU|REGS|registrador~33_q ;
wire \CPU|REGS|registrador~17feeder_combout ;
wire \CPU|REGS|registrador~17_q ;
wire \CPU|REGS|registrador~128_combout ;
wire \CPU|REGS|registrador~65feeder_combout ;
wire \CPU|REGS|registrador~65_q ;
wire \CPU|REGS|registrador~73feeder_combout ;
wire \CPU|REGS|registrador~73_q ;
wire \CPU|REGS|registrador~57feeder_combout ;
wire \CPU|REGS|registrador~57_q ;
wire \CPU|REGS|registrador~49feeder_combout ;
wire \CPU|REGS|registrador~49_q ;
wire \CPU|REGS|registrador~96_combout ;
wire \RAM4|ram~318_q ;
wire \RAM4|ram~334_q ;
wire \RAM4|ram~62_q ;
wire \RAM4|ram~78_q ;
wire \RAM4|ram~645_combout ;
wire \RAM4|ram~350feeder_combout ;
wire \RAM4|ram~350_q ;
wire \RAM4|ram~110_q ;
wire \RAM4|ram~94feeder_combout ;
wire \RAM4|ram~94_q ;
wire \RAM4|ram~366_q ;
wire \RAM4|ram~646_combout ;
wire \RAM4|ram~382_q ;
wire \RAM4|ram~142_q ;
wire \RAM4|ram~126_q ;
wire \RAM4|ram~398_q ;
wire \RAM4|ram~647_combout ;
wire \RAM4|ram~30feeder_combout ;
wire \RAM4|ram~30_q ;
wire \RAM4|ram~46_q ;
wire \RAM4|ram~286feeder_combout ;
wire \RAM4|ram~286_q ;
wire \RAM4|ram~302_q ;
wire \RAM4|ram~644_combout ;
wire \RAM4|ram~648_combout ;
wire \RAM4|ram~454_q ;
wire \RAM4|ram~198_q ;
wire \RAM4|ram~518_q ;
wire \RAM4|ram~262feeder_combout ;
wire \RAM4|ram~262_q ;
wire \RAM4|ram~642_combout ;
wire \RAM4|ram~150_q ;
wire \RAM4|ram~214feeder_combout ;
wire \RAM4|ram~214_q ;
wire \RAM4|ram~470_q ;
wire \RAM4|ram~406_q ;
wire \RAM4|ram~639_combout ;
wire \RAM4|ram~182feeder_combout ;
wire \RAM4|ram~182_q ;
wire \RAM4|ram~246_q ;
wire \RAM4|ram~502_q ;
wire \RAM4|ram~438_q ;
wire \RAM4|ram~640_combout ;
wire \RAM4|ram~230_q ;
wire \RAM4|ram~166_q ;
wire \RAM4|ram~422_q ;
wire \RAM4|ram~486_q ;
wire \RAM4|ram~641_combout ;
wire \RAM4|ram~643_combout ;
wire \RAM4|ram~462_q ;
wire \RAM4|ram~430_q ;
wire \RAM4|ram~494_q ;
wire \RAM4|ram~526_q ;
wire \RAM4|ram~652_combout ;
wire \RAM4|ram~478_q ;
wire \RAM4|ram~446_q ;
wire \RAM4|ram~414_q ;
wire \RAM4|ram~510_q ;
wire \RAM4|ram~651_combout ;
wire \RAM4|ram~174_q ;
wire \RAM4|ram~238_q ;
wire \RAM4|ram~270_q ;
wire \RAM4|ram~206feeder_combout ;
wire \RAM4|ram~206_q ;
wire \RAM4|ram~650_combout ;
wire \RAM4|ram~158feeder_combout ;
wire \RAM4|ram~158_q ;
wire \RAM4|ram~222_q ;
wire \RAM4|ram~190feeder_combout ;
wire \RAM4|ram~190_q ;
wire \RAM4|ram~254_q ;
wire \RAM4|ram~649_combout ;
wire \RAM4|ram~653_combout ;
wire \RAM4|ram~86feeder_combout ;
wire \RAM4|ram~86_q ;
wire \RAM4|ram~342_q ;
wire \RAM4|ram~22_q ;
wire \RAM4|ram~278_q ;
wire \RAM4|ram~634_combout ;
wire \RAM4|ram~118_q ;
wire \RAM4|ram~54_q ;
wire \RAM4|ram~374_q ;
wire \RAM4|ram~310_q ;
wire \RAM4|ram~635_combout ;
wire \RAM4|ram~102_q ;
wire \RAM4|ram~38_q ;
wire \RAM4|ram~294_q ;
wire \RAM4|ram~358_q ;
wire \RAM4|ram~636_combout ;
wire \RAM4|ram~390_q ;
wire \RAM4|ram~326_q ;
wire \RAM4|ram~134_q ;
wire \RAM4|ram~70_q ;
wire \RAM4|ram~637_combout ;
wire \RAM4|ram~638_combout ;
wire \RAM4|ram~654_combout ;
wire \RAM4|dado_out[5]~6_combout ;
wire \key0|saida[5]~18_combout ;
wire \CPU|MUX1|saida_MUX[5]~13_combout ;
wire \CPU|ULA1|Add0~26 ;
wire \CPU|ULA1|Add0~29_sumout ;
wire \CPU|REGS|registrador~58feeder_combout ;
wire \key0|saida[6]~35_combout ;
wire \CPU|ULA1|saida[6]~6_combout ;
wire \CPU|REGS|registrador~58_q ;
wire \CPU|REGS|registrador~74feeder_combout ;
wire \CPU|REGS|registrador~74_q ;
wire \CPU|REGS|registrador~66feeder_combout ;
wire \CPU|REGS|registrador~66_q ;
wire \CPU|REGS|registrador~42feeder_combout ;
wire \CPU|REGS|registrador~42_q ;
wire \CPU|REGS|registrador~26feeder_combout ;
wire \CPU|REGS|registrador~26_q ;
wire \CPU|REGS|registrador~34_q ;
wire \CPU|REGS|registrador~18feeder_combout ;
wire \CPU|REGS|registrador~18_q ;
wire \CPU|REGS|registrador~132_combout ;
wire \CPU|REGS|registrador~50feeder_combout ;
wire \CPU|REGS|registrador~50_q ;
wire \CPU|REGS|registrador~100_combout ;
wire \CPU|ULA1|Add0~30 ;
wire \CPU|ULA1|Add0~5_sumout ;
wire \CPU|FLAG|DOUT~1_combout ;
wire \CPU|FLAG|DOUT~2_combout ;
wire \CPU|FLAG|DOUT~3_combout ;
wire \CPU|FLAG|DOUT~4_combout ;
wire \CPU|FLAG|DOUT~5_combout ;
wire \CPU|FLAG|DOUT~q ;
wire \CPU|LDESV|saida[0]~0_combout ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|MUX2|saida_MUX[2]~2_combout ;
wire \ROM1|memROM~28_combout ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \CPU|MUX2|saida_MUX[7]~7_combout ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~12_combout ;
wire \ROM1|memROM~13_combout ;
wire \ROM1|memROM~14_combout ;
wire \CPU|decoderInstru|saida[9]~0_combout ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|MUX2|saida_MUX[1]~1_combout ;
wire \ROM1|memROM~31_combout ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|MUX2|saida_MUX[8]~8_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \ROM1|memROM~32_combout ;
wire \ROM1|memROM~10_combout ;
wire \FPGA_RESET_N~input_o ;
wire \comb~5_combout ;
wire \KEY[1]~input_o ;
wire \debounce1|saidaQ~0_combout ;
wire \debounce1|saidaQ~q ;
wire \debounce1|saida~combout ;
wire \fdebounce1|DOUT~feeder_combout ;
wire \limpa1~combout ;
wire \fdebounce1|DOUT~q ;
wire \RAM0|dado_out[0]~5_combout ;
wire \RAM0|dado_out[0]~8_combout ;
wire \RAM0|dado_out[0]~10_combout ;
wire \key0|saida[1]~9_combout ;
wire \comb~12_combout ;
wire \key0|saida[1]~11_combout ;
wire \key0|saida[2]~13_combout ;
wire \key0|saida[3]~15_combout ;
wire \key0|saida[4]~17_combout ;
wire \key0|saida[5]~19_combout ;
wire \key0|saida[6]~21_combout ;
wire \key0|saida[7]~23_combout ;
wire \REGleds|DOUT[0]~feeder_combout ;
wire \comb~0_combout ;
wire \REGleds|DOUT[2]~feeder_combout ;
wire \REGleds|DOUT[4]~feeder_combout ;
wire \REGleds|DOUT[6]~feeder_combout ;
wire \REGleds|DOUT[7]~feeder_combout ;
wire \comb~1_combout ;
wire \REGled2|DOUT~0_combout ;
wire \REGled2|DOUT~q ;
wire \REGled1|DOUT~0_combout ;
wire \REGled1|DOUT~q ;
wire \comb~4_combout ;
wire \reg4b0|DOUT[1]~feeder_combout ;
wire \conv0|rascSaida7seg[0]~0_combout ;
wire \conv0|rascSaida7seg[1]~1_combout ;
wire \conv0|rascSaida7seg[2]~2_combout ;
wire \conv0|rascSaida7seg[3]~3_combout ;
wire \conv0|rascSaida7seg[4]~4_combout ;
wire \conv0|rascSaida7seg[5]~5_combout ;
wire \conv0|rascSaida7seg[6]~6_combout ;
wire \comb~6_combout ;
wire \reg4b1|DOUT[0]~feeder_combout ;
wire \conv1|rascSaida7seg[0]~0_combout ;
wire \conv1|rascSaida7seg[1]~1_combout ;
wire \conv1|rascSaida7seg[2]~2_combout ;
wire \conv1|rascSaida7seg[3]~3_combout ;
wire \conv1|rascSaida7seg[4]~4_combout ;
wire \conv1|rascSaida7seg[5]~5_combout ;
wire \conv1|rascSaida7seg[6]~6_combout ;
wire \comb~8_combout ;
wire \conv2|rascSaida7seg[0]~0_combout ;
wire \conv2|rascSaida7seg[1]~1_combout ;
wire \conv2|rascSaida7seg[2]~2_combout ;
wire \conv2|rascSaida7seg[3]~3_combout ;
wire \conv2|rascSaida7seg[4]~4_combout ;
wire \conv2|rascSaida7seg[5]~5_combout ;
wire \conv2|rascSaida7seg[6]~6_combout ;
wire \reg4b3|DOUT[2]~feeder_combout ;
wire \comb~9_combout ;
wire \reg4b3|DOUT[3]~feeder_combout ;
wire \reg4b3|DOUT[1]~feeder_combout ;
wire \conv3|rascSaida7seg[0]~0_combout ;
wire \conv3|rascSaida7seg[1]~1_combout ;
wire \conv3|rascSaida7seg[2]~2_combout ;
wire \conv3|rascSaida7seg[3]~3_combout ;
wire \conv3|rascSaida7seg[4]~4_combout ;
wire \conv3|rascSaida7seg[5]~5_combout ;
wire \conv3|rascSaida7seg[6]~6_combout ;
wire \comb~10_combout ;
wire \conv4|rascSaida7seg[0]~0_combout ;
wire \conv4|rascSaida7seg[1]~1_combout ;
wire \conv4|rascSaida7seg[2]~2_combout ;
wire \conv4|rascSaida7seg[3]~3_combout ;
wire \conv4|rascSaida7seg[4]~4_combout ;
wire \conv4|rascSaida7seg[5]~5_combout ;
wire \conv4|rascSaida7seg[6]~6_combout ;
wire \comb~11_combout ;
wire \conv5|rascSaida7seg[0]~0_combout ;
wire \conv5|rascSaida7seg[1]~1_combout ;
wire \conv5|rascSaida7seg[2]~2_combout ;
wire \conv5|rascSaida7seg[3]~3_combout ;
wire \conv5|rascSaida7seg[4]~4_combout ;
wire \conv5|rascSaida7seg[5]~5_combout ;
wire \conv5|rascSaida7seg[6]~6_combout ;
wire [8:0] \CPU|RET|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [21:0] \divisorrapidao|contador ;
wire [3:0] \reg4b2|DOUT ;
wire [7:0] \REGleds|DOUT ;
wire [24:0] \divisor|contador ;
wire [3:0] \reg4b0|DOUT ;
wire [3:0] \reg4b1|DOUT ;
wire [3:0] \reg4b3|DOUT ;
wire [3:0] \reg4b4|DOUT ;
wire [3:0] \reg4b5|DOUT ;


// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \MEM[0]~output (
	.i(\RAM0|dado_out[0]~8_combout ),
	.oe(\RAM0|dado_out[0]~10_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[0]),
	.obar());
// synopsys translate_off
defparam \MEM[0]~output .bus_hold = "false";
defparam \MEM[0]~output .open_drain_output = "false";
defparam \MEM[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \MEM[1]~output (
	.i(\key0|saida[1]~11_combout ),
	.oe(\key0|saida[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[1]),
	.obar());
// synopsys translate_off
defparam \MEM[1]~output .bus_hold = "false";
defparam \MEM[1]~output .open_drain_output = "false";
defparam \MEM[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \MEM[2]~output (
	.i(\key0|saida[2]~13_combout ),
	.oe(\key0|saida[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[2]),
	.obar());
// synopsys translate_off
defparam \MEM[2]~output .bus_hold = "false";
defparam \MEM[2]~output .open_drain_output = "false";
defparam \MEM[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \MEM[3]~output (
	.i(\key0|saida[3]~15_combout ),
	.oe(\key0|saida[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[3]),
	.obar());
// synopsys translate_off
defparam \MEM[3]~output .bus_hold = "false";
defparam \MEM[3]~output .open_drain_output = "false";
defparam \MEM[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \MEM[4]~output (
	.i(\key0|saida[4]~17_combout ),
	.oe(\key0|saida[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[4]),
	.obar());
// synopsys translate_off
defparam \MEM[4]~output .bus_hold = "false";
defparam \MEM[4]~output .open_drain_output = "false";
defparam \MEM[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \MEM[5]~output (
	.i(\key0|saida[5]~19_combout ),
	.oe(\key0|saida[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[5]),
	.obar());
// synopsys translate_off
defparam \MEM[5]~output .bus_hold = "false";
defparam \MEM[5]~output .open_drain_output = "false";
defparam \MEM[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \MEM[6]~output (
	.i(\key0|saida[6]~21_combout ),
	.oe(\key0|saida[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[6]),
	.obar());
// synopsys translate_off
defparam \MEM[6]~output .bus_hold = "false";
defparam \MEM[6]~output .open_drain_output = "false";
defparam \MEM[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \MEM[7]~output (
	.i(\key0|saida[7]~23_combout ),
	.oe(\key0|saida[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[7]),
	.obar());
// synopsys translate_off
defparam \MEM[7]~output .bus_hold = "false";
defparam \MEM[7]~output .open_drain_output = "false";
defparam \MEM[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\REGleds|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\REGleds|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\REGleds|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\REGleds|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\REGleds|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\REGleds|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\REGleds|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\REGleds|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\REGled2|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\REGled1|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\CPU|PC|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\CPU|PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\CPU|PC|DOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\conv0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\conv0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\conv0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\conv0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\conv0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\conv0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\conv0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\conv1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\conv1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\conv1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\conv1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\conv1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\conv1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\conv1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\conv2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\conv2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\conv2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\conv2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\conv2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\conv2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\conv2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\conv3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\conv3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\conv3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\conv3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\conv3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\conv3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\conv3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\conv4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\conv4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\conv4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\conv4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\conv4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\conv4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\conv4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\conv5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\conv5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\conv5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\conv5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\conv5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\conv5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\conv5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \bolso[0]~output (
	.i(\CPU|REGS|registrador~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[0]),
	.obar());
// synopsys translate_off
defparam \bolso[0]~output .bus_hold = "false";
defparam \bolso[0]~output .open_drain_output = "false";
defparam \bolso[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \bolso[1]~output (
	.i(\CPU|REGS|registrador~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[1]),
	.obar());
// synopsys translate_off
defparam \bolso[1]~output .bus_hold = "false";
defparam \bolso[1]~output .open_drain_output = "false";
defparam \bolso[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \bolso[2]~output (
	.i(\CPU|REGS|registrador~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[2]),
	.obar());
// synopsys translate_off
defparam \bolso[2]~output .bus_hold = "false";
defparam \bolso[2]~output .open_drain_output = "false";
defparam \bolso[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \bolso[3]~output (
	.i(\CPU|REGS|registrador~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[3]),
	.obar());
// synopsys translate_off
defparam \bolso[3]~output .bus_hold = "false";
defparam \bolso[3]~output .open_drain_output = "false";
defparam \bolso[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \bolso[4]~output (
	.i(\CPU|REGS|registrador~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[4]),
	.obar());
// synopsys translate_off
defparam \bolso[4]~output .bus_hold = "false";
defparam \bolso[4]~output .open_drain_output = "false";
defparam \bolso[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \bolso[5]~output (
	.i(\CPU|REGS|registrador~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[5]),
	.obar());
// synopsys translate_off
defparam \bolso[5]~output .bus_hold = "false";
defparam \bolso[5]~output .open_drain_output = "false";
defparam \bolso[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \bolso[6]~output (
	.i(\CPU|REGS|registrador~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[6]),
	.obar());
// synopsys translate_off
defparam \bolso[6]~output .bus_hold = "false";
defparam \bolso[6]~output .open_drain_output = "false";
defparam \bolso[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \bolso[7]~output (
	.i(\CPU|REGS|registrador~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[7]),
	.obar());
// synopsys translate_off
defparam \bolso[7]~output .bus_hold = "false";
defparam \bolso[7]~output .open_drain_output = "false";
defparam \bolso[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \adrs[0]~output (
	.i(\ROM1|memROM~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrs[0]),
	.obar());
// synopsys translate_off
defparam \adrs[0]~output .bus_hold = "false";
defparam \adrs[0]~output .open_drain_output = "false";
defparam \adrs[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \adrs[1]~output (
	.i(\ROM1|memROM~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrs[1]),
	.obar());
// synopsys translate_off
defparam \adrs[1]~output .bus_hold = "false";
defparam \adrs[1]~output .open_drain_output = "false";
defparam \adrs[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \adrs[2]~output (
	.i(\ROM1|memROM~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrs[2]),
	.obar());
// synopsys translate_off
defparam \adrs[2]~output .bus_hold = "false";
defparam \adrs[2]~output .open_drain_output = "false";
defparam \adrs[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N10
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N52
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N46
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q )) ) ) ) # ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT[6]~DUPLICATE_q ) # (\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h0002230088000000;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N15
cyclonev_lcell_comb \ROM1|memROM~16 (
// Equation(s):
// \ROM1|memROM~16_combout  = ( \ROM1|memROM~0_combout  & ( \ROM1|memROM~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~16 .extended_lut = "off";
defparam \ROM1|memROM~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \ROM1|memROM~25 (
// Equation(s):
// \ROM1|memROM~25_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT [1]) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~25 .extended_lut = "off";
defparam \ROM1|memROM~25 .lut_mask = 64'h0CC00CC0CC00CC00;
defparam \ROM1|memROM~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N39
cyclonev_lcell_comb \ROM1|memROM~24 (
// Equation(s):
// \ROM1|memROM~24_combout  = ( !\CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  $ (!\CPU|PC|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~24 .extended_lut = "off";
defparam \ROM1|memROM~24 .lut_mask = 64'h3C003C0000000000;
defparam \ROM1|memROM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \ROM1|memROM~23 (
// Equation(s):
// \ROM1|memROM~23_combout  = ( \CPU|PC|DOUT [2] & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & \CPU|PC|DOUT[6]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~23 .extended_lut = "off";
defparam \ROM1|memROM~23 .lut_mask = 64'hCC00CC0000030003;
defparam \ROM1|memROM~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \ROM1|memROM~26 (
// Equation(s):
// \ROM1|memROM~26_combout  = ( \ROM1|memROM~0_combout  & ( \ROM1|memROM~23_combout  & ( (!\CPU|PC|DOUT [5] & (((\CPU|PC|DOUT [3] & \ROM1|memROM~24_combout )))) # (\CPU|PC|DOUT [5] & (\ROM1|memROM~25_combout  & (!\CPU|PC|DOUT [3]))) ) ) ) # ( 
// \ROM1|memROM~0_combout  & ( !\ROM1|memROM~23_combout  & ( (!\CPU|PC|DOUT [5] & (((!\CPU|PC|DOUT [3]) # (\ROM1|memROM~24_combout )))) # (\CPU|PC|DOUT [5] & (\ROM1|memROM~25_combout  & (!\CPU|PC|DOUT [3]))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\ROM1|memROM~25_combout ),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\ROM1|memROM~24_combout ),
	.datae(!\ROM1|memROM~0_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~26 .extended_lut = "off";
defparam \ROM1|memROM~26 .lut_mask = 64'h0000B0BA0000101A;
defparam \ROM1|memROM~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \CPU|LDESV|saida[0]~1 (
// Equation(s):
// \CPU|LDESV|saida[0]~1_combout  = ( \ROM1|memROM~26_combout  & ( (!\ROM1|memROM~14_combout  & (\ROM1|memROM~16_combout  & \ROM1|memROM~22_combout )) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|LDESV|saida[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|LDESV|saida[0]~1 .extended_lut = "off";
defparam \CPU|LDESV|saida[0]~1 .lut_mask = 64'h0000000002020202;
defparam \CPU|LDESV|saida[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \CPU|RET|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N37
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[7]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'hA000A00000000000;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N44
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [2] & (\ROM1|memROM~7_combout  & !\CPU|PC|DOUT[6]~DUPLICATE_q )) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT [0] & ( (\ROM1|memROM~7_combout  & 
// ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((\CPU|PC|DOUT[6]~DUPLICATE_q ))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2]) # (!\CPU|PC|DOUT[6]~DUPLICATE_q ))))) ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [2] & 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\ROM1|memROM~7_combout  & !\CPU|PC|DOUT[6]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\ROM1|memROM~7_combout  & (!\CPU|PC|DOUT [2] $ 
// (\CPU|PC|DOUT[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'h02010800030E0A00;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX2|saida_MUX[0]~0_combout  = ( \ROM1|memROM~9_combout  & ( ((!\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|incrementaPC|Add0~1_sumout )) # (\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|RET|DOUT [0])))) # (\CPU|LDESV|saida[0]~0_combout ) ) ) # 
// ( !\ROM1|memROM~9_combout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|incrementaPC|Add0~1_sumout )) # (\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|RET|DOUT [0]))))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\CPU|incrementaPC|Add0~1_sumout ),
	.datad(!\CPU|RET|DOUT [0]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[0]~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \CPU|MUX2|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N43
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N40
dffeas \CPU|RET|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[3]~3 (
// Equation(s):
// \CPU|MUX2|saida_MUX[3]~3_combout  = ( \CPU|incrementaPC|Add0~13_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout ) # ((\CPU|RET|DOUT [3])))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~28_combout )))) ) ) # ( 
// !\CPU|incrementaPC|Add0~13_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & (\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|RET|DOUT [3])))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~28_combout )))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\CPU|RET|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[3]~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \CPU|MUX2|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N47
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N43
dffeas \CPU|RET|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \ROM1|memROM~33 (
// Equation(s):
// \ROM1|memROM~33_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[1]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT [6] $ (!\CPU|PC|DOUT [3])))) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~33 .extended_lut = "off";
defparam \ROM1|memROM~33 .lut_mask = 64'h0600060080808080;
defparam \ROM1|memROM~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \ROM1|memROM~29 (
// Equation(s):
// \ROM1|memROM~29_combout  = ( \CPU|PC|DOUT [6] & ( \ROM1|memROM~33_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[7]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT [6] & ( \ROM1|memROM~33_combout  
// & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [6]),
	.dataf(!\ROM1|memROM~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~29 .extended_lut = "off";
defparam \ROM1|memROM~29 .lut_mask = 64'h0000000080000800;
defparam \ROM1|memROM~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[4]~4 (
// Equation(s):
// \CPU|MUX2|saida_MUX[4]~4_combout  = ( \ROM1|memROM~29_combout  & ( ((!\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|incrementaPC|Add0~17_sumout )) # (\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|RET|DOUT [4])))) # (\CPU|LDESV|saida[0]~0_combout ) ) ) 
// # ( !\ROM1|memROM~29_combout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|incrementaPC|Add0~17_sumout )) # (\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|RET|DOUT [4]))))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\CPU|incrementaPC|Add0~17_sumout ),
	.datad(!\CPU|RET|DOUT [4]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[4]~4 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \CPU|MUX2|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N26
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))
// \CPU|incrementaPC|Add0~22  = CARRY(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(\CPU|incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N46
dffeas \CPU|RET|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \ROM1|memROM~7_combout  & ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2]) # (\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \ROM1|memROM~7_combout  & ( 
// !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & (((\CPU|PC|DOUT[6]~DUPLICATE_q )))) # (\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT[0]~DUPLICATE_q  & ((\CPU|PC|DOUT[6]~DUPLICATE_q ) # (\CPU|PC|DOUT[1]~DUPLICATE_q ))) # (\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// (!\CPU|PC|DOUT[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h00000F6E0000C040;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[5]~5 (
// Equation(s):
// \CPU|MUX2|saida_MUX[5]~5_combout  = ( \ROM1|memROM~8_combout  & ( ((!\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|incrementaPC|Add0~21_sumout ))) # (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [5]))) # (\CPU|LDESV|saida[0]~0_combout ) ) ) # 
// ( !\ROM1|memROM~8_combout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|incrementaPC|Add0~21_sumout ))) # (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [5])))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\CPU|RET|DOUT [5]),
	.datad(!\CPU|incrementaPC|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[5]~5 .lut_mask = 64'h048C048C37BF37BF;
defparam \CPU|MUX2|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \ROM1|memROM~30 (
// Equation(s):
// \ROM1|memROM~30_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT [0])) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \ROM1|memROM~7_combout  & ( (\CPU|PC|DOUT [5] & 
// (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT[1]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~30 .extended_lut = "off";
defparam \ROM1|memROM~30 .lut_mask = 64'h0000000040400A00;
defparam \ROM1|memROM~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N49
dffeas \CPU|RET|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[6]~6 (
// Equation(s):
// \CPU|MUX2|saida_MUX[6]~6_combout  = ( \CPU|incrementaPC|Add0~25_sumout  & ( \CPU|decoderInstru|saida[9]~0_combout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((\CPU|RET|DOUT [6]))) # (\CPU|LDESV|saida[0]~0_combout  & (\ROM1|memROM~30_combout )) ) ) ) # ( 
// !\CPU|incrementaPC|Add0~25_sumout  & ( \CPU|decoderInstru|saida[9]~0_combout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((\CPU|RET|DOUT [6]))) # (\CPU|LDESV|saida[0]~0_combout  & (\ROM1|memROM~30_combout )) ) ) ) # ( \CPU|incrementaPC|Add0~25_sumout  & ( 
// !\CPU|decoderInstru|saida[9]~0_combout  & ( (!\CPU|LDESV|saida[0]~0_combout ) # (\ROM1|memROM~30_combout ) ) ) ) # ( !\CPU|incrementaPC|Add0~25_sumout  & ( !\CPU|decoderInstru|saida[9]~0_combout  & ( (\ROM1|memROM~30_combout  & 
// \CPU|LDESV|saida[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~30_combout ),
	.datac(!\CPU|RET|DOUT [6]),
	.datad(!\CPU|LDESV|saida[0]~0_combout ),
	.datae(!\CPU|incrementaPC|Add0~25_sumout ),
	.dataf(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[6]~6 .lut_mask = 64'h0033FF330F330F33;
defparam \CPU|MUX2|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N53
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \ROM1|memROM~19 (
// Equation(s):
// \ROM1|memROM~19_combout  = ( !\CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT [6] & \CPU|PC|DOUT [3]) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~19 .extended_lut = "off";
defparam \ROM1|memROM~19 .lut_mask = 64'h2222222200000000;
defparam \ROM1|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N15
cyclonev_lcell_comb \ROM1|memROM~21 (
// Equation(s):
// \ROM1|memROM~21_combout  = ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[6]~DUPLICATE_q )) # (\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT[6]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~21 .extended_lut = "off";
defparam \ROM1|memROM~21 .lut_mask = 64'h000000005F055F05;
defparam \ROM1|memROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N4
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \ROM1|memROM~20 (
// Equation(s):
// \ROM1|memROM~20_combout  = ( !\CPU|PC|DOUT [5] & ( !\CPU|PC|DOUT [7] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [8])) ) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT [5]),
	.dataf(!\CPU|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~20 .extended_lut = "off";
defparam \ROM1|memROM~20 .lut_mask = 64'h8080000000000000;
defparam \ROM1|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( !\CPU|PC|DOUT [5] & ( !\CPU|PC|DOUT [7] & ( (!\CPU|PC|DOUT [8] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT[0]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [5]),
	.dataf(!\CPU|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h0088000000000000;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \ROM1|memROM~18 (
// Equation(s):
// \ROM1|memROM~18_combout  = ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~18 .extended_lut = "off";
defparam \ROM1|memROM~18 .lut_mask = 64'h8000800000000000;
defparam \ROM1|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \ROM1|memROM~17 (
// Equation(s):
// \ROM1|memROM~17_combout  = ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~17 .extended_lut = "off";
defparam \ROM1|memROM~17 .lut_mask = 64'h0F0F0F0F00000000;
defparam \ROM1|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \ROM1|memROM~22 (
// Equation(s):
// \ROM1|memROM~22_combout  = ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~17_combout  & ( (!\ROM1|memROM~19_combout  & (((!\ROM1|memROM~20_combout )) # (\ROM1|memROM~21_combout ))) # (\ROM1|memROM~19_combout  & (!\ROM1|memROM~11_combout  & 
// ((!\ROM1|memROM~20_combout ) # (\ROM1|memROM~21_combout )))) ) ) ) # ( \ROM1|memROM~18_combout  & ( !\ROM1|memROM~17_combout  & ( (!\ROM1|memROM~19_combout  & (((!\ROM1|memROM~20_combout )) # (\ROM1|memROM~21_combout ))) # (\ROM1|memROM~19_combout  & 
// (!\ROM1|memROM~11_combout  & ((!\ROM1|memROM~20_combout ) # (\ROM1|memROM~21_combout )))) ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~17_combout  & ( (!\ROM1|memROM~19_combout  & (((!\ROM1|memROM~20_combout )) # (\ROM1|memROM~21_combout ))) # 
// (\ROM1|memROM~19_combout  & (!\ROM1|memROM~11_combout  & ((!\ROM1|memROM~20_combout ) # (\ROM1|memROM~21_combout )))) ) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~22 .extended_lut = "off";
defparam \ROM1|memROM~22 .lut_mask = 64'hF3A2F3A2F3A20000;
defparam \ROM1|memROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \CPU|decoderInstru|saida[2]~3 (
// Equation(s):
// \CPU|decoderInstru|saida[2]~3_combout  = ( !\ROM1|memROM~26_combout  & ( (\ROM1|memROM~22_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~22_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[2]~3 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[2]~3 .lut_mask = 64'h0030003000000000;
defparam \CPU|decoderInstru|saida[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \CPU|FLAG|DOUT~0 (
// Equation(s):
// \CPU|FLAG|DOUT~0_combout  = ( !\CPU|decoderInstru|saida[2]~3_combout  & ( \CPU|FLAG|DOUT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|FLAG|DOUT~q ),
	.datae(!\CPU|decoderInstru|saida[2]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~0 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~0 .lut_mask = 64'h00FF000000FF0000;
defparam \CPU|FLAG|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N3
cyclonev_lcell_comb \CPU|decoderInstru|saida~1 (
// Equation(s):
// \CPU|decoderInstru|saida~1_combout  = ( \ROM1|memROM~26_combout  & ( (\ROM1|memROM~16_combout  & (\ROM1|memROM~22_combout  & \ROM1|memROM~14_combout )) ) ) # ( !\ROM1|memROM~26_combout  & ( (!\ROM1|memROM~16_combout  & (!\ROM1|memROM~22_combout  & 
// !\ROM1|memROM~14_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~22_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida~1 .extended_lut = "off";
defparam \CPU|decoderInstru|saida~1 .lut_mask = 64'hC000C00000030003;
defparam \CPU|decoderInstru|saida~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \CPU|decoderInstru|saida[4]~2 (
// Equation(s):
// \CPU|decoderInstru|saida[4]~2_combout  = ( \CPU|decoderInstru|saida~1_combout  & ( (!\ROM1|memROM~22_combout ) # (((\ROM1|memROM~26_combout ) # (\ROM1|memROM~14_combout )) # (\ROM1|memROM~16_combout )) ) ) # ( !\CPU|decoderInstru|saida~1_combout  & ( 
// (\ROM1|memROM~22_combout  & (!\ROM1|memROM~16_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~26_combout ))) ) )

	.dataa(!\ROM1|memROM~22_combout ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[4]~2 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[4]~2 .lut_mask = 64'h00400040BFFFBFFF;
defparam \CPU|decoderInstru|saida[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \CPU|decoderInstru|saida~4 (
// Equation(s):
// \CPU|decoderInstru|saida~4_combout  = ( \ROM1|memROM~22_combout  & ( (\ROM1|memROM~14_combout  & (!\ROM1|memROM~26_combout  $ (\ROM1|memROM~16_combout ))) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~26_combout ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida~4 .extended_lut = "off";
defparam \CPU|decoderInstru|saida~4 .lut_mask = 64'h0000000050055005;
defparam \CPU|decoderInstru|saida~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \CPU|REGS|registrador~75feeder (
// Equation(s):
// \CPU|REGS|registrador~75feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~75feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \ROM1|memROM~34 (
// Equation(s):
// \ROM1|memROM~34_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2]) # (!\CPU|PC|DOUT[0]~DUPLICATE_q )))) # (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[5]~DUPLICATE_q )) # (\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~34 .extended_lut = "off";
defparam \ROM1|memROM~34 .lut_mask = 64'h70202C0800800080;
defparam \ROM1|memROM~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \ROM1|memROM~27 (
// Equation(s):
// \ROM1|memROM~27_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( \ROM1|memROM~34_combout  & ( (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [7]) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~27 .extended_lut = "off";
defparam \ROM1|memROM~27 .lut_mask = 64'h0000000088880000;
defparam \ROM1|memROM~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \RAM0|dado_out[0]~3 (
// Equation(s):
// \RAM0|dado_out[0]~3_combout  = ( \ROM1|memROM~7_combout  & ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT [2]))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~3 .extended_lut = "off";
defparam \RAM0|dado_out[0]~3 .lut_mask = 64'h0000004000000000;
defparam \RAM0|dado_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \hab_key0~0 (
// Equation(s):
// \hab_key0~0_combout  = ( \ROM1|memROM~22_combout  & ( \ROM1|memROM~16_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~26_combout  & \RAM0|dado_out[0]~3_combout ))) ) ) ) # ( \ROM1|memROM~22_combout  & ( 
// !\ROM1|memROM~16_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM0|dado_out[0]~3_combout  & ((\ROM1|memROM~26_combout ) # (\ROM1|memROM~14_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~26_combout ),
	.datad(!\RAM0|dado_out[0]~3_combout ),
	.datae(!\ROM1|memROM~22_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_key0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_key0~0 .extended_lut = "off";
defparam \hab_key0~0 .lut_mask = 64'h0000002A00000080;
defparam \hab_key0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \DEC1|Mux3~0 (
// Equation(s):
// \DEC1|Mux3~0_combout  = ( \CPU|PC|DOUT [1] & ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) ) # ( !\CPU|PC|DOUT [1] & ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT [5] & 
// (\CPU|PC|DOUT[6]~DUPLICATE_q )) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT [0]))) ) ) )

	.dataa(!\CPU|PC|DOUT [5]),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|Mux3~0 .extended_lut = "off";
defparam \DEC1|Mux3~0 .lut_mask = 64'h0000000022262020;
defparam \DEC1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \key0|saida[1]~7 (
// Equation(s):
// \key0|saida[1]~7_combout  = ( \ROM1|memROM~22_combout  & ( \ROM1|memROM~26_combout  & ( (!\ROM1|memROM~16_combout  & ((\DEC1|Mux3~0_combout ) # (\ROM1|memROM~28_combout ))) ) ) ) # ( \ROM1|memROM~22_combout  & ( !\ROM1|memROM~26_combout  & ( 
// (!\ROM1|memROM~28_combout  & (\DEC1|Mux3~0_combout  & (!\ROM1|memROM~16_combout  $ (!\ROM1|memROM~14_combout )))) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~16_combout  $ (!\ROM1|memROM~14_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\DEC1|Mux3~0_combout ),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~22_combout ),
	.dataf(!\ROM1|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[1]~7 .extended_lut = "off";
defparam \key0|saida[1]~7 .lut_mask = 64'h0000077000007070;
defparam \key0|saida[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \RAM0|process_0~0 (
// Equation(s):
// \RAM0|process_0~0_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[6]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [5])))) 
// # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (((!\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [0])))) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT [5])) # 
// (\CPU|PC|DOUT[6]~DUPLICATE_q  & ((!\CPU|PC|DOUT [5]))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|process_0~0 .extended_lut = "off";
defparam \RAM0|process_0~0 .lut_mask = 64'h0000000038387028;
defparam \RAM0|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N21
cyclonev_lcell_comb \RAM0|dado_out~1 (
// Equation(s):
// \RAM0|dado_out~1_combout  = ( \ROM1|memROM~16_combout  & ( (\ROM1|memROM~22_combout  & (!\ROM1|memROM~14_combout  & (!\RAM0|process_0~0_combout  & !\ROM1|memROM~26_combout ))) ) ) # ( !\ROM1|memROM~16_combout  & ( (\ROM1|memROM~22_combout  & 
// (!\RAM0|process_0~0_combout  & ((\ROM1|memROM~26_combout ) # (\ROM1|memROM~14_combout )))) ) )

	.dataa(!\ROM1|memROM~22_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\RAM0|process_0~0_combout ),
	.datad(!\ROM1|memROM~26_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out~1 .extended_lut = "off";
defparam \RAM0|dado_out~1 .lut_mask = 64'h1050105040004000;
defparam \RAM0|dado_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N21
cyclonev_lcell_comb \key0|saida[1]~8 (
// Equation(s):
// \key0|saida[1]~8_combout  = ( \key0|saida[1]~7_combout  & ( \RAM0|dado_out~1_combout  ) ) # ( !\key0|saida[1]~7_combout  & ( \RAM0|dado_out~1_combout  ) ) # ( \key0|saida[1]~7_combout  & ( !\RAM0|dado_out~1_combout  ) ) # ( !\key0|saida[1]~7_combout  & ( 
// !\RAM0|dado_out~1_combout  & ( (!\ROM1|memROM~27_combout  & (\hab_key0~0_combout  & ((!\ROM1|memROM~9_combout ) # (\ROM1|memROM~8_combout )))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\hab_key0~0_combout ),
	.datae(!\key0|saida[1]~7_combout ),
	.dataf(!\RAM0|dado_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[1]~8 .extended_lut = "off";
defparam \key0|saida[1]~8 .lut_mask = 64'h00C4FFFFFFFFFFFF;
defparam \key0|saida[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[3]~4 (
// Equation(s):
// \CPU|MUX1|saida_MUX[3]~4_combout  = ( \key0|saida[1]~8_combout  & ( (!\CPU|decoderInstru|saida~1_combout ) # (!\ROM1|memROM~28_combout ) ) ) # ( !\key0|saida[1]~8_combout  & ( (\CPU|decoderInstru|saida~1_combout  & !\ROM1|memROM~28_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decoderInstru|saida~1_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(gnd),
	.dataf(!\key0|saida[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[3]~4 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[3]~4 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \CPU|MUX1|saida_MUX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N45
cyclonev_lcell_comb \RAM4|dado_out~0 (
// Equation(s):
// \RAM4|dado_out~0_combout  = ( \ROM1|memROM~22_combout  & ( \ROM1|memROM~26_combout  & ( (\DEC1|Mux3~0_combout  & !\ROM1|memROM~16_combout ) ) ) ) # ( \ROM1|memROM~22_combout  & ( !\ROM1|memROM~26_combout  & ( (\DEC1|Mux3~0_combout  & 
// (!\ROM1|memROM~16_combout  $ (!\ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\DEC1|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~22_combout ),
	.dataf(!\ROM1|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out~0 .extended_lut = "off";
defparam \RAM4|dado_out~0 .lut_mask = 64'h0000055000005050;
defparam \RAM4|dado_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \key0|saida[7]~36 (
// Equation(s):
// \key0|saida[7]~36_combout  = ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout  & (!\ROM1|memROM~27_combout  & \hab_key0~0_combout )) ) ) # ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & (\hab_key0~0_combout  & ((!\SW[7]~input_o ) # 
// (\ROM1|memROM~8_combout )))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\SW[7]~input_o ),
	.datad(!\hab_key0~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[7]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[7]~36 .extended_lut = "off";
defparam \key0|saida[7]~36 .lut_mask = 64'h00C400C400440044;
defparam \key0|saida[7]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \RAM0|ram~795 (
// Equation(s):
// \RAM0|ram~795_combout  = ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout  & (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~28_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~795 .extended_lut = "off";
defparam \RAM0|ram~795 .lut_mask = 64'h0000004000000000;
defparam \RAM0|ram~795 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \RAM0|process_0~1 (
// Equation(s):
// \RAM0|process_0~1_combout  = ( !\RAM0|process_0~0_combout  & ( (!\ROM1|memROM~22_combout  & (!\ROM1|memROM~16_combout  & (\ROM1|memROM~26_combout  & !\ROM1|memROM~14_combout ))) ) )

	.dataa(!\ROM1|memROM~22_combout ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~26_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\RAM0|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|process_0~1 .extended_lut = "off";
defparam \RAM0|process_0~1 .lut_mask = 64'h0800080000000000;
defparam \RAM0|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N48
cyclonev_lcell_comb \RAM0|ram~796 (
// Equation(s):
// \RAM0|ram~796_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~795_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~795_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~796 .extended_lut = "off";
defparam \RAM0|ram~796 .lut_mask = 64'h0000333300003333;
defparam \RAM0|ram~796 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N55
dffeas \RAM0|ram~304 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~304 .is_wysiwyg = "true";
defparam \RAM0|ram~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \RAM0|ram~793 (
// Equation(s):
// \RAM0|ram~793_combout  = ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~29_combout  & (\ROM1|memROM~8_combout  & !\ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~793 .extended_lut = "off";
defparam \RAM0|ram~793 .lut_mask = 64'h0000080000000000;
defparam \RAM0|ram~793 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N57
cyclonev_lcell_comb \RAM0|ram~794 (
// Equation(s):
// \RAM0|ram~794_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~793_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~793_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~794 .extended_lut = "off";
defparam \RAM0|ram~794 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~794 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N34
dffeas \RAM0|ram~288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~288 .is_wysiwyg = "true";
defparam \RAM0|ram~288 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \RAM0|ram~801 (
// Equation(s):
// \RAM0|ram~801_combout  = ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout  & (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~801 .extended_lut = "off";
defparam \RAM0|ram~801 .lut_mask = 64'h0000004000000000;
defparam \RAM0|ram~801 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N45
cyclonev_lcell_comb \RAM0|ram~802 (
// Equation(s):
// \RAM0|ram~802_combout  = ( \RAM0|ram~801_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(!\RAM0|process_0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~801_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~802 .extended_lut = "off";
defparam \RAM0|ram~802 .lut_mask = 64'h0000000055555555;
defparam \RAM0|ram~802 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N29
dffeas \RAM0|ram~320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~320 .is_wysiwyg = "true";
defparam \RAM0|ram~320 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \RAM0|ram~803 (
// Equation(s):
// \RAM0|ram~803_combout  = ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~27_combout  & (\ROM1|memROM~9_combout  & (!\ROM1|memROM~29_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~803_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~803 .extended_lut = "off";
defparam \RAM0|ram~803 .lut_mask = 64'h0000000000100000;
defparam \RAM0|ram~803 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \RAM0|ram~804 (
// Equation(s):
// \RAM0|ram~804_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~803_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~803_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~804 .extended_lut = "off";
defparam \RAM0|ram~804 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~804 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \RAM0|ram~336 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~336 .is_wysiwyg = "true";
defparam \RAM0|ram~336 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \RAM0|ram~683 (
// Equation(s):
// \RAM0|ram~683_combout  = ( \RAM0|ram~336_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM0|ram~304_q ) ) ) ) # ( !\RAM0|ram~336_q  & ( \ROM1|memROM~27_combout  & ( (\RAM0|ram~304_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM0|ram~336_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM0|ram~288_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~320_q ))) ) ) ) # ( !\RAM0|ram~336_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~10_combout  & 
// (\RAM0|ram~288_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~320_q ))) ) ) )

	.dataa(!\RAM0|ram~304_q ),
	.datab(!\RAM0|ram~288_q ),
	.datac(!\RAM0|ram~320_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~336_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~683 .extended_lut = "off";
defparam \RAM0|ram~683 .lut_mask = 64'h330F330F550055FF;
defparam \RAM0|ram~683 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N3
cyclonev_lcell_comb \RAM0|ram~296feeder (
// Equation(s):
// \RAM0|ram~296feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~296feeder .extended_lut = "off";
defparam \RAM0|ram~296feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \RAM0|ram~769 (
// Equation(s):
// \RAM0|ram~769_combout  = ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & (!\ROM1|memROM~28_combout  & !\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~769_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~769 .extended_lut = "off";
defparam \RAM0|ram~769 .lut_mask = 64'h0000000020000000;
defparam \RAM0|ram~769 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \RAM0|ram~770 (
// Equation(s):
// \RAM0|ram~770_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~769_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~769_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~770 .extended_lut = "off";
defparam \RAM0|ram~770 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~770 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N4
dffeas \RAM0|ram~296 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~296 .is_wysiwyg = "true";
defparam \RAM0|ram~296 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N27
cyclonev_lcell_comb \RAM0|ram~280feeder (
// Equation(s):
// \RAM0|ram~280feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~280feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~280feeder .extended_lut = "off";
defparam \RAM0|ram~280feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~280feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N48
cyclonev_lcell_comb \RAM0|ram~761 (
// Equation(s):
// \RAM0|ram~761_combout  = ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~29_combout  & \ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~761_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~761 .extended_lut = "off";
defparam \RAM0|ram~761 .lut_mask = 64'h0080000000000000;
defparam \RAM0|ram~761 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \RAM0|ram~762 (
// Equation(s):
// \RAM0|ram~762_combout  = (\RAM0|process_0~1_combout  & \RAM0|ram~761_combout )

	.dataa(gnd),
	.datab(!\RAM0|process_0~1_combout ),
	.datac(!\RAM0|ram~761_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~762 .extended_lut = "off";
defparam \RAM0|ram~762 .lut_mask = 64'h0303030303030303;
defparam \RAM0|ram~762 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N28
dffeas \RAM0|ram~280 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~280 .is_wysiwyg = "true";
defparam \RAM0|ram~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \RAM0|ram~312feeder (
// Equation(s):
// \RAM0|ram~312feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~312feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~312feeder .extended_lut = "off";
defparam \RAM0|ram~312feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~312feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \RAM0|ram~763 (
// Equation(s):
// \RAM0|ram~763_combout  = ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~10_combout  & (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout  & !\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~763 .extended_lut = "off";
defparam \RAM0|ram~763 .lut_mask = 64'h0000400000000000;
defparam \RAM0|ram~763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \RAM0|ram~764 (
// Equation(s):
// \RAM0|ram~764_combout  = ( \RAM0|ram~763_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(!\RAM0|ram~763_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~764 .extended_lut = "off";
defparam \RAM0|ram~764 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM0|ram~764 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N34
dffeas \RAM0|ram~312 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~312 .is_wysiwyg = "true";
defparam \RAM0|ram~312 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \RAM0|ram~771 (
// Equation(s):
// \RAM0|ram~771_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~9_combout  & !\ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~771 .extended_lut = "off";
defparam \RAM0|ram~771 .lut_mask = 64'h0000000000004000;
defparam \RAM0|ram~771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \RAM0|ram~772 (
// Equation(s):
// \RAM0|ram~772_combout  = ( \RAM0|ram~771_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~771_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~772 .extended_lut = "off";
defparam \RAM0|ram~772 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~772 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N17
dffeas \RAM0|ram~328 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~328 .is_wysiwyg = "true";
defparam \RAM0|ram~328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \RAM0|ram~681 (
// Equation(s):
// \RAM0|ram~681_combout  = ( \RAM0|ram~328_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~312_q ) ) ) ) # ( !\RAM0|ram~328_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~312_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~328_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~280_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~296_q )) ) ) ) # ( !\RAM0|ram~328_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~280_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~296_q )) ) ) )

	.dataa(!\RAM0|ram~296_q ),
	.datab(!\RAM0|ram~280_q ),
	.datac(!\RAM0|ram~312_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~328_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~681 .extended_lut = "off";
defparam \RAM0|ram~681 .lut_mask = 64'h335533550F000FFF;
defparam \RAM0|ram~681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N21
cyclonev_lcell_comb \RAM0|ram~440feeder (
// Equation(s):
// \RAM0|ram~440feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~440feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~440feeder .extended_lut = "off";
defparam \RAM0|ram~440feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~440feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \RAM0|ram~767 (
// Equation(s):
// \RAM0|ram~767_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~9_combout  & \ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~767 .extended_lut = "off";
defparam \RAM0|ram~767 .lut_mask = 64'h0000000000000080;
defparam \RAM0|ram~767 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \RAM0|ram~768 (
// Equation(s):
// \RAM0|ram~768_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~767_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM0|ram~767_combout ),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~768 .extended_lut = "off";
defparam \RAM0|ram~768 .lut_mask = 64'h000000FF000000FF;
defparam \RAM0|ram~768 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas \RAM0|ram~440 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~440 .is_wysiwyg = "true";
defparam \RAM0|ram~440 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N9
cyclonev_lcell_comb \RAM0|ram~408feeder (
// Equation(s):
// \RAM0|ram~408feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~408feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~408feeder .extended_lut = "off";
defparam \RAM0|ram~408feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~408feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \RAM0|ram~765 (
// Equation(s):
// \RAM0|ram~765_combout  = ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout  & \ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~765_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~765 .extended_lut = "off";
defparam \RAM0|ram~765 .lut_mask = 64'h0008000000000000;
defparam \RAM0|ram~765 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N3
cyclonev_lcell_comb \RAM0|ram~766 (
// Equation(s):
// \RAM0|ram~766_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~765_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~765_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~766 .extended_lut = "off";
defparam \RAM0|ram~766 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~766 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N10
dffeas \RAM0|ram~408 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~408 .is_wysiwyg = "true";
defparam \RAM0|ram~408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N15
cyclonev_lcell_comb \RAM0|ram~424feeder (
// Equation(s):
// \RAM0|ram~424feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~424feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~424feeder .extended_lut = "off";
defparam \RAM0|ram~424feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~424feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \RAM0|ram~773 (
// Equation(s):
// \RAM0|ram~773_combout  = ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~29_combout  & (\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & !\ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~773_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~773 .extended_lut = "off";
defparam \RAM0|ram~773 .lut_mask = 64'h0000100000000000;
defparam \RAM0|ram~773 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N36
cyclonev_lcell_comb \RAM0|ram~774 (
// Equation(s):
// \RAM0|ram~774_combout  = ( \RAM0|ram~773_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|process_0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~773_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~774 .extended_lut = "off";
defparam \RAM0|ram~774 .lut_mask = 64'h0000333300003333;
defparam \RAM0|ram~774 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N16
dffeas \RAM0|ram~424 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~424 .is_wysiwyg = "true";
defparam \RAM0|ram~424 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \RAM0|ram~775 (
// Equation(s):
// \RAM0|ram~775_combout  = ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~27_combout  & (!\ROM1|memROM~9_combout  & (\ROM1|memROM~8_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~775 .extended_lut = "off";
defparam \RAM0|ram~775 .lut_mask = 64'h0000000000040000;
defparam \RAM0|ram~775 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \RAM0|ram~776 (
// Equation(s):
// \RAM0|ram~776_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~775_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~775_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~776 .extended_lut = "off";
defparam \RAM0|ram~776 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~776 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N32
dffeas \RAM0|ram~456 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~456 .is_wysiwyg = "true";
defparam \RAM0|ram~456 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N30
cyclonev_lcell_comb \RAM0|ram~682 (
// Equation(s):
// \RAM0|ram~682_combout  = ( \RAM0|ram~456_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~440_q ) ) ) ) # ( !\RAM0|ram~456_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~440_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~456_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~408_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~424_q ))) ) ) ) # ( !\RAM0|ram~456_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM0|ram~408_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~424_q ))) ) ) )

	.dataa(!\RAM0|ram~440_q ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM0|ram~408_q ),
	.datad(!\RAM0|ram~424_q ),
	.datae(!\RAM0|ram~456_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~682 .extended_lut = "off";
defparam \RAM0|ram~682 .lut_mask = 64'h0C3F0C3F44447777;
defparam \RAM0|ram~682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N27
cyclonev_lcell_comb \RAM0|ram~432feeder (
// Equation(s):
// \RAM0|ram~432feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~432feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~432feeder .extended_lut = "off";
defparam \RAM0|ram~432feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~432feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N51
cyclonev_lcell_comb \RAM0|ram~811 (
// Equation(s):
// \RAM0|ram~811_combout  = ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & (\ROM1|memROM~29_combout  & \ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~811_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~811 .extended_lut = "off";
defparam \RAM0|ram~811 .lut_mask = 64'h0000000400000000;
defparam \RAM0|ram~811 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N57
cyclonev_lcell_comb \RAM0|ram~812 (
// Equation(s):
// \RAM0|ram~812_combout  = ( \RAM0|ram~811_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~811_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~812 .extended_lut = "off";
defparam \RAM0|ram~812 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~812 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N28
dffeas \RAM0|ram~432 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~432 .is_wysiwyg = "true";
defparam \RAM0|ram~432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \RAM0|ram~416feeder (
// Equation(s):
// \RAM0|ram~416feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~416feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~416feeder .extended_lut = "off";
defparam \RAM0|ram~416feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~416feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N48
cyclonev_lcell_comb \RAM0|ram~809 (
// Equation(s):
// \RAM0|ram~809_combout  = ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~8_combout  & !\ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~809 .extended_lut = "off";
defparam \RAM0|ram~809 .lut_mask = 64'h0000000004000000;
defparam \RAM0|ram~809 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \RAM0|ram~810 (
// Equation(s):
// \RAM0|ram~810_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~809_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~809_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~810 .extended_lut = "off";
defparam \RAM0|ram~810 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~810 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N28
dffeas \RAM0|ram~416 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~416 .is_wysiwyg = "true";
defparam \RAM0|ram~416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \RAM0|ram~448feeder (
// Equation(s):
// \RAM0|ram~448feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~448feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~448feeder .extended_lut = "off";
defparam \RAM0|ram~448feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~448feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \RAM0|ram~817 (
// Equation(s):
// \RAM0|ram~817_combout  = ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~29_combout  & (\ROM1|memROM~8_combout  & (!\ROM1|memROM~27_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~817 .extended_lut = "off";
defparam \RAM0|ram~817 .lut_mask = 64'h0000001000000000;
defparam \RAM0|ram~817 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \RAM0|ram~818 (
// Equation(s):
// \RAM0|ram~818_combout  = ( \RAM0|ram~817_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~817_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~818 .extended_lut = "off";
defparam \RAM0|ram~818 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~818 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N23
dffeas \RAM0|ram~448 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~448 .is_wysiwyg = "true";
defparam \RAM0|ram~448 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \RAM0|ram~819 (
// Equation(s):
// \RAM0|ram~819_combout  = ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~27_combout  & (\ROM1|memROM~8_combout  & (\ROM1|memROM~9_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~819_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~819 .extended_lut = "off";
defparam \RAM0|ram~819 .lut_mask = 64'h0000000100000000;
defparam \RAM0|ram~819 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \RAM0|ram~820 (
// Equation(s):
// \RAM0|ram~820_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~819_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~819_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~820 .extended_lut = "off";
defparam \RAM0|ram~820 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~820 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N44
dffeas \RAM0|ram~464 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~464 .is_wysiwyg = "true";
defparam \RAM0|ram~464 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N42
cyclonev_lcell_comb \RAM0|ram~684 (
// Equation(s):
// \RAM0|ram~684_combout  = ( \RAM0|ram~464_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~448_q ) ) ) ) # ( !\RAM0|ram~464_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~448_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~464_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~416_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~432_q )) ) ) ) # ( !\RAM0|ram~464_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~416_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~432_q )) ) ) )

	.dataa(!\RAM0|ram~432_q ),
	.datab(!\RAM0|ram~416_q ),
	.datac(!\RAM0|ram~448_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~464_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~684 .extended_lut = "off";
defparam \RAM0|ram~684 .lut_mask = 64'h335533550F000FFF;
defparam \RAM0|ram~684 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \RAM0|ram~685 (
// Equation(s):
// \RAM0|ram~685_combout  = ( \RAM0|ram~682_combout  & ( \RAM0|ram~684_combout  & ( ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~681_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~683_combout ))) # (\ROM1|memROM~29_combout ) ) ) ) # ( !\RAM0|ram~682_combout 
//  & ( \RAM0|ram~684_combout  & ( (!\ROM1|memROM~9_combout  & (!\ROM1|memROM~29_combout  & ((\RAM0|ram~681_combout )))) # (\ROM1|memROM~9_combout  & (((\RAM0|ram~683_combout )) # (\ROM1|memROM~29_combout ))) ) ) ) # ( \RAM0|ram~682_combout  & ( 
// !\RAM0|ram~684_combout  & ( (!\ROM1|memROM~9_combout  & (((\RAM0|ram~681_combout )) # (\ROM1|memROM~29_combout ))) # (\ROM1|memROM~9_combout  & (!\ROM1|memROM~29_combout  & (\RAM0|ram~683_combout ))) ) ) ) # ( !\RAM0|ram~682_combout  & ( 
// !\RAM0|ram~684_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~681_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~683_combout )))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM0|ram~683_combout ),
	.datad(!\RAM0|ram~681_combout ),
	.datae(!\RAM0|ram~682_combout ),
	.dataf(!\RAM0|ram~684_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~685 .extended_lut = "off";
defparam \RAM0|ram~685 .lut_mask = 64'h048C26AE159D37BF;
defparam \RAM0|ram~685 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \RAM0|ram~717 (
// Equation(s):
// \RAM0|ram~717_combout  = ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (\ROM1|memROM~29_combout  & (!\ROM1|memROM~10_combout  & \ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~717_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~717 .extended_lut = "off";
defparam \RAM0|ram~717 .lut_mask = 64'h0020000000000000;
defparam \RAM0|ram~717 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \RAM0|ram~718 (
// Equation(s):
// \RAM0|ram~718_combout  = ( \RAM0|ram~717_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~717_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~718 .extended_lut = "off";
defparam \RAM0|ram~718 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~718 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N28
dffeas \RAM0|ram~216 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~216 .is_wysiwyg = "true";
defparam \RAM0|ram~216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N6
cyclonev_lcell_comb \RAM0|ram~713 (
// Equation(s):
// \RAM0|ram~713_combout  = ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & (!\ROM1|memROM~27_combout  & !\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~713_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~713 .extended_lut = "off";
defparam \RAM0|ram~713 .lut_mask = 64'h2000000000000000;
defparam \RAM0|ram~713 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \RAM0|ram~714 (
// Equation(s):
// \RAM0|ram~714_combout  = ( \RAM0|ram~713_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|process_0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~713_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~714 .extended_lut = "off";
defparam \RAM0|ram~714 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~714 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N4
dffeas \RAM0|ram~88 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~88 .is_wysiwyg = "true";
defparam \RAM0|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N36
cyclonev_lcell_comb \RAM0|ram~715 (
// Equation(s):
// \RAM0|ram~715_combout  = ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & (!\ROM1|memROM~8_combout  & !\ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~715 .extended_lut = "off";
defparam \RAM0|ram~715 .lut_mask = 64'h0000200000000000;
defparam \RAM0|ram~715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N21
cyclonev_lcell_comb \RAM0|ram~716 (
// Equation(s):
// \RAM0|ram~716_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~715_combout  ) )

	.dataa(!\RAM0|ram~715_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~716 .extended_lut = "off";
defparam \RAM0|ram~716 .lut_mask = 64'h0000555500005555;
defparam \RAM0|ram~716 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N58
dffeas \RAM0|ram~104 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~104 .is_wysiwyg = "true";
defparam \RAM0|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \RAM0|ram~719 (
// Equation(s):
// \RAM0|ram~719_combout  = ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~9_combout  & (!\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & \ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~719 .extended_lut = "off";
defparam \RAM0|ram~719 .lut_mask = 64'h0000000800000000;
defparam \RAM0|ram~719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N45
cyclonev_lcell_comb \RAM0|ram~720 (
// Equation(s):
// \RAM0|ram~720_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~719_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~719_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~720 .extended_lut = "off";
defparam \RAM0|ram~720 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~720 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N31
dffeas \RAM0|ram~232 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~232 .is_wysiwyg = "true";
defparam \RAM0|ram~232 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \RAM0|ram~686 (
// Equation(s):
// \RAM0|ram~686_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~232_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~216_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~104_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~88_q  ) ) )

	.dataa(!\RAM0|ram~216_q ),
	.datab(!\RAM0|ram~88_q ),
	.datac(!\RAM0|ram~104_q ),
	.datad(!\RAM0|ram~232_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~686 .extended_lut = "off";
defparam \RAM0|ram~686 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM0|ram~686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \RAM0|ram~725 (
// Equation(s):
// \RAM0|ram~725_combout  = ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~9_combout  & \ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~725 .extended_lut = "off";
defparam \RAM0|ram~725 .lut_mask = 64'h0000000000400000;
defparam \RAM0|ram~725 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \RAM0|ram~726 (
// Equation(s):
// \RAM0|ram~726_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~725_combout  ) )

	.dataa(!\RAM0|ram~725_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~726 .extended_lut = "off";
defparam \RAM0|ram~726 .lut_mask = 64'h0000000055555555;
defparam \RAM0|ram~726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N52
dffeas \RAM0|ram~248 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~248 .is_wysiwyg = "true";
defparam \RAM0|ram~248 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N42
cyclonev_lcell_comb \RAM0|ram~721 (
// Equation(s):
// \RAM0|ram~721_combout  = ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~8_combout  & \ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~721 .extended_lut = "off";
defparam \RAM0|ram~721 .lut_mask = 64'h0000008000000000;
defparam \RAM0|ram~721 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N15
cyclonev_lcell_comb \RAM0|ram~722 (
// Equation(s):
// \RAM0|ram~722_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~721_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~721_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~722 .extended_lut = "off";
defparam \RAM0|ram~722 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~722 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N40
dffeas \RAM0|ram~120 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~120 .is_wysiwyg = "true";
defparam \RAM0|ram~120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N36
cyclonev_lcell_comb \RAM0|ram~136feeder (
// Equation(s):
// \RAM0|ram~136feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~136feeder .extended_lut = "off";
defparam \RAM0|ram~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N30
cyclonev_lcell_comb \RAM0|ram~723 (
// Equation(s):
// \RAM0|ram~723_combout  = ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~8_combout  & ( (\ROM1|memROM~10_combout  & (!\ROM1|memROM~29_combout  & (\ROM1|memROM~27_combout  & !\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~723 .extended_lut = "off";
defparam \RAM0|ram~723 .lut_mask = 64'h0000040000000000;
defparam \RAM0|ram~723 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N12
cyclonev_lcell_comb \RAM0|ram~724 (
// Equation(s):
// \RAM0|ram~724_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~723_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~723_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~724 .extended_lut = "off";
defparam \RAM0|ram~724 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N37
dffeas \RAM0|ram~136 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~136 .is_wysiwyg = "true";
defparam \RAM0|ram~136 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N9
cyclonev_lcell_comb \RAM0|ram~727 (
// Equation(s):
// \RAM0|ram~727_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~27_combout  & (!\ROM1|memROM~9_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~727 .extended_lut = "off";
defparam \RAM0|ram~727 .lut_mask = 64'h0000000000000020;
defparam \RAM0|ram~727 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \RAM0|ram~728 (
// Equation(s):
// \RAM0|ram~728_combout  = ( \RAM0|ram~727_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~727_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~728 .extended_lut = "off";
defparam \RAM0|ram~728 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N43
dffeas \RAM0|ram~264 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~264 .is_wysiwyg = "true";
defparam \RAM0|ram~264 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N0
cyclonev_lcell_comb \RAM0|ram~687 (
// Equation(s):
// \RAM0|ram~687_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~264_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~248_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~136_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~120_q  ) ) )

	.dataa(!\RAM0|ram~248_q ),
	.datab(!\RAM0|ram~120_q ),
	.datac(!\RAM0|ram~136_q ),
	.datad(!\RAM0|ram~264_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~687 .extended_lut = "off";
defparam \RAM0|ram~687 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM0|ram~687 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \RAM0|ram~751 (
// Equation(s):
// \RAM0|ram~751_combout  = ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~27_combout  & (\ROM1|memROM~28_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~751 .extended_lut = "off";
defparam \RAM0|ram~751 .lut_mask = 64'h0000000000020000;
defparam \RAM0|ram~751 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \RAM0|ram~752 (
// Equation(s):
// \RAM0|ram~752_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~751_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~751_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~752 .extended_lut = "off";
defparam \RAM0|ram~752 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~752 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N44
dffeas \RAM0|ram~144 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~144 .is_wysiwyg = "true";
defparam \RAM0|ram~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N39
cyclonev_lcell_comb \RAM0|ram~759 (
// Equation(s):
// \RAM0|ram~759_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~29_combout  & (!\ROM1|memROM~8_combout  & (\ROM1|memROM~27_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~759 .extended_lut = "off";
defparam \RAM0|ram~759 .lut_mask = 64'h0000000000000004;
defparam \RAM0|ram~759 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \RAM0|ram~760 (
// Equation(s):
// \RAM0|ram~760_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~759_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~759_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~760 .extended_lut = "off";
defparam \RAM0|ram~760 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~760 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N19
dffeas \RAM0|ram~272 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~272 .is_wysiwyg = "true";
defparam \RAM0|ram~272 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \RAM0|ram~747 (
// Equation(s):
// \RAM0|ram~747_combout  = ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( (\ROM1|memROM~28_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~10_combout  & !\ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~747 .extended_lut = "off";
defparam \RAM0|ram~747 .lut_mask = 64'h0000040000000000;
defparam \RAM0|ram~747 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N6
cyclonev_lcell_comb \RAM0|ram~748 (
// Equation(s):
// \RAM0|ram~748_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~747_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~747_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~748 .extended_lut = "off";
defparam \RAM0|ram~748 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~748 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N37
dffeas \RAM0|ram~128 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~128 .is_wysiwyg = "true";
defparam \RAM0|ram~128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \RAM0|ram~755 (
// Equation(s):
// \RAM0|ram~755_combout  = ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & (\ROM1|memROM~9_combout  & (\ROM1|memROM~10_combout  & \ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~755 .extended_lut = "off";
defparam \RAM0|ram~755 .lut_mask = 64'h0000000000020000;
defparam \RAM0|ram~755 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \RAM0|ram~756 (
// Equation(s):
// \RAM0|ram~756_combout  = ( \RAM0|ram~755_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~755_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~756 .extended_lut = "off";
defparam \RAM0|ram~756 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~756 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N4
dffeas \RAM0|ram~256 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~256 .is_wysiwyg = "true";
defparam \RAM0|ram~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N51
cyclonev_lcell_comb \RAM0|ram~689 (
// Equation(s):
// \RAM0|ram~689_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~272_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~256_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~144_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~128_q  ) ) )

	.dataa(!\RAM0|ram~144_q ),
	.datab(!\RAM0|ram~272_q ),
	.datac(!\RAM0|ram~128_q ),
	.datad(!\RAM0|ram~256_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~689 .extended_lut = "off";
defparam \RAM0|ram~689 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM0|ram~689 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N27
cyclonev_lcell_comb \RAM0|ram~745 (
// Equation(s):
// \RAM0|ram~745_combout  = ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~28_combout  & !\ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~745 .extended_lut = "off";
defparam \RAM0|ram~745 .lut_mask = 64'h0000000008000000;
defparam \RAM0|ram~745 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \RAM0|ram~746 (
// Equation(s):
// \RAM0|ram~746_combout  = ( \RAM0|ram~745_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|process_0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~745_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~746 .extended_lut = "off";
defparam \RAM0|ram~746 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~746 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N23
dffeas \RAM0|ram~96 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~96 .is_wysiwyg = "true";
defparam \RAM0|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \RAM0|ram~757 (
// Equation(s):
// \RAM0|ram~757_combout  = ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~28_combout  & (\ROM1|memROM~27_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~757 .extended_lut = "off";
defparam \RAM0|ram~757 .lut_mask = 64'h0000000200000000;
defparam \RAM0|ram~757 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \RAM0|ram~758 (
// Equation(s):
// \RAM0|ram~758_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~757_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~757_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~758 .extended_lut = "off";
defparam \RAM0|ram~758 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~758 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N8
dffeas \RAM0|ram~240 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~240 .is_wysiwyg = "true";
defparam \RAM0|ram~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \RAM0|ram~749 (
// Equation(s):
// \RAM0|ram~749_combout  = ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~9_combout  & (!\ROM1|memROM~10_combout  & (\ROM1|memROM~28_combout  & !\ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~749 .extended_lut = "off";
defparam \RAM0|ram~749 .lut_mask = 64'h0000000004000000;
defparam \RAM0|ram~749 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N9
cyclonev_lcell_comb \RAM0|ram~750 (
// Equation(s):
// \RAM0|ram~750_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~749_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~749_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~750 .extended_lut = "off";
defparam \RAM0|ram~750 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N20
dffeas \RAM0|ram~112 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~112 .is_wysiwyg = "true";
defparam \RAM0|ram~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \RAM0|ram~753 (
// Equation(s):
// \RAM0|ram~753_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~28_combout  & (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & !\ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~753_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~753 .extended_lut = "off";
defparam \RAM0|ram~753 .lut_mask = 64'h0000000000004000;
defparam \RAM0|ram~753 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \RAM0|ram~754 (
// Equation(s):
// \RAM0|ram~754_combout  = ( \RAM0|ram~753_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~753_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~754 .extended_lut = "off";
defparam \RAM0|ram~754 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~754 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N16
dffeas \RAM0|ram~224 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~224 .is_wysiwyg = "true";
defparam \RAM0|ram~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N9
cyclonev_lcell_comb \RAM0|ram~688 (
// Equation(s):
// \RAM0|ram~688_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~240_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~224_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~112_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~96_q  ) ) )

	.dataa(!\RAM0|ram~96_q ),
	.datab(!\RAM0|ram~240_q ),
	.datac(!\RAM0|ram~112_q ),
	.datad(!\RAM0|ram~224_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~688 .extended_lut = "off";
defparam \RAM0|ram~688 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM0|ram~688 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \RAM0|ram~690 (
// Equation(s):
// \RAM0|ram~690_combout  = ( \RAM0|ram~689_combout  & ( \RAM0|ram~688_combout  & ( ((!\ROM1|memROM~10_combout  & (\RAM0|ram~686_combout )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~687_combout )))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM0|ram~689_combout  & ( \RAM0|ram~688_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~10_combout  & (\RAM0|ram~686_combout )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~687_combout ))))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~10_combout 
// )))) ) ) ) # ( \RAM0|ram~689_combout  & ( !\RAM0|ram~688_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~10_combout  & (\RAM0|ram~686_combout )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~687_combout ))))) # (\ROM1|memROM~9_combout  & 
// (((\ROM1|memROM~10_combout )))) ) ) ) # ( !\RAM0|ram~689_combout  & ( !\RAM0|ram~688_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~10_combout  & (\RAM0|ram~686_combout )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~687_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\RAM0|ram~686_combout ),
	.datac(!\RAM0|ram~687_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~689_combout ),
	.dataf(!\RAM0|ram~688_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~690 .extended_lut = "off";
defparam \RAM0|ram~690 .lut_mask = 64'h220A225F770A775F;
defparam \RAM0|ram~690 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N39
cyclonev_lcell_comb \RAM0|ram~779 (
// Equation(s):
// \RAM0|ram~779_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout  & \ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~779 .extended_lut = "off";
defparam \RAM0|ram~779 .lut_mask = 64'h0000000000000080;
defparam \RAM0|ram~779 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \RAM0|ram~780 (
// Equation(s):
// \RAM0|ram~780_combout  = ( \RAM0|ram~779_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(!\RAM0|process_0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~779_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~780 .extended_lut = "off";
defparam \RAM0|ram~780 .lut_mask = 64'h0000000055555555;
defparam \RAM0|ram~780 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N38
dffeas \RAM0|ram~376 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~376 .is_wysiwyg = "true";
defparam \RAM0|ram~376 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \RAM0|ram~777 (
// Equation(s):
// \RAM0|ram~777_combout  = ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & (\ROM1|memROM~8_combout  & (!\ROM1|memROM~10_combout  & !\ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~777 .extended_lut = "off";
defparam \RAM0|ram~777 .lut_mask = 64'h0000000020000000;
defparam \RAM0|ram~777 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \RAM0|ram~778 (
// Equation(s):
// \RAM0|ram~778_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~777_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~777_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~778 .extended_lut = "off";
defparam \RAM0|ram~778 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~778 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N8
dffeas \RAM0|ram~344 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~344 .is_wysiwyg = "true";
defparam \RAM0|ram~344 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N57
cyclonev_lcell_comb \RAM0|ram~797 (
// Equation(s):
// \RAM0|ram~797_combout  = ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~28_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~797 .extended_lut = "off";
defparam \RAM0|ram~797 .lut_mask = 64'h0000000800000000;
defparam \RAM0|ram~797 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \RAM0|ram~798 (
// Equation(s):
// \RAM0|ram~798_combout  = ( \RAM0|ram~797_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~797_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~798 .extended_lut = "off";
defparam \RAM0|ram~798 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~798 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N55
dffeas \RAM0|ram~352 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~352 .is_wysiwyg = "true";
defparam \RAM0|ram~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N39
cyclonev_lcell_comb \RAM0|ram~805 (
// Equation(s):
// \RAM0|ram~805_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~8_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~805 .extended_lut = "off";
defparam \RAM0|ram~805 .lut_mask = 64'h0000000000000008;
defparam \RAM0|ram~805 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N39
cyclonev_lcell_comb \RAM0|ram~806 (
// Equation(s):
// \RAM0|ram~806_combout  = (\RAM0|process_0~1_combout  & \RAM0|ram~805_combout )

	.dataa(!\RAM0|process_0~1_combout ),
	.datab(gnd),
	.datac(!\RAM0|ram~805_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~806 .extended_lut = "off";
defparam \RAM0|ram~806 .lut_mask = 64'h0505050505050505;
defparam \RAM0|ram~806 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N44
dffeas \RAM0|ram~384 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~384 .is_wysiwyg = "true";
defparam \RAM0|ram~384 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N42
cyclonev_lcell_comb \RAM0|ram~691 (
// Equation(s):
// \RAM0|ram~691_combout  = ( \RAM0|ram~384_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM0|ram~352_q ) ) ) ) # ( !\RAM0|ram~384_q  & ( \ROM1|memROM~9_combout  & ( (\RAM0|ram~352_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM0|ram~384_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM0|ram~344_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~376_q )) ) ) ) # ( !\RAM0|ram~384_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & 
// ((\RAM0|ram~344_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~376_q )) ) ) )

	.dataa(!\RAM0|ram~376_q ),
	.datab(!\RAM0|ram~344_q ),
	.datac(!\RAM0|ram~352_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~384_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~691 .extended_lut = "off";
defparam \RAM0|ram~691 .lut_mask = 64'h335533550F000FFF;
defparam \RAM0|ram~691 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N21
cyclonev_lcell_comb \RAM0|ram~791 (
// Equation(s):
// \RAM0|ram~791_combout  = ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & (\ROM1|memROM~27_combout  & \ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~791_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~791 .extended_lut = "off";
defparam \RAM0|ram~791 .lut_mask = 64'h0000000000010000;
defparam \RAM0|ram~791 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N57
cyclonev_lcell_comb \RAM0|ram~792 (
// Equation(s):
// \RAM0|ram~792_combout  = ( \RAM0|ram~791_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~791_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~792 .extended_lut = "off";
defparam \RAM0|ram~792 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~792 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N59
dffeas \RAM0|ram~520 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~520 .is_wysiwyg = "true";
defparam \RAM0|ram~520 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N51
cyclonev_lcell_comb \RAM0|ram~496feeder (
// Equation(s):
// \RAM0|ram~496feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~496feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~496feeder .extended_lut = "off";
defparam \RAM0|ram~496feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~496feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \RAM0|ram~815 (
// Equation(s):
// \RAM0|ram~815_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout  & (\ROM1|memROM~29_combout  & (!\ROM1|memROM~10_combout  & \ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~815 .extended_lut = "off";
defparam \RAM0|ram~815 .lut_mask = 64'h0000000000000010;
defparam \RAM0|ram~815 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N36
cyclonev_lcell_comb \RAM0|ram~816 (
// Equation(s):
// \RAM0|ram~816_combout  = ( \RAM0|ram~815_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~815_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~816 .extended_lut = "off";
defparam \RAM0|ram~816 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~816 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N53
dffeas \RAM0|ram~496 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~496 .is_wysiwyg = "true";
defparam \RAM0|ram~496 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \RAM0|ram~789 (
// Equation(s):
// \RAM0|ram~789_combout  = ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( (\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & (\ROM1|memROM~27_combout  & \ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~789 .extended_lut = "off";
defparam \RAM0|ram~789 .lut_mask = 64'h0001000000000000;
defparam \RAM0|ram~789 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \RAM0|ram~790 (
// Equation(s):
// \RAM0|ram~790_combout  = ( \RAM0|ram~789_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM0|process_0~1_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~789_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~790 .extended_lut = "off";
defparam \RAM0|ram~790 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM0|ram~790 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N4
dffeas \RAM0|ram~488 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~488 .is_wysiwyg = "true";
defparam \RAM0|ram~488 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N9
cyclonev_lcell_comb \RAM0|ram~823 (
// Equation(s):
// \RAM0|ram~823_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~27_combout  & (\ROM1|memROM~8_combout  & (\ROM1|memROM~10_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~823_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~823 .extended_lut = "off";
defparam \RAM0|ram~823 .lut_mask = 64'h0000000000000001;
defparam \RAM0|ram~823 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \RAM0|ram~824 (
// Equation(s):
// \RAM0|ram~824_combout  = ( \RAM0|ram~823_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~823_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~824 .extended_lut = "off";
defparam \RAM0|ram~824 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~824 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N46
dffeas \RAM0|ram~528 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~528 .is_wysiwyg = "true";
defparam \RAM0|ram~528 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \RAM0|ram~694 (
// Equation(s):
// \RAM0|ram~694_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~528_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~496_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~520_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~488_q  ) ) )

	.dataa(!\RAM0|ram~520_q ),
	.datab(!\RAM0|ram~496_q ),
	.datac(!\RAM0|ram~488_q ),
	.datad(!\RAM0|ram~528_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~694 .extended_lut = "off";
defparam \RAM0|ram~694 .lut_mask = 64'h0F0F5555333300FF;
defparam \RAM0|ram~694 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N24
cyclonev_lcell_comb \RAM0|ram~783 (
// Equation(s):
// \RAM0|ram~783_combout  = ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout  & (\ROM1|memROM~10_combout  & !\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~783 .extended_lut = "off";
defparam \RAM0|ram~783 .lut_mask = 64'h0000000001000000;
defparam \RAM0|ram~783 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \RAM0|ram~784 (
// Equation(s):
// \RAM0|ram~784_combout  = (\RAM0|ram~783_combout  & \RAM0|process_0~1_combout )

	.dataa(gnd),
	.datab(!\RAM0|ram~783_combout ),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~784 .extended_lut = "off";
defparam \RAM0|ram~784 .lut_mask = 64'h0303030303030303;
defparam \RAM0|ram~784 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N38
dffeas \RAM0|ram~504 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~504 .is_wysiwyg = "true";
defparam \RAM0|ram~504 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \RAM0|ram~813 (
// Equation(s):
// \RAM0|ram~813_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~9_combout  & \ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~813 .extended_lut = "off";
defparam \RAM0|ram~813 .lut_mask = 64'h0000000000000008;
defparam \RAM0|ram~813 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \RAM0|ram~814 (
// Equation(s):
// \RAM0|ram~814_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~813_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~813_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~814 .extended_lut = "off";
defparam \RAM0|ram~814 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~814 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \RAM0|ram~480 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~480 .is_wysiwyg = "true";
defparam \RAM0|ram~480 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \RAM0|ram~472feeder (
// Equation(s):
// \RAM0|ram~472feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~472feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~472feeder .extended_lut = "off";
defparam \RAM0|ram~472feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~472feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \RAM0|ram~781 (
// Equation(s):
// \RAM0|ram~781_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & (\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & !\ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~781_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~781 .extended_lut = "off";
defparam \RAM0|ram~781 .lut_mask = 64'h0000000000002000;
defparam \RAM0|ram~781 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \RAM0|ram~782 (
// Equation(s):
// \RAM0|ram~782_combout  = ( \RAM0|ram~781_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(!\RAM0|process_0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~781_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~782 .extended_lut = "off";
defparam \RAM0|ram~782 .lut_mask = 64'h0000000055555555;
defparam \RAM0|ram~782 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N40
dffeas \RAM0|ram~472 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~472 .is_wysiwyg = "true";
defparam \RAM0|ram~472 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N51
cyclonev_lcell_comb \RAM0|ram~821 (
// Equation(s):
// \RAM0|ram~821_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~27_combout  & (\ROM1|memROM~10_combout  & (\ROM1|memROM~9_combout  & \ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~821_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~821 .extended_lut = "off";
defparam \RAM0|ram~821 .lut_mask = 64'h0000000000000002;
defparam \RAM0|ram~821 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \RAM0|ram~822 (
// Equation(s):
// \RAM0|ram~822_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~821_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~821_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~822 .extended_lut = "off";
defparam \RAM0|ram~822 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~822 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \RAM0|ram~512 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~512 .is_wysiwyg = "true";
defparam \RAM0|ram~512 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \RAM0|ram~693 (
// Equation(s):
// \RAM0|ram~693_combout  = ( \RAM0|ram~512_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM0|ram~480_q ) ) ) ) # ( !\RAM0|ram~512_q  & ( \ROM1|memROM~9_combout  & ( (\RAM0|ram~480_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM0|ram~512_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM0|ram~472_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~504_q )) ) ) ) # ( !\RAM0|ram~512_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & 
// ((\RAM0|ram~472_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~504_q )) ) ) )

	.dataa(!\RAM0|ram~504_q ),
	.datab(!\RAM0|ram~480_q ),
	.datac(!\RAM0|ram~472_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~512_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~693 .extended_lut = "off";
defparam \RAM0|ram~693 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM0|ram~693 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \RAM0|ram~392feeder (
// Equation(s):
// \RAM0|ram~392feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~392feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~392feeder .extended_lut = "off";
defparam \RAM0|ram~392feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~392feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N15
cyclonev_lcell_comb \RAM0|ram~787 (
// Equation(s):
// \RAM0|ram~787_combout  = ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~28_combout  & (!\ROM1|memROM~29_combout  & (\ROM1|memROM~8_combout  & \ROM1|memROM~27_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~787 .extended_lut = "off";
defparam \RAM0|ram~787 .lut_mask = 64'h0000000000040000;
defparam \RAM0|ram~787 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \RAM0|ram~788 (
// Equation(s):
// \RAM0|ram~788_combout  = ( \RAM0|ram~787_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~787_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~788 .extended_lut = "off";
defparam \RAM0|ram~788 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~788 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \RAM0|ram~392 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~392 .is_wysiwyg = "true";
defparam \RAM0|ram~392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \RAM0|ram~360feeder (
// Equation(s):
// \RAM0|ram~360feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~360feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~360feeder .extended_lut = "off";
defparam \RAM0|ram~360feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~360feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \RAM0|ram~785 (
// Equation(s):
// \RAM0|ram~785_combout  = ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( (\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout  & (!\ROM1|memROM~10_combout  & !\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~785_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~785 .extended_lut = "off";
defparam \RAM0|ram~785 .lut_mask = 64'h0000100000000000;
defparam \RAM0|ram~785 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \RAM0|ram~786 (
// Equation(s):
// \RAM0|ram~786_combout  = ( \RAM0|ram~785_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(!\RAM0|process_0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~785_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~786 .extended_lut = "off";
defparam \RAM0|ram~786 .lut_mask = 64'h0000000055555555;
defparam \RAM0|ram~786 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N59
dffeas \RAM0|ram~360 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~360 .is_wysiwyg = "true";
defparam \RAM0|ram~360 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \RAM0|ram~799 (
// Equation(s):
// \RAM0|ram~799_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & (\ROM1|memROM~9_combout  & !\ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~799_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~799 .extended_lut = "off";
defparam \RAM0|ram~799 .lut_mask = 64'h0000000000000400;
defparam \RAM0|ram~799 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \RAM0|ram~800 (
// Equation(s):
// \RAM0|ram~800_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~799_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~799_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~800 .extended_lut = "off";
defparam \RAM0|ram~800 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~800 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N49
dffeas \RAM0|ram~368 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~368 .is_wysiwyg = "true";
defparam \RAM0|ram~368 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \RAM0|ram~807 (
// Equation(s):
// \RAM0|ram~807_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~28_combout  & (!\ROM1|memROM~29_combout  & (\ROM1|memROM~10_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~807_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~807 .extended_lut = "off";
defparam \RAM0|ram~807 .lut_mask = 64'h0000000000000004;
defparam \RAM0|ram~807 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \RAM0|ram~808 (
// Equation(s):
// \RAM0|ram~808_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~807_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~807_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~808 .extended_lut = "off";
defparam \RAM0|ram~808 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~808 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \RAM0|ram~400 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~400 .is_wysiwyg = "true";
defparam \RAM0|ram~400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \RAM0|ram~692 (
// Equation(s):
// \RAM0|ram~692_combout  = ( \RAM0|ram~400_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM0|ram~368_q ) ) ) ) # ( !\RAM0|ram~400_q  & ( \ROM1|memROM~9_combout  & ( (\RAM0|ram~368_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM0|ram~400_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM0|ram~360_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~392_q )) ) ) ) # ( !\RAM0|ram~400_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & 
// ((\RAM0|ram~360_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~392_q )) ) ) )

	.dataa(!\RAM0|ram~392_q ),
	.datab(!\RAM0|ram~360_q ),
	.datac(!\RAM0|ram~368_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~400_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~692 .extended_lut = "off";
defparam \RAM0|ram~692 .lut_mask = 64'h335533550F000FFF;
defparam \RAM0|ram~692 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \RAM0|ram~695 (
// Equation(s):
// \RAM0|ram~695_combout  = ( \RAM0|ram~693_combout  & ( \RAM0|ram~692_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~27_combout )) # (\RAM0|ram~691_combout ))) # (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM0|ram~694_combout 
// )))) ) ) ) # ( !\RAM0|ram~693_combout  & ( \RAM0|ram~692_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~27_combout )) # (\RAM0|ram~691_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM0|ram~694_combout  & \ROM1|memROM~27_combout )))) ) ) ) # ( 
// \RAM0|ram~693_combout  & ( !\RAM0|ram~692_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM0|ram~691_combout  & ((!\ROM1|memROM~27_combout )))) # (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM0|ram~694_combout )))) ) ) ) # ( 
// !\RAM0|ram~693_combout  & ( !\RAM0|ram~692_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM0|ram~691_combout  & ((!\ROM1|memROM~27_combout )))) # (\ROM1|memROM~29_combout  & (((\RAM0|ram~694_combout  & \ROM1|memROM~27_combout )))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM0|ram~691_combout ),
	.datac(!\RAM0|ram~694_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~693_combout ),
	.dataf(!\RAM0|ram~692_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~695 .extended_lut = "off";
defparam \RAM0|ram~695 .lut_mask = 64'h2205770522AF77AF;
defparam \RAM0|ram~695 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N33
cyclonev_lcell_comb \RAM0|ram~709 (
// Equation(s):
// \RAM0|ram~709_combout  = ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & (\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout  & !\ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~709_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~709 .extended_lut = "off";
defparam \RAM0|ram~709 .lut_mask = 64'h0000000020000000;
defparam \RAM0|ram~709 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N42
cyclonev_lcell_comb \RAM0|ram~710 (
// Equation(s):
// \RAM0|ram~710_combout  = ( \RAM0|ram~709_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~709_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~710 .extended_lut = "off";
defparam \RAM0|ram~710 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N22
dffeas \RAM0|ram~184 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~184 .is_wysiwyg = "true";
defparam \RAM0|ram~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N45
cyclonev_lcell_comb \RAM0|ram~152feeder (
// Equation(s):
// \RAM0|ram~152feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~152feeder .extended_lut = "off";
defparam \RAM0|ram~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~152feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \RAM0|ram~701 (
// Equation(s):
// \RAM0|ram~701_combout  = ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & !\ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~701 .extended_lut = "off";
defparam \RAM0|ram~701 .lut_mask = 64'h0000000080000000;
defparam \RAM0|ram~701 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \RAM0|ram~702 (
// Equation(s):
// \RAM0|ram~702_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~701_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~701_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~702 .extended_lut = "off";
defparam \RAM0|ram~702 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N46
dffeas \RAM0|ram~152 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~152 .is_wysiwyg = "true";
defparam \RAM0|ram~152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \RAM0|ram~703 (
// Equation(s):
// \RAM0|ram~703_combout  = ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & (!\ROM1|memROM~9_combout  & !\ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~703 .extended_lut = "off";
defparam \RAM0|ram~703 .lut_mask = 64'h0000000020000000;
defparam \RAM0|ram~703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \RAM0|ram~704 (
// Equation(s):
// \RAM0|ram~704_combout  = ( \RAM0|ram~703_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(!\RAM0|ram~703_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~704 .extended_lut = "off";
defparam \RAM0|ram~704 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM0|ram~704 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N26
dffeas \RAM0|ram~168 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~168 .is_wysiwyg = "true";
defparam \RAM0|ram~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N15
cyclonev_lcell_comb \RAM0|ram~711 (
// Equation(s):
// \RAM0|ram~711_combout  = ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~9_combout  & (\ROM1|memROM~27_combout  & \ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~711 .extended_lut = "off";
defparam \RAM0|ram~711 .lut_mask = 64'h0000000000080000;
defparam \RAM0|ram~711 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \RAM0|ram~712 (
// Equation(s):
// \RAM0|ram~712_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~711_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~711_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~712 .extended_lut = "off";
defparam \RAM0|ram~712 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~712 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N8
dffeas \RAM0|ram~200 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~200 .is_wysiwyg = "true";
defparam \RAM0|ram~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N6
cyclonev_lcell_comb \RAM0|ram~677 (
// Equation(s):
// \RAM0|ram~677_combout  = ( \RAM0|ram~200_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~184_q ) ) ) ) # ( !\RAM0|ram~200_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~184_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~200_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~152_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~168_q ))) ) ) ) # ( !\RAM0|ram~200_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM0|ram~152_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~168_q ))) ) ) )

	.dataa(!\RAM0|ram~184_q ),
	.datab(!\RAM0|ram~152_q ),
	.datac(!\RAM0|ram~168_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~200_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~677 .extended_lut = "off";
defparam \RAM0|ram~677 .lut_mask = 64'h330F330F550055FF;
defparam \RAM0|ram~677 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \RAM0|ram~24feeder (
// Equation(s):
// \RAM0|ram~24feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~24feeder .extended_lut = "off";
defparam \RAM0|ram~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N24
cyclonev_lcell_comb \RAM0|ram~697 (
// Equation(s):
// \RAM0|ram~697_combout  = ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & !\ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~697 .extended_lut = "off";
defparam \RAM0|ram~697 .lut_mask = 64'h8000000000000000;
defparam \RAM0|ram~697 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \RAM0|ram~698 (
// Equation(s):
// \RAM0|ram~698_combout  = (\RAM0|ram~697_combout  & \RAM0|process_0~1_combout )

	.dataa(!\RAM0|ram~697_combout ),
	.datab(!\RAM0|process_0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~698 .extended_lut = "off";
defparam \RAM0|ram~698 .lut_mask = 64'h1111111111111111;
defparam \RAM0|ram~698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N46
dffeas \RAM0|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~24 .is_wysiwyg = "true";
defparam \RAM0|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N9
cyclonev_lcell_comb \RAM0|ram~56feeder (
// Equation(s):
// \RAM0|ram~56feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~56feeder .extended_lut = "off";
defparam \RAM0|ram~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N48
cyclonev_lcell_comb \RAM0|ram~705 (
// Equation(s):
// \RAM0|ram~705_combout  = ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~9_combout  & !\ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~705_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~705 .extended_lut = "off";
defparam \RAM0|ram~705 .lut_mask = 64'h0000000080000000;
defparam \RAM0|ram~705 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N51
cyclonev_lcell_comb \RAM0|ram~706 (
// Equation(s):
// \RAM0|ram~706_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~705_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~705_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~706 .extended_lut = "off";
defparam \RAM0|ram~706 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~706 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N11
dffeas \RAM0|ram~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~56 .is_wysiwyg = "true";
defparam \RAM0|ram~56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N45
cyclonev_lcell_comb \RAM0|ram~699 (
// Equation(s):
// \RAM0|ram~699_combout  = ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & (!\ROM1|memROM~8_combout  & !\ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~699 .extended_lut = "off";
defparam \RAM0|ram~699 .lut_mask = 64'h0000800000000000;
defparam \RAM0|ram~699 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \RAM0|ram~700 (
// Equation(s):
// \RAM0|ram~700_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~699_combout  ) )

	.dataa(!\RAM0|ram~699_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~700 .extended_lut = "off";
defparam \RAM0|ram~700 .lut_mask = 64'h0000000055555555;
defparam \RAM0|ram~700 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \RAM0|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~40 .is_wysiwyg = "true";
defparam \RAM0|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \RAM0|ram~707 (
// Equation(s):
// \RAM0|ram~707_combout  = ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~9_combout  & (\ROM1|memROM~27_combout  & (\ROM1|memROM~10_combout  & !\ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~707 .extended_lut = "off";
defparam \RAM0|ram~707 .lut_mask = 64'h0200000000000000;
defparam \RAM0|ram~707 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N42
cyclonev_lcell_comb \RAM0|ram~708 (
// Equation(s):
// \RAM0|ram~708_combout  = ( \RAM0|ram~707_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~707_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~708 .extended_lut = "off";
defparam \RAM0|ram~708 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~708 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \RAM0|ram~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~72 .is_wysiwyg = "true";
defparam \RAM0|ram~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \RAM0|ram~676 (
// Equation(s):
// \RAM0|ram~676_combout  = ( \RAM0|ram~72_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~56_q ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM0|ram~72_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & \RAM0|ram~56_q ) ) ) ) # ( \RAM0|ram~72_q  
// & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~24_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~40_q ))) ) ) ) # ( !\RAM0|ram~72_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~24_q )) # 
// (\ROM1|memROM~27_combout  & ((\RAM0|ram~40_q ))) ) ) )

	.dataa(!\RAM0|ram~24_q ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM0|ram~56_q ),
	.datad(!\RAM0|ram~40_q ),
	.datae(!\RAM0|ram~72_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~676 .extended_lut = "off";
defparam \RAM0|ram~676 .lut_mask = 64'h447744770C0C3F3F;
defparam \RAM0|ram~676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N33
cyclonev_lcell_comb \RAM0|ram~48feeder (
// Equation(s):
// \RAM0|ram~48feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~48feeder .extended_lut = "off";
defparam \RAM0|ram~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N0
cyclonev_lcell_comb \RAM0|ram~733 (
// Equation(s):
// \RAM0|ram~733_combout  = ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~733 .extended_lut = "off";
defparam \RAM0|ram~733 .lut_mask = 64'h0020000000000000;
defparam \RAM0|ram~733 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N42
cyclonev_lcell_comb \RAM0|ram~734 (
// Equation(s):
// \RAM0|ram~734_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~733_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~733_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~734 .extended_lut = "off";
defparam \RAM0|ram~734 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N35
dffeas \RAM0|ram~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~48 .is_wysiwyg = "true";
defparam \RAM0|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N0
cyclonev_lcell_comb \RAM0|ram~729 (
// Equation(s):
// \RAM0|ram~729_combout  = ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~27_combout  & (\ROM1|memROM~9_combout  & !\ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~729 .extended_lut = "off";
defparam \RAM0|ram~729 .lut_mask = 64'h0800000000000000;
defparam \RAM0|ram~729 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N30
cyclonev_lcell_comb \RAM0|ram~730 (
// Equation(s):
// \RAM0|ram~730_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~729_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(!\RAM0|ram~729_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~730 .extended_lut = "off";
defparam \RAM0|ram~730 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N29
dffeas \RAM0|ram~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~32 .is_wysiwyg = "true";
defparam \RAM0|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \RAM0|ram~731 (
// Equation(s):
// \RAM0|ram~731_combout  = ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~9_combout  & (!\ROM1|memROM~8_combout  & \ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~731 .extended_lut = "off";
defparam \RAM0|ram~731 .lut_mask = 64'h0020000000000000;
defparam \RAM0|ram~731 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N3
cyclonev_lcell_comb \RAM0|ram~732 (
// Equation(s):
// \RAM0|ram~732_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~731_combout  ) )

	.dataa(!\RAM0|ram~731_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~732 .extended_lut = "off";
defparam \RAM0|ram~732 .lut_mask = 64'h0000000055555555;
defparam \RAM0|ram~732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N50
dffeas \RAM0|ram~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~64 .is_wysiwyg = "true";
defparam \RAM0|ram~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \RAM0|ram~735 (
// Equation(s):
// \RAM0|ram~735_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~9_combout  & (!\ROM1|memROM~29_combout  & !\ROM1|memROM~28_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~735 .extended_lut = "off";
defparam \RAM0|ram~735 .lut_mask = 64'h0000000000002000;
defparam \RAM0|ram~735 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \RAM0|ram~736 (
// Equation(s):
// \RAM0|ram~736_combout  = ( \RAM0|ram~735_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~735_combout ),
	.dataf(!\RAM0|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~736 .extended_lut = "off";
defparam \RAM0|ram~736 .lut_mask = 64'h000000000000FFFF;
defparam \RAM0|ram~736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \RAM0|ram~80 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~80 .is_wysiwyg = "true";
defparam \RAM0|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \RAM0|ram~678 (
// Equation(s):
// \RAM0|ram~678_combout  = ( \RAM0|ram~80_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~64_q ) ) ) ) # ( !\RAM0|ram~80_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~64_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( \RAM0|ram~80_q  
// & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~32_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~48_q )) ) ) ) # ( !\RAM0|ram~80_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~32_q ))) # 
// (\ROM1|memROM~27_combout  & (\RAM0|ram~48_q )) ) ) )

	.dataa(!\RAM0|ram~48_q ),
	.datab(!\RAM0|ram~32_q ),
	.datac(!\RAM0|ram~64_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~80_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~678 .extended_lut = "off";
defparam \RAM0|ram~678 .lut_mask = 64'h335533550F000FFF;
defparam \RAM0|ram~678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \RAM0|ram~741 (
// Equation(s):
// \RAM0|ram~741_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~27_combout  & (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & !\ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~741 .extended_lut = "off";
defparam \RAM0|ram~741 .lut_mask = 64'h0000000000004000;
defparam \RAM0|ram~741 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \RAM0|ram~742 (
// Equation(s):
// \RAM0|ram~742_combout  = ( \RAM0|ram~741_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|process_0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~741_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~742 .extended_lut = "off";
defparam \RAM0|ram~742 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~742 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N52
dffeas \RAM0|ram~176 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~176 .is_wysiwyg = "true";
defparam \RAM0|ram~176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N12
cyclonev_lcell_comb \RAM0|ram~739 (
// Equation(s):
// \RAM0|ram~739_combout  = ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & ( (\ROM1|memROM~10_combout  & (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~739 .extended_lut = "off";
defparam \RAM0|ram~739 .lut_mask = 64'h0000004000000000;
defparam \RAM0|ram~739 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \RAM0|ram~740 (
// Equation(s):
// \RAM0|ram~740_combout  = ( \RAM0|ram~739_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|process_0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~739_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~740 .extended_lut = "off";
defparam \RAM0|ram~740 .lut_mask = 64'h0000000033333333;
defparam \RAM0|ram~740 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N16
dffeas \RAM0|ram~192 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~192 .is_wysiwyg = "true";
defparam \RAM0|ram~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N57
cyclonev_lcell_comb \RAM0|ram~737 (
// Equation(s):
// \RAM0|ram~737_combout  = ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~8_combout  & (\ROM1|memROM~29_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~737 .extended_lut = "off";
defparam \RAM0|ram~737 .lut_mask = 64'h0008000000000000;
defparam \RAM0|ram~737 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \RAM0|ram~738 (
// Equation(s):
// \RAM0|ram~738_combout  = ( \RAM0|process_0~1_combout  & ( \RAM0|ram~737_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~737_combout ),
	.datad(gnd),
	.datae(!\RAM0|process_0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~738 .extended_lut = "off";
defparam \RAM0|ram~738 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM0|ram~738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N52
dffeas \RAM0|ram~160 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~160 .is_wysiwyg = "true";
defparam \RAM0|ram~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N30
cyclonev_lcell_comb \RAM0|ram~743 (
// Equation(s):
// \RAM0|ram~743_combout  = ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & (\ROM1|memROM~29_combout  & !\ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~743 .extended_lut = "off";
defparam \RAM0|ram~743 .lut_mask = 64'h0000010000000000;
defparam \RAM0|ram~743 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \RAM0|ram~744 (
// Equation(s):
// \RAM0|ram~744_combout  = ( \RAM0|ram~743_combout  & ( \RAM0|process_0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|process_0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~743_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~744 .extended_lut = "off";
defparam \RAM0|ram~744 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM0|ram~744 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N32
dffeas \RAM0|ram~208 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~208 .is_wysiwyg = "true";
defparam \RAM0|ram~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \RAM0|ram~679 (
// Equation(s):
// \RAM0|ram~679_combout  = ( \RAM0|ram~208_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~192_q ) ) ) ) # ( !\RAM0|ram~208_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~192_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~208_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~160_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~176_q )) ) ) ) # ( !\RAM0|ram~208_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~160_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~176_q )) ) ) )

	.dataa(!\RAM0|ram~176_q ),
	.datab(!\RAM0|ram~192_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM0|ram~160_q ),
	.datae(!\RAM0|ram~208_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~679 .extended_lut = "off";
defparam \RAM0|ram~679 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM0|ram~679 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \RAM0|ram~680 (
// Equation(s):
// \RAM0|ram~680_combout  = ( \RAM0|ram~678_combout  & ( \RAM0|ram~679_combout  & ( ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~676_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~677_combout ))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM0|ram~678_combout  & ( \RAM0|ram~679_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~676_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~677_combout )))) # (\ROM1|memROM~9_combout  & (((\ROM1|memROM~29_combout 
// )))) ) ) ) # ( \RAM0|ram~678_combout  & ( !\RAM0|ram~679_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~676_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~677_combout )))) # (\ROM1|memROM~9_combout  & 
// (((!\ROM1|memROM~29_combout )))) ) ) ) # ( !\RAM0|ram~678_combout  & ( !\RAM0|ram~679_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~676_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~677_combout )))) ) ) )

	.dataa(!\RAM0|ram~677_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM0|ram~676_combout ),
	.datae(!\RAM0|ram~678_combout ),
	.dataf(!\RAM0|ram~679_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~680 .extended_lut = "off";
defparam \RAM0|ram~680 .lut_mask = 64'h04C434F407C737F7;
defparam \RAM0|ram~680 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \RAM0|ram~696 (
// Equation(s):
// \RAM0|ram~696_combout  = ( \RAM0|ram~695_combout  & ( \RAM0|ram~680_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM0|ram~690_combout )))) # (\ROM1|memROM~8_combout  & (((\RAM0|ram~685_combout )) # (\ROM1|memROM~28_combout 
// ))) ) ) ) # ( !\RAM0|ram~695_combout  & ( \RAM0|ram~680_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM0|ram~690_combout )))) # (\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & (\RAM0|ram~685_combout ))) ) ) ) # ( 
// \RAM0|ram~695_combout  & ( !\RAM0|ram~680_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & ((\RAM0|ram~690_combout )))) # (\ROM1|memROM~8_combout  & (((\RAM0|ram~685_combout )) # (\ROM1|memROM~28_combout ))) ) ) ) # ( 
// !\RAM0|ram~695_combout  & ( !\RAM0|ram~680_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & ((\RAM0|ram~690_combout )))) # (\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & (\RAM0|ram~685_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM0|ram~685_combout ),
	.datad(!\RAM0|ram~690_combout ),
	.datae(!\RAM0|ram~695_combout ),
	.dataf(!\RAM0|ram~680_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~696 .extended_lut = "off";
defparam \RAM0|ram~696 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM0|ram~696 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \RAM4|ram~96feeder (
// Equation(s):
// \RAM4|ram~96feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~96feeder .extended_lut = "off";
defparam \RAM4|ram~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \RAM4|process_0~0 (
// Equation(s):
// \RAM4|process_0~0_combout  = ( \ROM1|memROM~26_combout  & ( (!\ROM1|memROM~22_combout  & (!\ROM1|memROM~16_combout  & (\DEC1|Mux3~0_combout  & !\ROM1|memROM~14_combout ))) ) )

	.dataa(!\ROM1|memROM~22_combout ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\DEC1|Mux3~0_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|process_0~0 .extended_lut = "off";
defparam \RAM4|process_0~0 .lut_mask = 64'h0000000008000800;
defparam \RAM4|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \RAM4|ram~707 (
// Equation(s):
// \RAM4|ram~707_combout  = (\RAM4|process_0~0_combout  & \RAM0|ram~745_combout )

	.dataa(!\RAM4|process_0~0_combout ),
	.datab(gnd),
	.datac(!\RAM0|ram~745_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~707 .extended_lut = "off";
defparam \RAM4|ram~707 .lut_mask = 64'h0505050505050505;
defparam \RAM4|ram~707 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N46
dffeas \RAM4|ram~96 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~96 .is_wysiwyg = "true";
defparam \RAM4|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \RAM4|ram~352feeder (
// Equation(s):
// \RAM4|ram~352feeder_combout  = \CPU|REGS|registrador~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGS|registrador~104_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~352feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~352feeder .extended_lut = "off";
defparam \RAM4|ram~352feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM4|ram~352feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \RAM4|ram~716 (
// Equation(s):
// \RAM4|ram~716_combout  = ( \RAM0|ram~797_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM4|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~797_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~716 .extended_lut = "off";
defparam \RAM4|ram~716 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~716 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N19
dffeas \RAM4|ram~352 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~352 .is_wysiwyg = "true";
defparam \RAM4|ram~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \RAM4|ram~112feeder (
// Equation(s):
// \RAM4|ram~112feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~112feeder .extended_lut = "off";
defparam \RAM4|ram~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \RAM4|ram~739 (
// Equation(s):
// \RAM4|ram~739_combout  = (\RAM0|ram~749_combout  & \RAM4|process_0~0_combout )

	.dataa(!\RAM0|ram~749_combout ),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~739 .extended_lut = "off";
defparam \RAM4|ram~739 .lut_mask = 64'h0505050505050505;
defparam \RAM4|ram~739 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N4
dffeas \RAM4|ram~112 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~112 .is_wysiwyg = "true";
defparam \RAM4|ram~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \RAM4|ram~755 (
// Equation(s):
// \RAM4|ram~755_combout  = ( \RAM0|ram~799_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(!\RAM0|ram~799_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~755 .extended_lut = "off";
defparam \RAM4|ram~755 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~755 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N2
dffeas \RAM4|ram~368 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~368 .is_wysiwyg = "true";
defparam \RAM4|ram~368 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \RAM4|ram~688 (
// Equation(s):
// \RAM4|ram~688_combout  = ( \RAM4|ram~368_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM4|ram~352_q ) ) ) ) # ( !\RAM4|ram~368_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~352_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM4|ram~368_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~96_q )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~112_q ))) ) ) ) # ( !\RAM4|ram~368_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~96_q 
// )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~112_q ))) ) ) )

	.dataa(!\RAM4|ram~96_q ),
	.datab(!\RAM4|ram~352_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM4|ram~112_q ),
	.datae(!\RAM4|ram~368_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~688 .extended_lut = "off";
defparam \RAM4|ram~688 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM4|ram~688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \RAM4|ram~128feeder (
// Equation(s):
// \RAM4|ram~128feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~128feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~128feeder .extended_lut = "off";
defparam \RAM4|ram~128feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~128feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N36
cyclonev_lcell_comb \RAM4|ram~711 (
// Equation(s):
// \RAM4|ram~711_combout  = ( \RAM0|ram~747_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(!\RAM4|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~747_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~711 .extended_lut = "off";
defparam \RAM4|ram~711 .lut_mask = 64'h0000000055555555;
defparam \RAM4|ram~711 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N43
dffeas \RAM4|ram~128 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~128 .is_wysiwyg = "true";
defparam \RAM4|ram~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \RAM4|ram~720 (
// Equation(s):
// \RAM4|ram~720_combout  = (\RAM0|ram~805_combout  & \RAM4|process_0~0_combout )

	.dataa(!\RAM0|ram~805_combout ),
	.datab(!\RAM4|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~720 .extended_lut = "off";
defparam \RAM4|ram~720 .lut_mask = 64'h1111111111111111;
defparam \RAM4|ram~720 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N40
dffeas \RAM4|ram~384 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~384 .is_wysiwyg = "true";
defparam \RAM4|ram~384 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \RAM4|ram~759 (
// Equation(s):
// \RAM4|ram~759_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~807_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~807_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~759 .extended_lut = "off";
defparam \RAM4|ram~759 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~759 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N14
dffeas \RAM4|ram~400 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~400 .is_wysiwyg = "true";
defparam \RAM4|ram~400 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \RAM4|ram~740 (
// Equation(s):
// \RAM4|ram~740_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~751_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~751_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~740 .extended_lut = "off";
defparam \RAM4|ram~740 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~740 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N4
dffeas \RAM4|ram~144 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~144 .is_wysiwyg = "true";
defparam \RAM4|ram~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \RAM4|ram~689 (
// Equation(s):
// \RAM4|ram~689_combout  = ( \RAM4|ram~400_q  & ( \RAM4|ram~144_q  & ( ((!\ROM1|memROM~8_combout  & (\RAM4|ram~128_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~384_q )))) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM4|ram~400_q  & ( \RAM4|ram~144_q  & ( 
// (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~8_combout  & (\RAM4|ram~128_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~384_q ))))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~8_combout )))) ) ) ) # ( \RAM4|ram~400_q  & ( !\RAM4|ram~144_q  & ( 
// (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~8_combout  & (\RAM4|ram~128_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~384_q ))))) # (\ROM1|memROM~27_combout  & (((\ROM1|memROM~8_combout )))) ) ) ) # ( !\RAM4|ram~400_q  & ( !\RAM4|ram~144_q  & ( 
// (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~8_combout  & (\RAM4|ram~128_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~384_q ))))) ) ) )

	.dataa(!\RAM4|ram~128_q ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~384_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~400_q ),
	.dataf(!\RAM4|ram~144_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~689 .extended_lut = "off";
defparam \RAM4|ram~689 .lut_mask = 64'h440C443F770C773F;
defparam \RAM4|ram~689 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N45
cyclonev_lcell_comb \RAM4|ram~288feeder (
// Equation(s):
// \RAM4|ram~288feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~288feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~288feeder .extended_lut = "off";
defparam \RAM4|ram~288feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~288feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \RAM4|ram~714 (
// Equation(s):
// \RAM4|ram~714_combout  = ( \RAM0|ram~793_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~793_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~714 .extended_lut = "off";
defparam \RAM4|ram~714 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~714 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N46
dffeas \RAM4|ram~288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~288 .is_wysiwyg = "true";
defparam \RAM4|ram~288 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \RAM4|ram~699 (
// Equation(s):
// \RAM4|ram~699_combout  = ( \RAM0|ram~729_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~729_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~699 .extended_lut = "off";
defparam \RAM4|ram~699 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N8
dffeas \RAM4|ram~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~32 .is_wysiwyg = "true";
defparam \RAM4|ram~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N42
cyclonev_lcell_comb \RAM4|ram~731 (
// Equation(s):
// \RAM4|ram~731_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~733_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~733_combout ),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~731 .extended_lut = "off";
defparam \RAM4|ram~731 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~731 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N19
dffeas \RAM4|ram~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~48 .is_wysiwyg = "true";
defparam \RAM4|ram~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \RAM4|ram~747 (
// Equation(s):
// \RAM4|ram~747_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~795_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~795_combout ),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~747 .extended_lut = "off";
defparam \RAM4|ram~747 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~747 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N44
dffeas \RAM4|ram~304 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~304 .is_wysiwyg = "true";
defparam \RAM4|ram~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \RAM4|ram~686 (
// Equation(s):
// \RAM4|ram~686_combout  = ( \RAM4|ram~304_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM4|ram~288_q ) ) ) ) # ( !\RAM4|ram~304_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~288_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM4|ram~304_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~32_q )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~48_q ))) ) ) ) # ( !\RAM4|ram~304_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~32_q 
// )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~48_q ))) ) ) )

	.dataa(!\RAM4|ram~288_q ),
	.datab(!\RAM4|ram~32_q ),
	.datac(!\RAM4|ram~48_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM4|ram~304_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~686 .extended_lut = "off";
defparam \RAM4|ram~686 .lut_mask = 64'h330F330F550055FF;
defparam \RAM4|ram~686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \RAM4|ram~703 (
// Equation(s):
// \RAM4|ram~703_combout  = ( \RAM0|ram~731_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~731_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~703 .extended_lut = "off";
defparam \RAM4|ram~703 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~703 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N26
dffeas \RAM4|ram~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~64 .is_wysiwyg = "true";
defparam \RAM4|ram~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N27
cyclonev_lcell_comb \RAM4|ram~80feeder (
// Equation(s):
// \RAM4|ram~80feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~80feeder .extended_lut = "off";
defparam \RAM4|ram~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \RAM4|ram~732 (
// Equation(s):
// \RAM4|ram~732_combout  = ( \RAM0|ram~735_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~735_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~732 .extended_lut = "off";
defparam \RAM4|ram~732 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|ram~732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \RAM4|ram~80 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~80 .is_wysiwyg = "true";
defparam \RAM4|ram~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \RAM4|ram~718 (
// Equation(s):
// \RAM4|ram~718_combout  = ( \RAM0|ram~801_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~801_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~718 .extended_lut = "off";
defparam \RAM4|ram~718 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~718 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \RAM4|ram~320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~320 .is_wysiwyg = "true";
defparam \RAM4|ram~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \RAM4|ram~751 (
// Equation(s):
// \RAM4|ram~751_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~803_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~803_combout ),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~751 .extended_lut = "off";
defparam \RAM4|ram~751 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~751 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \RAM4|ram~336 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~336 .is_wysiwyg = "true";
defparam \RAM4|ram~336 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \RAM4|ram~687 (
// Equation(s):
// \RAM4|ram~687_combout  = ( \RAM4|ram~336_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~80_q ) ) ) ) # ( !\RAM4|ram~336_q  & ( \ROM1|memROM~27_combout  & ( (\RAM4|ram~80_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM4|ram~336_q  
// & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~64_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~320_q ))) ) ) ) # ( !\RAM4|ram~336_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~64_q )) # 
// (\ROM1|memROM~8_combout  & ((\RAM4|ram~320_q ))) ) ) )

	.dataa(!\RAM4|ram~64_q ),
	.datab(!\RAM4|ram~80_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~320_q ),
	.datae(!\RAM4|ram~336_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~687 .extended_lut = "off";
defparam \RAM4|ram~687 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM4|ram~687 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \RAM4|ram~690 (
// Equation(s):
// \RAM4|ram~690_combout  = ( \RAM4|ram~686_combout  & ( \RAM4|ram~687_combout  & ( (!\ROM1|memROM~28_combout ) # ((!\ROM1|memROM~10_combout  & (\RAM4|ram~688_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~689_combout )))) ) ) ) # ( 
// !\RAM4|ram~686_combout  & ( \RAM4|ram~687_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~28_combout  & (\RAM4|ram~688_combout ))) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM4|ram~689_combout )))) ) ) ) # ( 
// \RAM4|ram~686_combout  & ( !\RAM4|ram~687_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM4|ram~688_combout )))) # (\ROM1|memROM~10_combout  & (\ROM1|memROM~28_combout  & ((\RAM4|ram~689_combout )))) ) ) ) # ( 
// !\RAM4|ram~686_combout  & ( !\RAM4|ram~687_combout  & ( (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~10_combout  & (\RAM4|ram~688_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~689_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM4|ram~688_combout ),
	.datad(!\RAM4|ram~689_combout ),
	.datae(!\RAM4|ram~686_combout ),
	.dataf(!\RAM4|ram~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~690 .extended_lut = "off";
defparam \RAM4|ram~690 .lut_mask = 64'h02138A9B4657CEDF;
defparam \RAM4|ram~690 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \RAM4|ram~733 (
// Equation(s):
// \RAM4|ram~733_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~703_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~703_combout ),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~733 .extended_lut = "off";
defparam \RAM4|ram~733 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~733 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N35
dffeas \RAM4|ram~168 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~168 .is_wysiwyg = "true";
defparam \RAM4|ram~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \RAM4|ram~424feeder (
// Equation(s):
// \RAM4|ram~424feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~424feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~424feeder .extended_lut = "off";
defparam \RAM4|ram~424feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~424feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \RAM4|ram~746 (
// Equation(s):
// \RAM4|ram~746_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~773_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~773_combout ),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~746 .extended_lut = "off";
defparam \RAM4|ram~746 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~746 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N16
dffeas \RAM4|ram~424 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~424 .is_wysiwyg = "true";
defparam \RAM4|ram~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N15
cyclonev_lcell_comb \RAM4|ram~232feeder (
// Equation(s):
// \RAM4|ram~232feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~232feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~232feeder .extended_lut = "off";
defparam \RAM4|ram~232feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~232feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \RAM4|ram~741 (
// Equation(s):
// \RAM4|ram~741_combout  = ( \RAM0|ram~719_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM4|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~719_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~741 .extended_lut = "off";
defparam \RAM4|ram~741 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~741 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N16
dffeas \RAM4|ram~232 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~232 .is_wysiwyg = "true";
defparam \RAM4|ram~232 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \RAM4|ram~754 (
// Equation(s):
// \RAM4|ram~754_combout  = ( \RAM0|ram~789_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM4|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~789_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~754 .extended_lut = "off";
defparam \RAM4|ram~754 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~754 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N26
dffeas \RAM4|ram~488 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~488 .is_wysiwyg = "true";
defparam \RAM4|ram~488 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \RAM4|ram~683 (
// Equation(s):
// \RAM4|ram~683_combout  = ( \RAM4|ram~488_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~232_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM4|ram~488_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & \RAM4|ram~232_q ) ) ) ) # ( 
// \RAM4|ram~488_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~168_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~424_q ))) ) ) ) # ( !\RAM4|ram~488_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & 
// (\RAM4|ram~168_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~424_q ))) ) ) )

	.dataa(!\RAM4|ram~168_q ),
	.datab(!\RAM4|ram~424_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~232_q ),
	.datae(!\RAM4|ram~488_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~683 .extended_lut = "off";
defparam \RAM4|ram~683 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM4|ram~683 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N21
cyclonev_lcell_comb \RAM4|ram~264feeder (
// Equation(s):
// \RAM4|ram~264feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~264feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~264feeder .extended_lut = "off";
defparam \RAM4|ram~264feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~264feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N39
cyclonev_lcell_comb \RAM4|ram~742 (
// Equation(s):
// \RAM4|ram~742_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~727_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~727_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~742 .extended_lut = "off";
defparam \RAM4|ram~742 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~742 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N23
dffeas \RAM4|ram~264 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~264 .is_wysiwyg = "true";
defparam \RAM4|ram~264 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \RAM4|ram~734 (
// Equation(s):
// \RAM4|ram~734_combout  = ( \RAM0|ram~711_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~711_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~734 .extended_lut = "off";
defparam \RAM4|ram~734 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|ram~734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N34
dffeas \RAM4|ram~200 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~200 .is_wysiwyg = "true";
defparam \RAM4|ram~200 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \RAM4|ram~456feeder (
// Equation(s):
// \RAM4|ram~456feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~456feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~456feeder .extended_lut = "off";
defparam \RAM4|ram~456feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~456feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \RAM4|ram~750 (
// Equation(s):
// \RAM4|ram~750_combout  = ( \RAM0|ram~775_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~775_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~750 .extended_lut = "off";
defparam \RAM4|ram~750 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N46
dffeas \RAM4|ram~456 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~456 .is_wysiwyg = "true";
defparam \RAM4|ram~456 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N39
cyclonev_lcell_comb \RAM4|ram~758 (
// Equation(s):
// \RAM4|ram~758_combout  = ( \RAM0|ram~791_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~791_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~758 .extended_lut = "off";
defparam \RAM4|ram~758 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~758 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N20
dffeas \RAM4|ram~520 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~520 .is_wysiwyg = "true";
defparam \RAM4|ram~520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \RAM4|ram~684 (
// Equation(s):
// \RAM4|ram~684_combout  = ( \RAM4|ram~520_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~264_q ) ) ) ) # ( !\RAM4|ram~520_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~264_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~520_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~200_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~456_q ))) ) ) ) # ( !\RAM4|ram~520_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & 
// (\RAM4|ram~200_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~456_q ))) ) ) )

	.dataa(!\RAM4|ram~264_q ),
	.datab(!\RAM4|ram~200_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~456_q ),
	.datae(!\RAM4|ram~520_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~684 .extended_lut = "off";
defparam \RAM4|ram~684 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM4|ram~684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N45
cyclonev_lcell_comb \RAM4|ram~248feeder (
// Equation(s):
// \RAM4|ram~248feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~248feeder .extended_lut = "off";
defparam \RAM4|ram~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~248feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \RAM4|ram~710 (
// Equation(s):
// \RAM4|ram~710_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~725_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~725_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~710 .extended_lut = "off";
defparam \RAM4|ram~710 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N47
dffeas \RAM4|ram~248 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~248 .is_wysiwyg = "true";
defparam \RAM4|ram~248 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \RAM4|ram~702 (
// Equation(s):
// \RAM4|ram~702_combout  = ( \RAM0|ram~709_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~709_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~702 .extended_lut = "off";
defparam \RAM4|ram~702 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N22
dffeas \RAM4|ram~184 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~184 .is_wysiwyg = "true";
defparam \RAM4|ram~184 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \RAM4|ram~727 (
// Equation(s):
// \RAM4|ram~727_combout  = ( \RAM0|ram~783_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~783_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~727 .extended_lut = "off";
defparam \RAM4|ram~727 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~727 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N23
dffeas \RAM4|ram~504 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~504 .is_wysiwyg = "true";
defparam \RAM4|ram~504 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \RAM4|ram~725 (
// Equation(s):
// \RAM4|ram~725_combout  = ( \RAM0|ram~767_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(!\RAM0|ram~767_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~725 .extended_lut = "off";
defparam \RAM4|ram~725 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~725 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \RAM4|ram~440 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~440 .is_wysiwyg = "true";
defparam \RAM4|ram~440 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \RAM4|ram~682 (
// Equation(s):
// \RAM4|ram~682_combout  = ( \RAM4|ram~440_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~248_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~504_q ))) ) ) ) # ( !\RAM4|ram~440_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM4|ram~248_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~504_q ))) ) ) ) # ( \RAM4|ram~440_q  & ( !\ROM1|memROM~28_combout  & ( (\RAM4|ram~184_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM4|ram~440_q  & ( 
// !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & \RAM4|ram~184_q ) ) ) )

	.dataa(!\RAM4|ram~248_q ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM4|ram~184_q ),
	.datad(!\RAM4|ram~504_q ),
	.datae(!\RAM4|ram~440_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~682 .extended_lut = "off";
defparam \RAM4|ram~682 .lut_mask = 64'h0C0C3F3F44774477;
defparam \RAM4|ram~682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \RAM4|ram~723 (
// Equation(s):
// \RAM4|ram~723_combout  = ( \RAM0|ram~781_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM4|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~781_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~723 .extended_lut = "off";
defparam \RAM4|ram~723 .lut_mask = 64'h0000333300003333;
defparam \RAM4|ram~723 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N31
dffeas \RAM4|ram~472 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~472 .is_wysiwyg = "true";
defparam \RAM4|ram~472 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N33
cyclonev_lcell_comb \RAM4|ram~152feeder (
// Equation(s):
// \RAM4|ram~152feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~152feeder .extended_lut = "off";
defparam \RAM4|ram~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~152feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \RAM4|ram~698 (
// Equation(s):
// \RAM4|ram~698_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~701_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~701_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~698 .extended_lut = "off";
defparam \RAM4|ram~698 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N35
dffeas \RAM4|ram~152 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~152 .is_wysiwyg = "true";
defparam \RAM4|ram~152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N21
cyclonev_lcell_comb \RAM4|ram~216feeder (
// Equation(s):
// \RAM4|ram~216feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~216feeder .extended_lut = "off";
defparam \RAM4|ram~216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~216feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N3
cyclonev_lcell_comb \RAM4|ram~706 (
// Equation(s):
// \RAM4|ram~706_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~717_combout  ) )

	.dataa(!\RAM0|ram~717_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~706 .extended_lut = "off";
defparam \RAM4|ram~706 .lut_mask = 64'h0000000055555555;
defparam \RAM4|ram~706 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N22
dffeas \RAM4|ram~216 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~216 .is_wysiwyg = "true";
defparam \RAM4|ram~216 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \RAM4|ram~721 (
// Equation(s):
// \RAM4|ram~721_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~765_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~765_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~721 .extended_lut = "off";
defparam \RAM4|ram~721 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~721 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N20
dffeas \RAM4|ram~408 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~408 .is_wysiwyg = "true";
defparam \RAM4|ram~408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \RAM4|ram~681 (
// Equation(s):
// \RAM4|ram~681_combout  = ( \RAM4|ram~408_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~216_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~472_q )) ) ) ) # ( !\RAM4|ram~408_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM4|ram~216_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~472_q )) ) ) ) # ( \RAM4|ram~408_q  & ( !\ROM1|memROM~28_combout  & ( (\RAM4|ram~152_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM4|ram~408_q  & ( 
// !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & \RAM4|ram~152_q ) ) ) )

	.dataa(!\RAM4|ram~472_q ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM4|ram~152_q ),
	.datad(!\RAM4|ram~216_q ),
	.datae(!\RAM4|ram~408_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~681 .extended_lut = "off";
defparam \RAM4|ram~681 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \RAM4|ram~681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \RAM4|ram~685 (
// Equation(s):
// \RAM4|ram~685_combout  = ( \RAM4|ram~682_combout  & ( \RAM4|ram~681_combout  & ( (!\ROM1|memROM~27_combout ) # ((!\ROM1|memROM~10_combout  & (\RAM4|ram~683_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~684_combout )))) ) ) ) # ( 
// !\RAM4|ram~682_combout  & ( \RAM4|ram~681_combout  & ( (!\ROM1|memROM~10_combout  & (((!\ROM1|memROM~27_combout )) # (\RAM4|ram~683_combout ))) # (\ROM1|memROM~10_combout  & (((\RAM4|ram~684_combout  & \ROM1|memROM~27_combout )))) ) ) ) # ( 
// \RAM4|ram~682_combout  & ( !\RAM4|ram~681_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM4|ram~683_combout  & ((\ROM1|memROM~27_combout )))) # (\ROM1|memROM~10_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM4|ram~684_combout )))) ) ) ) # ( 
// !\RAM4|ram~682_combout  & ( !\RAM4|ram~681_combout  & ( (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & (\RAM4|ram~683_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~684_combout ))))) ) ) )

	.dataa(!\RAM4|ram~683_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~684_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM4|ram~682_combout ),
	.dataf(!\RAM4|ram~681_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~685 .extended_lut = "off";
defparam \RAM4|ram~685 .lut_mask = 64'h00473347CC47FF47;
defparam \RAM4|ram~685 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \RAM4|ram~726 (
// Equation(s):
// \RAM4|ram~726_combout  = ( \RAM0|ram~817_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~817_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~726 .extended_lut = "off";
defparam \RAM4|ram~726 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N46
dffeas \RAM4|ram~448 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~448 .is_wysiwyg = "true";
defparam \RAM4|ram~448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N9
cyclonev_lcell_comb \RAM4|ram~722 (
// Equation(s):
// \RAM4|ram~722_combout  = ( \RAM0|ram~809_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~809_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~722 .extended_lut = "off";
defparam \RAM4|ram~722 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|ram~722 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N8
dffeas \RAM4|ram~416 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~416 .is_wysiwyg = "true";
defparam \RAM4|ram~416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N9
cyclonev_lcell_comb \RAM4|ram~724 (
// Equation(s):
// \RAM4|ram~724_combout  = ( \RAM0|ram~813_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~813_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~724 .extended_lut = "off";
defparam \RAM4|ram~724 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|ram~724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N41
dffeas \RAM4|ram~480 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~480 .is_wysiwyg = "true";
defparam \RAM4|ram~480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \RAM4|ram~728 (
// Equation(s):
// \RAM4|ram~728_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~821_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~821_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~728 .extended_lut = "off";
defparam \RAM4|ram~728 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N23
dffeas \RAM4|ram~512 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~512 .is_wysiwyg = "true";
defparam \RAM4|ram~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N21
cyclonev_lcell_comb \RAM4|ram~693 (
// Equation(s):
// \RAM4|ram~693_combout  = ( \RAM4|ram~512_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM4|ram~480_q ) ) ) ) # ( !\RAM4|ram~512_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~480_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM4|ram~512_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM4|ram~416_q ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~448_q )) ) ) ) # ( !\RAM4|ram~512_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & 
// ((\RAM4|ram~416_q ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~448_q )) ) ) )

	.dataa(!\RAM4|ram~448_q ),
	.datab(!\RAM4|ram~416_q ),
	.datac(!\RAM4|ram~480_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM4|ram~512_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~693 .extended_lut = "off";
defparam \RAM4|ram~693 .lut_mask = 64'h335533550F000FFF;
defparam \RAM4|ram~693 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N48
cyclonev_lcell_comb \RAM4|ram~744 (
// Equation(s):
// \RAM4|ram~744_combout  = ( \RAM0|ram~759_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM4|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~759_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~744 .extended_lut = "off";
defparam \RAM4|ram~744 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~744 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N50
dffeas \RAM4|ram~272 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~272 .is_wysiwyg = "true";
defparam \RAM4|ram~272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \RAM4|ram~743 (
// Equation(s):
// \RAM4|ram~743_combout  = ( \RAM0|ram~757_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(!\RAM0|ram~757_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~743 .extended_lut = "off";
defparam \RAM4|ram~743 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~743 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N34
dffeas \RAM4|ram~240 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~240 .is_wysiwyg = "true";
defparam \RAM4|ram~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N45
cyclonev_lcell_comb \RAM4|ram~736 (
// Equation(s):
// \RAM4|ram~736_combout  = ( \RAM0|ram~743_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~743_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~736 .extended_lut = "off";
defparam \RAM4|ram~736 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N7
dffeas \RAM4|ram~208 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~208 .is_wysiwyg = "true";
defparam \RAM4|ram~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N51
cyclonev_lcell_comb \RAM4|ram~735 (
// Equation(s):
// \RAM4|ram~735_combout  = ( \RAM0|ram~741_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM4|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~741_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~735 .extended_lut = "off";
defparam \RAM4|ram~735 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~735 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N41
dffeas \RAM4|ram~176 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~176 .is_wysiwyg = "true";
defparam \RAM4|ram~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N39
cyclonev_lcell_comb \RAM4|ram~692 (
// Equation(s):
// \RAM4|ram~692_combout  = ( \RAM4|ram~176_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM4|ram~240_q ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~272_q )) ) ) ) # ( !\RAM4|ram~176_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~10_combout  & ((\RAM4|ram~240_q ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~272_q )) ) ) ) # ( \RAM4|ram~176_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout ) # (\RAM4|ram~208_q ) ) ) ) # ( !\RAM4|ram~176_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~10_combout  & \RAM4|ram~208_q ) ) ) )

	.dataa(!\RAM4|ram~272_q ),
	.datab(!\RAM4|ram~240_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM4|ram~208_q ),
	.datae(!\RAM4|ram~176_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~692 .extended_lut = "off";
defparam \RAM4|ram~692 .lut_mask = 64'h000FF0FF35353535;
defparam \RAM4|ram~692 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \RAM4|ram~708 (
// Equation(s):
// \RAM4|ram~708_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~753_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~753_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~708 .extended_lut = "off";
defparam \RAM4|ram~708 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~708 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N35
dffeas \RAM4|ram~224 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~224 .is_wysiwyg = "true";
defparam \RAM4|ram~224 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N36
cyclonev_lcell_comb \RAM4|ram~700 (
// Equation(s):
// \RAM4|ram~700_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~737_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~737_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~700 .extended_lut = "off";
defparam \RAM4|ram~700 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~700 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N7
dffeas \RAM4|ram~160 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~160 .is_wysiwyg = "true";
defparam \RAM4|ram~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \RAM4|ram~704 (
// Equation(s):
// \RAM4|ram~704_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~739_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~739_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~704 .extended_lut = "off";
defparam \RAM4|ram~704 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~704 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N49
dffeas \RAM4|ram~192 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~192 .is_wysiwyg = "true";
defparam \RAM4|ram~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N15
cyclonev_lcell_comb \RAM4|ram~712 (
// Equation(s):
// \RAM4|ram~712_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~755_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM0|ram~755_combout ),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~712 .extended_lut = "off";
defparam \RAM4|ram~712 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|ram~712 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N2
dffeas \RAM4|ram~256 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~256 .is_wysiwyg = "true";
defparam \RAM4|ram~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N0
cyclonev_lcell_comb \RAM4|ram~691 (
// Equation(s):
// \RAM4|ram~691_combout  = ( \RAM4|ram~256_q  & ( \ROM1|memROM~10_combout  & ( (\RAM4|ram~192_q ) # (\ROM1|memROM~28_combout ) ) ) ) # ( !\RAM4|ram~256_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & \RAM4|ram~192_q ) ) ) ) # ( 
// \RAM4|ram~256_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM4|ram~160_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~224_q )) ) ) ) # ( !\RAM4|ram~256_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & 
// ((\RAM4|ram~160_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~224_q )) ) ) )

	.dataa(!\RAM4|ram~224_q ),
	.datab(!\RAM4|ram~160_q ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\RAM4|ram~192_q ),
	.datae(!\RAM4|ram~256_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~691 .extended_lut = "off";
defparam \RAM4|ram~691 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM4|ram~691 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \RAM4|ram~752 (
// Equation(s):
// \RAM4|ram~752_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~819_combout  ) )

	.dataa(!\RAM0|ram~819_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~752 .extended_lut = "off";
defparam \RAM4|ram~752 .lut_mask = 64'h0000000055555555;
defparam \RAM4|ram~752 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N35
dffeas \RAM4|ram~464 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~464 .is_wysiwyg = "true";
defparam \RAM4|ram~464 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \RAM4|ram~756 (
// Equation(s):
// \RAM4|ram~756_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~815_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~815_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~756 .extended_lut = "off";
defparam \RAM4|ram~756 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~756 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N44
dffeas \RAM4|ram~496 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~496 .is_wysiwyg = "true";
defparam \RAM4|ram~496 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \RAM4|ram~748 (
// Equation(s):
// \RAM4|ram~748_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~811_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~811_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~748 .extended_lut = "off";
defparam \RAM4|ram~748 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~748 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N34
dffeas \RAM4|ram~432 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~432 .is_wysiwyg = "true";
defparam \RAM4|ram~432 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \RAM4|ram~760 (
// Equation(s):
// \RAM4|ram~760_combout  = ( \RAM0|ram~823_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~823_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~760 .extended_lut = "off";
defparam \RAM4|ram~760 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~760 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N26
dffeas \RAM4|ram~528 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~528 .is_wysiwyg = "true";
defparam \RAM4|ram~528 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \RAM4|ram~694 (
// Equation(s):
// \RAM4|ram~694_combout  = ( \RAM4|ram~528_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~28_combout ) # (\RAM4|ram~464_q ) ) ) ) # ( !\RAM4|ram~528_q  & ( \ROM1|memROM~10_combout  & ( (\RAM4|ram~464_q  & !\ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM4|ram~528_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM4|ram~432_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~496_q )) ) ) ) # ( !\RAM4|ram~528_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & 
// ((\RAM4|ram~432_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~496_q )) ) ) )

	.dataa(!\RAM4|ram~464_q ),
	.datab(!\RAM4|ram~496_q ),
	.datac(!\RAM4|ram~432_q ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM4|ram~528_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~694 .extended_lut = "off";
defparam \RAM4|ram~694 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM4|ram~694 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \RAM4|ram~695 (
// Equation(s):
// \RAM4|ram~695_combout  = ( \RAM4|ram~691_combout  & ( \RAM4|ram~694_combout  & ( (!\ROM1|memROM~8_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM4|ram~692_combout )))) # (\ROM1|memROM~8_combout  & (((\ROM1|memROM~27_combout )) # (\RAM4|ram~693_combout 
// ))) ) ) ) # ( !\RAM4|ram~691_combout  & ( \RAM4|ram~694_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM4|ram~692_combout  & \ROM1|memROM~27_combout )))) # (\ROM1|memROM~8_combout  & (((\ROM1|memROM~27_combout )) # (\RAM4|ram~693_combout ))) ) ) ) # ( 
// \RAM4|ram~691_combout  & ( !\RAM4|ram~694_combout  & ( (!\ROM1|memROM~8_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM4|ram~692_combout )))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~693_combout  & ((!\ROM1|memROM~27_combout )))) ) ) ) # ( 
// !\RAM4|ram~691_combout  & ( !\RAM4|ram~694_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM4|ram~692_combout  & \ROM1|memROM~27_combout )))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~693_combout  & ((!\ROM1|memROM~27_combout )))) ) ) )

	.dataa(!\RAM4|ram~693_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM4|ram~692_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM4|ram~691_combout ),
	.dataf(!\RAM4|ram~694_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~695 .extended_lut = "off";
defparam \RAM4|ram~695 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \RAM4|ram~695 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \RAM4|ram~715 (
// Equation(s):
// \RAM4|ram~715_combout  = (\RAM4|process_0~0_combout  & \RAM0|ram~777_combout )

	.dataa(gnd),
	.datab(!\RAM4|process_0~0_combout ),
	.datac(!\RAM0|ram~777_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~715 .extended_lut = "off";
defparam \RAM4|ram~715 .lut_mask = 64'h0303030303030303;
defparam \RAM4|ram~715 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \RAM4|ram~344 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~344 .is_wysiwyg = "true";
defparam \RAM4|ram~344 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \RAM4|ram~697 (
// Equation(s):
// \RAM4|ram~697_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~697_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~697_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~697 .extended_lut = "off";
defparam \RAM4|ram~697 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~697 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N13
dffeas \RAM4|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~24 .is_wysiwyg = "true";
defparam \RAM4|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \RAM4|ram~705 (
// Equation(s):
// \RAM4|ram~705_combout  = (\RAM0|ram~713_combout  & \RAM4|process_0~0_combout )

	.dataa(!\RAM0|ram~713_combout ),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~705_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~705 .extended_lut = "off";
defparam \RAM4|ram~705 .lut_mask = 64'h0505050505050505;
defparam \RAM4|ram~705 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N4
dffeas \RAM4|ram~88 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~88 .is_wysiwyg = "true";
defparam \RAM4|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \RAM4|ram~713 (
// Equation(s):
// \RAM4|ram~713_combout  = ( \RAM0|ram~761_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~761_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~713_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~713 .extended_lut = "off";
defparam \RAM4|ram~713 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~713 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N50
dffeas \RAM4|ram~280 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~280 .is_wysiwyg = "true";
defparam \RAM4|ram~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \RAM4|ram~676 (
// Equation(s):
// \RAM4|ram~676_combout  = ( \RAM4|ram~280_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~88_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~344_q )) ) ) ) # ( !\RAM4|ram~280_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM4|ram~88_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~344_q )) ) ) ) # ( \RAM4|ram~280_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~24_q ) ) ) ) # ( !\RAM4|ram~280_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~24_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~344_q ),
	.datab(!\RAM4|ram~24_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~88_q ),
	.datae(!\RAM4|ram~280_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~676 .extended_lut = "off";
defparam \RAM4|ram~676 .lut_mask = 64'h30303F3F05F505F5;
defparam \RAM4|ram~676 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \RAM4|ram~719 (
// Equation(s):
// \RAM4|ram~719_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~779_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~779_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~719 .extended_lut = "off";
defparam \RAM4|ram~719 .lut_mask = 64'h0000000033333333;
defparam \RAM4|ram~719 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \RAM4|ram~376 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~376 .is_wysiwyg = "true";
defparam \RAM4|ram~376 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \RAM4|ram~120feeder (
// Equation(s):
// \RAM4|ram~120feeder_combout  = \CPU|REGS|registrador~104_combout 

	.dataa(gnd),
	.datab(!\CPU|REGS|registrador~104_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~120feeder .extended_lut = "off";
defparam \RAM4|ram~120feeder .lut_mask = 64'h3333333333333333;
defparam \RAM4|ram~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \RAM4|ram~709 (
// Equation(s):
// \RAM4|ram~709_combout  = ( \RAM0|ram~721_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~721_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~709_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~709 .extended_lut = "off";
defparam \RAM4|ram~709 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|ram~709 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N8
dffeas \RAM4|ram~120 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~120 .is_wysiwyg = "true";
defparam \RAM4|ram~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N3
cyclonev_lcell_comb \RAM4|ram~56feeder (
// Equation(s):
// \RAM4|ram~56feeder_combout  = \CPU|REGS|registrador~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGS|registrador~104_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~56feeder .extended_lut = "off";
defparam \RAM4|ram~56feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM4|ram~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \RAM4|ram~701 (
// Equation(s):
// \RAM4|ram~701_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~705_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~705_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~701 .extended_lut = "off";
defparam \RAM4|ram~701 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~701 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N4
dffeas \RAM4|ram~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~56 .is_wysiwyg = "true";
defparam \RAM4|ram~56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N45
cyclonev_lcell_comb \RAM4|ram~717 (
// Equation(s):
// \RAM4|ram~717_combout  = ( \RAM0|ram~763_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(!\RAM4|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~763_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~717_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~717 .extended_lut = "off";
defparam \RAM4|ram~717 .lut_mask = 64'h0000000055555555;
defparam \RAM4|ram~717 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \RAM4|ram~312 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~312 .is_wysiwyg = "true";
defparam \RAM4|ram~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \RAM4|ram~677 (
// Equation(s):
// \RAM4|ram~677_combout  = ( \RAM4|ram~312_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~120_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~376_q )) ) ) ) # ( !\RAM4|ram~312_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM4|ram~120_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~376_q )) ) ) ) # ( \RAM4|ram~312_q  & ( !\ROM1|memROM~28_combout  & ( (\RAM4|ram~56_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM4|ram~312_q  & ( 
// !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & \RAM4|ram~56_q ) ) ) )

	.dataa(!\RAM4|ram~376_q ),
	.datab(!\RAM4|ram~120_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~56_q ),
	.datae(!\RAM4|ram~312_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~677 .extended_lut = "off";
defparam \RAM4|ram~677 .lut_mask = 64'h00F00FFF35353535;
defparam \RAM4|ram~677 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \RAM4|ram~104feeder (
// Equation(s):
// \RAM4|ram~104feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~104feeder .extended_lut = "off";
defparam \RAM4|ram~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N3
cyclonev_lcell_comb \RAM4|ram~737 (
// Equation(s):
// \RAM4|ram~737_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~715_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~715_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~737 .extended_lut = "off";
defparam \RAM4|ram~737 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~737 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N28
dffeas \RAM4|ram~104 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~104 .is_wysiwyg = "true";
defparam \RAM4|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \RAM4|ram~296feeder (
// Equation(s):
// \RAM4|ram~296feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~296feeder .extended_lut = "off";
defparam \RAM4|ram~296feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \RAM4|ram~745 (
// Equation(s):
// \RAM4|ram~745_combout  = ( \RAM0|ram~769_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~769_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~745 .extended_lut = "off";
defparam \RAM4|ram~745 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~745 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N19
dffeas \RAM4|ram~296 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~296 .is_wysiwyg = "true";
defparam \RAM4|ram~296 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \RAM4|ram~729 (
// Equation(s):
// \RAM4|ram~729_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~699_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~699_combout ),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~729 .extended_lut = "off";
defparam \RAM4|ram~729 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM4|ram~729 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N22
dffeas \RAM4|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~40 .is_wysiwyg = "true";
defparam \RAM4|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \RAM4|ram~753 (
// Equation(s):
// \RAM4|ram~753_combout  = (\RAM0|ram~785_combout  & \RAM4|process_0~0_combout )

	.dataa(!\RAM0|ram~785_combout ),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~753_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~753 .extended_lut = "off";
defparam \RAM4|ram~753 .lut_mask = 64'h0505050505050505;
defparam \RAM4|ram~753 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N8
dffeas \RAM4|ram~360 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~360 .is_wysiwyg = "true";
defparam \RAM4|ram~360 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \RAM4|ram~678 (
// Equation(s):
// \RAM4|ram~678_combout  = ( \RAM4|ram~360_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~28_combout ) # (\RAM4|ram~296_q ) ) ) ) # ( !\RAM4|ram~360_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~296_q  & !\ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM4|ram~360_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM4|ram~40_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~104_q )) ) ) ) # ( !\RAM4|ram~360_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & 
// ((\RAM4|ram~40_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~104_q )) ) ) )

	.dataa(!\RAM4|ram~104_q ),
	.datab(!\RAM4|ram~296_q ),
	.datac(!\RAM4|ram~40_q ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM4|ram~360_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~678 .extended_lut = "off";
defparam \RAM4|ram~678 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM4|ram~678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N9
cyclonev_lcell_comb \RAM4|ram~136feeder (
// Equation(s):
// \RAM4|ram~136feeder_combout  = \CPU|REGS|registrador~104_combout 

	.dataa(!\CPU|REGS|registrador~104_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~136feeder .extended_lut = "off";
defparam \RAM4|ram~136feeder .lut_mask = 64'h5555555555555555;
defparam \RAM4|ram~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \RAM4|ram~738 (
// Equation(s):
// \RAM4|ram~738_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~723_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM0|ram~723_combout ),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~738 .extended_lut = "off";
defparam \RAM4|ram~738 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|ram~738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N10
dffeas \RAM4|ram~136 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~136 .is_wysiwyg = "true";
defparam \RAM4|ram~136 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \RAM4|ram~730 (
// Equation(s):
// \RAM4|ram~730_combout  = ( \RAM4|process_0~0_combout  & ( \RAM0|ram~707_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\RAM0|ram~707_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~730 .extended_lut = "off";
defparam \RAM4|ram~730 .lut_mask = 64'h000000000000FFFF;
defparam \RAM4|ram~730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \RAM4|ram~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~72 .is_wysiwyg = "true";
defparam \RAM4|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \RAM4|ram~328feeder (
// Equation(s):
// \RAM4|ram~328feeder_combout  = \CPU|REGS|registrador~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGS|registrador~104_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~328feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~328feeder .extended_lut = "off";
defparam \RAM4|ram~328feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM4|ram~328feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \RAM4|ram~749 (
// Equation(s):
// \RAM4|ram~749_combout  = ( \RAM0|ram~771_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~771_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~749 .extended_lut = "off";
defparam \RAM4|ram~749 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM4|ram~749 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \RAM4|ram~328 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~328 .is_wysiwyg = "true";
defparam \RAM4|ram~328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N39
cyclonev_lcell_comb \RAM4|ram~757 (
// Equation(s):
// \RAM4|ram~757_combout  = ( \RAM0|ram~787_combout  & ( \RAM4|process_0~0_combout  ) )

	.dataa(!\RAM4|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~787_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~757 .extended_lut = "off";
defparam \RAM4|ram~757 .lut_mask = 64'h0000000055555555;
defparam \RAM4|ram~757 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N2
dffeas \RAM4|ram~392 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~392 .is_wysiwyg = "true";
defparam \RAM4|ram~392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \RAM4|ram~679 (
// Equation(s):
// \RAM4|ram~679_combout  = ( \RAM4|ram~392_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~28_combout ) # (\RAM4|ram~328_q ) ) ) ) # ( !\RAM4|ram~392_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~328_q  & !\ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM4|ram~392_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM4|ram~72_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~136_q )) ) ) ) # ( !\RAM4|ram~392_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & 
// ((\RAM4|ram~72_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~136_q )) ) ) )

	.dataa(!\RAM4|ram~136_q ),
	.datab(!\RAM4|ram~72_q ),
	.datac(!\RAM4|ram~328_q ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM4|ram~392_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~679 .extended_lut = "off";
defparam \RAM4|ram~679 .lut_mask = 64'h335533550F000FFF;
defparam \RAM4|ram~679 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \RAM4|ram~680 (
// Equation(s):
// \RAM4|ram~680_combout  = ( \RAM4|ram~678_combout  & ( \RAM4|ram~679_combout  & ( ((!\ROM1|memROM~10_combout  & (\RAM4|ram~676_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~677_combout )))) # (\ROM1|memROM~27_combout ) ) ) ) # ( 
// !\RAM4|ram~678_combout  & ( \RAM4|ram~679_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & (\RAM4|ram~676_combout ))) # (\ROM1|memROM~10_combout  & (((\RAM4|ram~677_combout )) # (\ROM1|memROM~27_combout ))) ) ) ) # ( 
// \RAM4|ram~678_combout  & ( !\RAM4|ram~679_combout  & ( (!\ROM1|memROM~10_combout  & (((\RAM4|ram~676_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & ((\RAM4|ram~677_combout )))) ) ) ) # ( 
// !\RAM4|ram~678_combout  & ( !\RAM4|ram~679_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & (\RAM4|ram~676_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~677_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~676_combout ),
	.datad(!\RAM4|ram~677_combout ),
	.datae(!\RAM4|ram~678_combout ),
	.dataf(!\RAM4|ram~679_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~680 .extended_lut = "off";
defparam \RAM4|ram~680 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \RAM4|ram~680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \RAM4|ram~696 (
// Equation(s):
// \RAM4|ram~696_combout  = ( \RAM4|ram~695_combout  & ( \RAM4|ram~680_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout ) # ((\RAM4|ram~690_combout )))) # (\ROM1|memROM~29_combout  & (((\RAM4|ram~685_combout )) # (\ROM1|memROM~9_combout 
// ))) ) ) ) # ( !\RAM4|ram~695_combout  & ( \RAM4|ram~680_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout ) # ((\RAM4|ram~690_combout )))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & ((\RAM4|ram~685_combout )))) ) ) ) # ( 
// \RAM4|ram~695_combout  & ( !\RAM4|ram~680_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~9_combout  & (\RAM4|ram~690_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM4|ram~685_combout )) # (\ROM1|memROM~9_combout ))) ) ) ) # ( 
// !\RAM4|ram~695_combout  & ( !\RAM4|ram~680_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~9_combout  & (\RAM4|ram~690_combout ))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & ((\RAM4|ram~685_combout )))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM4|ram~690_combout ),
	.datad(!\RAM4|ram~685_combout ),
	.datae(!\RAM4|ram~695_combout ),
	.dataf(!\RAM4|ram~680_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~696 .extended_lut = "off";
defparam \RAM4|ram~696 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM4|ram~696 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \key0|saida[7]~37 (
// Equation(s):
// \key0|saida[7]~37_combout  = ( \RAM4|ram~696_combout  & ( (!\key0|saida[7]~36_combout  & ((!\RAM0|dado_out~1_combout ) # (\RAM0|ram~696_combout ))) ) ) # ( !\RAM4|ram~696_combout  & ( (!\RAM4|dado_out~0_combout  & (!\key0|saida[7]~36_combout  & 
// ((!\RAM0|dado_out~1_combout ) # (\RAM0|ram~696_combout )))) ) )

	.dataa(!\RAM4|dado_out~0_combout ),
	.datab(!\key0|saida[7]~36_combout ),
	.datac(!\RAM0|ram~696_combout ),
	.datad(!\RAM0|dado_out~1_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~696_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[7]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[7]~37 .extended_lut = "off";
defparam \key0|saida[7]~37 .lut_mask = 64'h88088808CC0CCC0C;
defparam \key0|saida[7]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N39
cyclonev_lcell_comb \RAM8|dado_out~0 (
// Equation(s):
// \RAM8|dado_out~0_combout  = ( \ROM1|memROM~22_combout  & ( \ROM1|memROM~26_combout  & ( (\ROM1|memROM~28_combout  & !\ROM1|memROM~16_combout ) ) ) ) # ( \ROM1|memROM~22_combout  & ( !\ROM1|memROM~26_combout  & ( (\ROM1|memROM~28_combout  & 
// (!\ROM1|memROM~16_combout  $ (!\ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~22_combout ),
	.dataf(!\ROM1|memROM~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out~0 .extended_lut = "off";
defparam \RAM8|dado_out~0 .lut_mask = 64'h0000055000005050;
defparam \RAM8|dado_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \RAM8|ram~248feeder (
// Equation(s):
// \RAM8|ram~248feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~248feeder .extended_lut = "off";
defparam \RAM8|ram~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~248feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \RAM8|process_0~0 (
// Equation(s):
// \RAM8|process_0~0_combout  = ( !\ROM1|memROM~16_combout  & ( (\ROM1|memROM~26_combout  & (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~22_combout  & \ROM1|memROM~28_combout ))) ) )

	.dataa(!\ROM1|memROM~26_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~22_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|process_0~0 .extended_lut = "off";
defparam \RAM8|process_0~0 .lut_mask = 64'h0040004000000000;
defparam \RAM8|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N39
cyclonev_lcell_comb \RAM8|ram~727 (
// Equation(s):
// \RAM8|ram~727_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~725_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~725_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~727 .extended_lut = "off";
defparam \RAM8|ram~727 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~727 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N53
dffeas \RAM8|ram~248 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~248 .is_wysiwyg = "true";
defparam \RAM8|ram~248 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \RAM8|ram~723 (
// Equation(s):
// \RAM8|ram~723_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~721_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~721_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~723 .extended_lut = "off";
defparam \RAM8|ram~723 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~723 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N47
dffeas \RAM8|ram~120 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~120 .is_wysiwyg = "true";
defparam \RAM8|ram~120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N3
cyclonev_lcell_comb \RAM8|ram~739 (
// Equation(s):
// \RAM8|ram~739_combout  = ( \RAM0|ram~779_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~779_combout ),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~739 .extended_lut = "off";
defparam \RAM8|ram~739 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~739 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N4
dffeas \RAM8|ram~376 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~376 .is_wysiwyg = "true";
defparam \RAM8|ram~376 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N48
cyclonev_lcell_comb \RAM8|ram~740 (
// Equation(s):
// \RAM8|ram~740_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~783_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~783_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~740 .extended_lut = "off";
defparam \RAM8|ram~740 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~740 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N56
dffeas \RAM8|ram~504 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~504 .is_wysiwyg = "true";
defparam \RAM8|ram~504 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \RAM8|ram~681 (
// Equation(s):
// \RAM8|ram~681_combout  = ( \RAM8|ram~504_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~248_q ) ) ) ) # ( !\RAM8|ram~504_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~248_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM8|ram~504_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~120_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~376_q ))) ) ) ) # ( !\RAM8|ram~504_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & 
// (\RAM8|ram~120_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~376_q ))) ) ) )

	.dataa(!\RAM8|ram~248_q ),
	.datab(!\RAM8|ram~120_q ),
	.datac(!\RAM8|ram~376_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM8|ram~504_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~681 .extended_lut = "off";
defparam \RAM8|ram~681 .lut_mask = 64'h330F330F550055FF;
defparam \RAM8|ram~681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \RAM8|ram~737 (
// Equation(s):
// \RAM8|ram~737_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~763_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~763_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~737 .extended_lut = "off";
defparam \RAM8|ram~737 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~737 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N35
dffeas \RAM8|ram~312 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~312 .is_wysiwyg = "true";
defparam \RAM8|ram~312 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \RAM8|ram~184feeder (
// Equation(s):
// \RAM8|ram~184feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~184feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~184feeder .extended_lut = "off";
defparam \RAM8|ram~184feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~184feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N6
cyclonev_lcell_comb \RAM8|ram~725 (
// Equation(s):
// \RAM8|ram~725_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~709_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~709_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~725 .extended_lut = "off";
defparam \RAM8|ram~725 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~725 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \RAM8|ram~184 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~184 .is_wysiwyg = "true";
defparam \RAM8|ram~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N0
cyclonev_lcell_comb \RAM8|ram~721 (
// Equation(s):
// \RAM8|ram~721_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~705_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~705_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~721 .extended_lut = "off";
defparam \RAM8|ram~721 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~721 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N41
dffeas \RAM8|ram~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~56 .is_wysiwyg = "true";
defparam \RAM8|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N21
cyclonev_lcell_comb \RAM8|ram~738 (
// Equation(s):
// \RAM8|ram~738_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~767_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~767_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~738 .extended_lut = "off";
defparam \RAM8|ram~738 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N56
dffeas \RAM8|ram~440 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~440 .is_wysiwyg = "true";
defparam \RAM8|ram~440 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \RAM8|ram~679 (
// Equation(s):
// \RAM8|ram~679_combout  = ( \RAM8|ram~440_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~184_q ) ) ) ) # ( !\RAM8|ram~440_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~184_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM8|ram~440_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~56_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~312_q )) ) ) ) # ( !\RAM8|ram~440_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~56_q 
// ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~312_q )) ) ) )

	.dataa(!\RAM8|ram~312_q ),
	.datab(!\RAM8|ram~184_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~56_q ),
	.datae(!\RAM8|ram~440_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~679 .extended_lut = "off";
defparam \RAM8|ram~679 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM8|ram~679 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \RAM8|ram~729 (
// Equation(s):
// \RAM8|ram~729_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~731_combout  ) )

	.dataa(!\RAM0|ram~731_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~729 .extended_lut = "off";
defparam \RAM8|ram~729 .lut_mask = 64'h0000000055555555;
defparam \RAM8|ram~729 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \RAM8|ram~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~64 .is_wysiwyg = "true";
defparam \RAM8|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N12
cyclonev_lcell_comb \RAM8|ram~745 (
// Equation(s):
// \RAM8|ram~745_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~801_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~801_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~745 .extended_lut = "off";
defparam \RAM8|ram~745 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~745 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \RAM8|ram~320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~320 .is_wysiwyg = "true";
defparam \RAM8|ram~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \RAM8|ram~746 (
// Equation(s):
// \RAM8|ram~746_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~817_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~817_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~746 .extended_lut = "off";
defparam \RAM8|ram~746 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~746 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \RAM8|ram~448 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~448 .is_wysiwyg = "true";
defparam \RAM8|ram~448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N24
cyclonev_lcell_comb \RAM8|ram~192feeder (
// Equation(s):
// \RAM8|ram~192feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~192feeder .extended_lut = "off";
defparam \RAM8|ram~192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~192feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N21
cyclonev_lcell_comb \RAM8|ram~733 (
// Equation(s):
// \RAM8|ram~733_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~739_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~739_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~733 .extended_lut = "off";
defparam \RAM8|ram~733 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~733 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \RAM8|ram~192 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~192 .is_wysiwyg = "true";
defparam \RAM8|ram~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N36
cyclonev_lcell_comb \RAM8|ram~680 (
// Equation(s):
// \RAM8|ram~680_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~448_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~192_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~320_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~64_q  ) ) )

	.dataa(!\RAM8|ram~64_q ),
	.datab(!\RAM8|ram~320_q ),
	.datac(!\RAM8|ram~448_q ),
	.datad(!\RAM8|ram~192_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~680 .extended_lut = "off";
defparam \RAM8|ram~680 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM8|ram~680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N30
cyclonev_lcell_comb \RAM8|ram~735 (
// Equation(s):
// \RAM8|ram~735_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~755_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~755_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~735 .extended_lut = "off";
defparam \RAM8|ram~735 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~735 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \RAM8|ram~256 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~256 .is_wysiwyg = "true";
defparam \RAM8|ram~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \RAM8|ram~747 (
// Equation(s):
// \RAM8|ram~747_combout  = ( \RAM0|ram~805_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM8|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~805_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~747 .extended_lut = "off";
defparam \RAM8|ram~747 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~747 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N41
dffeas \RAM8|ram~384 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~384 .is_wysiwyg = "true";
defparam \RAM8|ram~384 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N54
cyclonev_lcell_comb \RAM8|ram~731 (
// Equation(s):
// \RAM8|ram~731_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~747_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~747_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~731 .extended_lut = "off";
defparam \RAM8|ram~731 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~731 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N55
dffeas \RAM8|ram~128 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~128 .is_wysiwyg = "true";
defparam \RAM8|ram~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N0
cyclonev_lcell_comb \RAM8|ram~748 (
// Equation(s):
// \RAM8|ram~748_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~821_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~821_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~748 .extended_lut = "off";
defparam \RAM8|ram~748 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~748 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N26
dffeas \RAM8|ram~512 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~512 .is_wysiwyg = "true";
defparam \RAM8|ram~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N24
cyclonev_lcell_comb \RAM8|ram~682 (
// Equation(s):
// \RAM8|ram~682_combout  = ( \RAM8|ram~512_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~29_combout ) # (\RAM8|ram~384_q ) ) ) ) # ( !\RAM8|ram~512_q  & ( \ROM1|memROM~8_combout  & ( (\RAM8|ram~384_q  & !\ROM1|memROM~29_combout ) ) ) ) # ( 
// \RAM8|ram~512_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~29_combout  & ((\RAM8|ram~128_q ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~256_q )) ) ) ) # ( !\RAM8|ram~512_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~29_combout  & 
// ((\RAM8|ram~128_q ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~256_q )) ) ) )

	.dataa(!\RAM8|ram~256_q ),
	.datab(!\RAM8|ram~384_q ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM8|ram~128_q ),
	.datae(!\RAM8|ram~512_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~682 .extended_lut = "off";
defparam \RAM8|ram~682 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM8|ram~682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \RAM8|ram~683 (
// Equation(s):
// \RAM8|ram~683_combout  = ( \RAM8|ram~680_combout  & ( \RAM8|ram~682_combout  & ( ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~679_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~681_combout ))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM8|ram~680_combout  & ( \RAM8|ram~682_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~679_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~681_combout )))) # (\ROM1|memROM~9_combout  & (\ROM1|memROM~28_combout )) 
// ) ) ) # ( \RAM8|ram~680_combout  & ( !\RAM8|ram~682_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~679_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~681_combout )))) # (\ROM1|memROM~9_combout  & 
// (!\ROM1|memROM~28_combout )) ) ) ) # ( !\RAM8|ram~680_combout  & ( !\RAM8|ram~682_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~679_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~681_combout )))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM8|ram~681_combout ),
	.datad(!\RAM8|ram~679_combout ),
	.datae(!\RAM8|ram~680_combout ),
	.dataf(!\RAM8|ram~682_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~683 .extended_lut = "off";
defparam \RAM8|ram~683 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM8|ram~683 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \RAM8|ram~722 (
// Equation(s):
// \RAM8|ram~722_combout  = ( \RAM0|ram~707_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(!\RAM8|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~707_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~722 .extended_lut = "off";
defparam \RAM8|ram~722 .lut_mask = 64'h0000000055555555;
defparam \RAM8|ram~722 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N53
dffeas \RAM8|ram~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~72 .is_wysiwyg = "true";
defparam \RAM8|ram~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \RAM8|ram~732 (
// Equation(s):
// \RAM8|ram~732_combout  = ( \RAM0|ram~751_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~751_combout ),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~732 .extended_lut = "off";
defparam \RAM8|ram~732 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N47
dffeas \RAM8|ram~144 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~144 .is_wysiwyg = "true";
defparam \RAM8|ram~144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N36
cyclonev_lcell_comb \RAM8|ram~136feeder (
// Equation(s):
// \RAM8|ram~136feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~136feeder .extended_lut = "off";
defparam \RAM8|ram~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \RAM8|ram~724 (
// Equation(s):
// \RAM8|ram~724_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~723_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~723_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~724 .extended_lut = "off";
defparam \RAM8|ram~724 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N37
dffeas \RAM8|ram~136 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~136 .is_wysiwyg = "true";
defparam \RAM8|ram~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \RAM8|ram~730 (
// Equation(s):
// \RAM8|ram~730_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~735_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~735_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~730 .extended_lut = "off";
defparam \RAM8|ram~730 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \RAM8|ram~80 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~80 .is_wysiwyg = "true";
defparam \RAM8|ram~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \RAM8|ram~684 (
// Equation(s):
// \RAM8|ram~684_combout  = ( \RAM8|ram~80_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout ) # (\RAM8|ram~144_q ) ) ) ) # ( !\RAM8|ram~80_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~144_q  & \ROM1|memROM~28_combout ) ) ) ) # ( \RAM8|ram~80_q  
// & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM8|ram~72_q )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~136_q ))) ) ) ) # ( !\RAM8|ram~80_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM8|ram~72_q )) # 
// (\ROM1|memROM~28_combout  & ((\RAM8|ram~136_q ))) ) ) )

	.dataa(!\RAM8|ram~72_q ),
	.datab(!\RAM8|ram~144_q ),
	.datac(!\RAM8|ram~136_q ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM8|ram~80_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~684 .extended_lut = "off";
defparam \RAM8|ram~684 .lut_mask = 64'h550F550F0033FF33;
defparam \RAM8|ram~684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \RAM8|ram~750 (
// Equation(s):
// \RAM8|ram~750_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~819_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~819_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~750 .extended_lut = "off";
defparam \RAM8|ram~750 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N50
dffeas \RAM8|ram~464 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~464 .is_wysiwyg = "true";
defparam \RAM8|ram~464 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N48
cyclonev_lcell_comb \RAM8|ram~752 (
// Equation(s):
// \RAM8|ram~752_combout  = ( \RAM0|ram~823_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM8|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~823_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~752 .extended_lut = "off";
defparam \RAM8|ram~752 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~752 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \RAM8|ram~528 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~528 .is_wysiwyg = "true";
defparam \RAM8|ram~528 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N42
cyclonev_lcell_comb \RAM8|ram~744 (
// Equation(s):
// \RAM8|ram~744_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~791_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~791_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~744 .extended_lut = "off";
defparam \RAM8|ram~744 .lut_mask = 64'h0000000033333333;
defparam \RAM8|ram~744 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N38
dffeas \RAM8|ram~520 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~520 .is_wysiwyg = "true";
defparam \RAM8|ram~520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \RAM8|ram~742 (
// Equation(s):
// \RAM8|ram~742_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~775_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~775_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~742 .extended_lut = "off";
defparam \RAM8|ram~742 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~742 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N16
dffeas \RAM8|ram~456 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~456 .is_wysiwyg = "true";
defparam \RAM8|ram~456 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \RAM8|ram~687 (
// Equation(s):
// \RAM8|ram~687_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~528_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~464_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~520_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~456_q  ) ) )

	.dataa(!\RAM8|ram~464_q ),
	.datab(!\RAM8|ram~528_q ),
	.datac(!\RAM8|ram~520_q ),
	.datad(!\RAM8|ram~456_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~687 .extended_lut = "off";
defparam \RAM8|ram~687 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM8|ram~687 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \RAM8|ram~728 (
// Equation(s):
// \RAM8|ram~728_combout  = ( \RAM0|ram~727_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM8|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~727_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~728 .extended_lut = "off";
defparam \RAM8|ram~728 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N35
dffeas \RAM8|ram~264 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~264 .is_wysiwyg = "true";
defparam \RAM8|ram~264 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N57
cyclonev_lcell_comb \RAM8|ram~200feeder (
// Equation(s):
// \RAM8|ram~200feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~200feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~200feeder .extended_lut = "off";
defparam \RAM8|ram~200feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~200feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \RAM8|ram~726 (
// Equation(s):
// \RAM8|ram~726_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~711_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~711_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~726 .extended_lut = "off";
defparam \RAM8|ram~726 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N58
dffeas \RAM8|ram~200 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~200 .is_wysiwyg = "true";
defparam \RAM8|ram~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N15
cyclonev_lcell_comb \RAM8|ram~736 (
// Equation(s):
// \RAM8|ram~736_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~759_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~759_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~736 .extended_lut = "off";
defparam \RAM8|ram~736 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N14
dffeas \RAM8|ram~272 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~272 .is_wysiwyg = "true";
defparam \RAM8|ram~272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \RAM8|ram~734 (
// Equation(s):
// \RAM8|ram~734_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~743_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~743_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~734 .extended_lut = "off";
defparam \RAM8|ram~734 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N5
dffeas \RAM8|ram~208 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~208 .is_wysiwyg = "true";
defparam \RAM8|ram~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N3
cyclonev_lcell_comb \RAM8|ram~686 (
// Equation(s):
// \RAM8|ram~686_combout  = ( \RAM8|ram~208_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout ) # (\RAM8|ram~272_q ) ) ) ) # ( !\RAM8|ram~208_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~272_q  & \ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM8|ram~208_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM8|ram~200_q ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~264_q )) ) ) ) # ( !\RAM8|ram~208_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout  & 
// ((\RAM8|ram~200_q ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~264_q )) ) ) )

	.dataa(!\RAM8|ram~264_q ),
	.datab(!\RAM8|ram~200_q ),
	.datac(!\RAM8|ram~272_q ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM8|ram~208_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~686 .extended_lut = "off";
defparam \RAM8|ram~686 .lut_mask = 64'h33553355000FFF0F;
defparam \RAM8|ram~686 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \RAM8|ram~751 (
// Equation(s):
// \RAM8|ram~751_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~807_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~807_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~751 .extended_lut = "off";
defparam \RAM8|ram~751 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~751 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N19
dffeas \RAM8|ram~400 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~400 .is_wysiwyg = "true";
defparam \RAM8|ram~400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N12
cyclonev_lcell_comb \RAM8|ram~392feeder (
// Equation(s):
// \RAM8|ram~392feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~392feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~392feeder .extended_lut = "off";
defparam \RAM8|ram~392feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~392feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \RAM8|ram~743 (
// Equation(s):
// \RAM8|ram~743_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~787_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~787_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~743 .extended_lut = "off";
defparam \RAM8|ram~743 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~743 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N14
dffeas \RAM8|ram~392 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~392 .is_wysiwyg = "true";
defparam \RAM8|ram~392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N0
cyclonev_lcell_comb \RAM8|ram~328feeder (
// Equation(s):
// \RAM8|ram~328feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~328feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~328feeder .extended_lut = "off";
defparam \RAM8|ram~328feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~328feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N21
cyclonev_lcell_comb \RAM8|ram~741 (
// Equation(s):
// \RAM8|ram~741_combout  = ( \RAM0|ram~771_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(!\RAM8|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~771_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~741 .extended_lut = "off";
defparam \RAM8|ram~741 .lut_mask = 64'h0000000055555555;
defparam \RAM8|ram~741 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \RAM8|ram~328 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~328 .is_wysiwyg = "true";
defparam \RAM8|ram~328 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N33
cyclonev_lcell_comb \RAM8|ram~749 (
// Equation(s):
// \RAM8|ram~749_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~803_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~803_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~749 .extended_lut = "off";
defparam \RAM8|ram~749 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~749 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N8
dffeas \RAM8|ram~336 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~336 .is_wysiwyg = "true";
defparam \RAM8|ram~336 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N6
cyclonev_lcell_comb \RAM8|ram~685 (
// Equation(s):
// \RAM8|ram~685_combout  = ( \RAM8|ram~336_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout ) # (\RAM8|ram~400_q ) ) ) ) # ( !\RAM8|ram~336_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~400_q  & \ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM8|ram~336_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM8|ram~328_q ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~392_q )) ) ) ) # ( !\RAM8|ram~336_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout  & 
// ((\RAM8|ram~328_q ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~392_q )) ) ) )

	.dataa(!\RAM8|ram~400_q ),
	.datab(!\RAM8|ram~392_q ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\RAM8|ram~328_q ),
	.datae(!\RAM8|ram~336_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~685 .extended_lut = "off";
defparam \RAM8|ram~685 .lut_mask = 64'h03F303F30505F5F5;
defparam \RAM8|ram~685 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \RAM8|ram~688 (
// Equation(s):
// \RAM8|ram~688_combout  = ( \RAM8|ram~686_combout  & ( \RAM8|ram~685_combout  & ( (!\ROM1|memROM~8_combout  & (((\ROM1|memROM~29_combout )) # (\RAM8|ram~684_combout ))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~29_combout ) # (\RAM8|ram~687_combout 
// )))) ) ) ) # ( !\RAM8|ram~686_combout  & ( \RAM8|ram~685_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~684_combout  & (!\ROM1|memROM~29_combout ))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~29_combout ) # (\RAM8|ram~687_combout )))) ) ) ) # ( 
// \RAM8|ram~686_combout  & ( !\RAM8|ram~685_combout  & ( (!\ROM1|memROM~8_combout  & (((\ROM1|memROM~29_combout )) # (\RAM8|ram~684_combout ))) # (\ROM1|memROM~8_combout  & (((\ROM1|memROM~29_combout  & \RAM8|ram~687_combout )))) ) ) ) # ( 
// !\RAM8|ram~686_combout  & ( !\RAM8|ram~685_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~684_combout  & (!\ROM1|memROM~29_combout ))) # (\ROM1|memROM~8_combout  & (((\ROM1|memROM~29_combout  & \RAM8|ram~687_combout )))) ) ) )

	.dataa(!\RAM8|ram~684_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM8|ram~687_combout ),
	.datae(!\RAM8|ram~686_combout ),
	.dataf(!\RAM8|ram~685_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~688 .extended_lut = "off";
defparam \RAM8|ram~688 .lut_mask = 64'h40434C4F70737C7F;
defparam \RAM8|ram~688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N33
cyclonev_lcell_comb \RAM8|ram~702 (
// Equation(s):
// \RAM8|ram~702_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~719_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~719_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~702 .extended_lut = "off";
defparam \RAM8|ram~702 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N35
dffeas \RAM8|ram~232 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~232 .is_wysiwyg = "true";
defparam \RAM8|ram~232 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \RAM8|ram~112feeder (
// Equation(s):
// \RAM8|ram~112feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~112feeder .extended_lut = "off";
defparam \RAM8|ram~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \RAM8|ram~700 (
// Equation(s):
// \RAM8|ram~700_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~749_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM0|ram~749_combout ),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~700 .extended_lut = "off";
defparam \RAM8|ram~700 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM8|ram~700 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \RAM8|ram~112 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~112 .is_wysiwyg = "true";
defparam \RAM8|ram~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \RAM8|ram~104feeder (
// Equation(s):
// \RAM8|ram~104feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~104feeder .extended_lut = "off";
defparam \RAM8|ram~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \RAM8|ram~698 (
// Equation(s):
// \RAM8|ram~698_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~715_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~715_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~698 .extended_lut = "off";
defparam \RAM8|ram~698 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N8
dffeas \RAM8|ram~104 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~104 .is_wysiwyg = "true";
defparam \RAM8|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N27
cyclonev_lcell_comb \RAM8|ram~704 (
// Equation(s):
// \RAM8|ram~704_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~757_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~757_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~704 .extended_lut = "off";
defparam \RAM8|ram~704 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~704 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N8
dffeas \RAM8|ram~240 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~240 .is_wysiwyg = "true";
defparam \RAM8|ram~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \RAM8|ram~676 (
// Equation(s):
// \RAM8|ram~676_combout  = ( \RAM8|ram~240_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~232_q ) ) ) ) # ( !\RAM8|ram~240_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~232_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~240_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~104_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~112_q )) ) ) ) # ( !\RAM8|ram~240_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM8|ram~104_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~112_q )) ) ) )

	.dataa(!\RAM8|ram~232_q ),
	.datab(!\RAM8|ram~112_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM8|ram~104_q ),
	.datae(!\RAM8|ram~240_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~676 .extended_lut = "off";
defparam \RAM8|ram~676 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM8|ram~676 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \RAM8|ram~48feeder (
// Equation(s):
// \RAM8|ram~48feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~48feeder .extended_lut = "off";
defparam \RAM8|ram~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \RAM8|ram~692 (
// Equation(s):
// \RAM8|ram~692_combout  = ( \RAM0|ram~733_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM8|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~733_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~692 .extended_lut = "off";
defparam \RAM8|ram~692 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM8|ram~692 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N34
dffeas \RAM8|ram~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~48 .is_wysiwyg = "true";
defparam \RAM8|ram~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \RAM8|ram~690 (
// Equation(s):
// \RAM8|ram~690_combout  = ( \RAM0|ram~699_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM8|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~699_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~690 .extended_lut = "off";
defparam \RAM8|ram~690 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N53
dffeas \RAM8|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~40 .is_wysiwyg = "true";
defparam \RAM8|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \RAM8|ram~168feeder (
// Equation(s):
// \RAM8|ram~168feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~168feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~168feeder .extended_lut = "off";
defparam \RAM8|ram~168feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~168feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \RAM8|ram~694 (
// Equation(s):
// \RAM8|ram~694_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~703_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~703_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~694 .extended_lut = "off";
defparam \RAM8|ram~694 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~694 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N32
dffeas \RAM8|ram~168 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~168 .is_wysiwyg = "true";
defparam \RAM8|ram~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \RAM8|ram~696 (
// Equation(s):
// \RAM8|ram~696_combout  = ( \RAM0|ram~741_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM8|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~741_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~696 .extended_lut = "off";
defparam \RAM8|ram~696 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM8|ram~696 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N14
dffeas \RAM8|ram~176 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~176 .is_wysiwyg = "true";
defparam \RAM8|ram~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \RAM8|ram~674 (
// Equation(s):
// \RAM8|ram~674_combout  = ( \RAM8|ram~176_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~29_combout ) # (\RAM8|ram~48_q ) ) ) ) # ( !\RAM8|ram~176_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~48_q  & !\ROM1|memROM~29_combout ) ) ) ) # ( \RAM8|ram~176_q  
// & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM8|ram~40_q )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~168_q ))) ) ) ) # ( !\RAM8|ram~176_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM8|ram~40_q )) # 
// (\ROM1|memROM~29_combout  & ((\RAM8|ram~168_q ))) ) ) )

	.dataa(!\RAM8|ram~48_q ),
	.datab(!\RAM8|ram~40_q ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM8|ram~168_q ),
	.datae(!\RAM8|ram~176_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~674 .extended_lut = "off";
defparam \RAM8|ram~674 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM8|ram~674 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \RAM8|ram~424feeder (
// Equation(s):
// \RAM8|ram~424feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~424feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~424feeder .extended_lut = "off";
defparam \RAM8|ram~424feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~424feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \RAM8|ram~710 (
// Equation(s):
// \RAM8|ram~710_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~773_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~773_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~710 .extended_lut = "off";
defparam \RAM8|ram~710 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N13
dffeas \RAM8|ram~424 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~424 .is_wysiwyg = "true";
defparam \RAM8|ram~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \RAM8|ram~706 (
// Equation(s):
// \RAM8|ram~706_combout  = ( \RAM0|ram~769_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM8|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~769_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~706 .extended_lut = "off";
defparam \RAM8|ram~706 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM8|ram~706 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N10
dffeas \RAM8|ram~296 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~296 .is_wysiwyg = "true";
defparam \RAM8|ram~296 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N48
cyclonev_lcell_comb \RAM8|ram~712 (
// Equation(s):
// \RAM8|ram~712_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~811_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~811_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~712 .extended_lut = "off";
defparam \RAM8|ram~712 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~712 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N49
dffeas \RAM8|ram~432 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~432 .is_wysiwyg = "true";
defparam \RAM8|ram~432 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N0
cyclonev_lcell_comb \RAM8|ram~708 (
// Equation(s):
// \RAM8|ram~708_combout  = ( \RAM0|ram~795_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(!\RAM8|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~795_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~708 .extended_lut = "off";
defparam \RAM8|ram~708 .lut_mask = 64'h0000555500005555;
defparam \RAM8|ram~708 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N44
dffeas \RAM8|ram~304 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~304 .is_wysiwyg = "true";
defparam \RAM8|ram~304 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N42
cyclonev_lcell_comb \RAM8|ram~675 (
// Equation(s):
// \RAM8|ram~675_combout  = ( \RAM8|ram~304_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~424_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~432_q ))) ) ) ) # ( !\RAM8|ram~304_q  & ( \ROM1|memROM~29_combout  & ( 
// (!\ROM1|memROM~9_combout  & (\RAM8|ram~424_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~432_q ))) ) ) ) # ( \RAM8|ram~304_q  & ( !\ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~296_q ) ) ) ) # ( !\RAM8|ram~304_q  & ( 
// !\ROM1|memROM~29_combout  & ( (\RAM8|ram~296_q  & !\ROM1|memROM~9_combout ) ) ) )

	.dataa(!\RAM8|ram~424_q ),
	.datab(!\RAM8|ram~296_q ),
	.datac(!\RAM8|ram~432_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~304_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~675 .extended_lut = "off";
defparam \RAM8|ram~675 .lut_mask = 64'h330033FF550F550F;
defparam \RAM8|ram~675 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \RAM8|ram~716 (
// Equation(s):
// \RAM8|ram~716_combout  = ( \RAM0|ram~799_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~799_combout ),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~716 .extended_lut = "off";
defparam \RAM8|ram~716 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~716 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N49
dffeas \RAM8|ram~368 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~368 .is_wysiwyg = "true";
defparam \RAM8|ram~368 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \RAM8|ram~718 (
// Equation(s):
// \RAM8|ram~718_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~789_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~789_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~718 .extended_lut = "off";
defparam \RAM8|ram~718 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~718 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N41
dffeas \RAM8|ram~488 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~488 .is_wysiwyg = "true";
defparam \RAM8|ram~488 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \RAM8|ram~714 (
// Equation(s):
// \RAM8|ram~714_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~785_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~785_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~714 .extended_lut = "off";
defparam \RAM8|ram~714 .lut_mask = 64'h0000333300003333;
defparam \RAM8|ram~714 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N32
dffeas \RAM8|ram~360 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~360 .is_wysiwyg = "true";
defparam \RAM8|ram~360 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \RAM8|ram~720 (
// Equation(s):
// \RAM8|ram~720_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~815_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~815_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~720 .extended_lut = "off";
defparam \RAM8|ram~720 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~720 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N20
dffeas \RAM8|ram~496 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~496 .is_wysiwyg = "true";
defparam \RAM8|ram~496 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \RAM8|ram~677 (
// Equation(s):
// \RAM8|ram~677_combout  = ( \RAM8|ram~496_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~488_q ) ) ) ) # ( !\RAM8|ram~496_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~488_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~496_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~360_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~368_q )) ) ) ) # ( !\RAM8|ram~496_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM8|ram~360_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~368_q )) ) ) )

	.dataa(!\RAM8|ram~368_q ),
	.datab(!\RAM8|ram~488_q ),
	.datac(!\RAM8|ram~360_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~496_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~677 .extended_lut = "off";
defparam \RAM8|ram~677 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM8|ram~677 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \RAM8|ram~678 (
// Equation(s):
// \RAM8|ram~678_combout  = ( \RAM8|ram~675_combout  & ( \RAM8|ram~677_combout  & ( ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~674_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~676_combout ))) # (\ROM1|memROM~8_combout ) ) ) ) # ( 
// !\RAM8|ram~675_combout  & ( \RAM8|ram~677_combout  & ( (!\ROM1|memROM~28_combout  & (((!\ROM1|memROM~8_combout  & \RAM8|ram~674_combout )))) # (\ROM1|memROM~28_combout  & (((\ROM1|memROM~8_combout )) # (\RAM8|ram~676_combout ))) ) ) ) # ( 
// \RAM8|ram~675_combout  & ( !\RAM8|ram~677_combout  & ( (!\ROM1|memROM~28_combout  & (((\RAM8|ram~674_combout ) # (\ROM1|memROM~8_combout )))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~676_combout  & (!\ROM1|memROM~8_combout ))) ) ) ) # ( 
// !\RAM8|ram~675_combout  & ( !\RAM8|ram~677_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~674_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~676_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\RAM8|ram~676_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~674_combout ),
	.datae(!\RAM8|ram~675_combout ),
	.dataf(!\RAM8|ram~677_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~678 .extended_lut = "off";
defparam \RAM8|ram~678 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \RAM8|ram~678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \RAM8|ram~96feeder (
// Equation(s):
// \RAM8|ram~96feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~96feeder .extended_lut = "off";
defparam \RAM8|ram~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \RAM8|ram~699 (
// Equation(s):
// \RAM8|ram~699_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~745_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~745_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~699 .extended_lut = "off";
defparam \RAM8|ram~699 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N37
dffeas \RAM8|ram~96 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~96 .is_wysiwyg = "true";
defparam \RAM8|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N12
cyclonev_lcell_comb \RAM8|ram~697 (
// Equation(s):
// \RAM8|ram~697_combout  = ( \RAM0|ram~713_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM8|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~713_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~697 .extended_lut = "off";
defparam \RAM8|ram~697 .lut_mask = 64'h0000333300003333;
defparam \RAM8|ram~697 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N32
dffeas \RAM8|ram~88 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~88 .is_wysiwyg = "true";
defparam \RAM8|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N51
cyclonev_lcell_comb \RAM8|ram~703 (
// Equation(s):
// \RAM8|ram~703_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~753_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~753_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~703 .extended_lut = "off";
defparam \RAM8|ram~703 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~703 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N16
dffeas \RAM8|ram~224 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~224 .is_wysiwyg = "true";
defparam \RAM8|ram~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N42
cyclonev_lcell_comb \RAM8|ram~701 (
// Equation(s):
// \RAM8|ram~701_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~717_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|ram~717_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~701 .extended_lut = "off";
defparam \RAM8|ram~701 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~701 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N59
dffeas \RAM8|ram~216 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~216 .is_wysiwyg = "true";
defparam \RAM8|ram~216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \RAM8|ram~671 (
// Equation(s):
// \RAM8|ram~671_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~224_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~96_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~216_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~88_q  ) ) )

	.dataa(!\RAM8|ram~96_q ),
	.datab(!\RAM8|ram~88_q ),
	.datac(!\RAM8|ram~224_q ),
	.datad(!\RAM8|ram~216_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~671 .extended_lut = "off";
defparam \RAM8|ram~671 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM8|ram~671 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \RAM8|ram~715 (
// Equation(s):
// \RAM8|ram~715_combout  = ( \RAM0|ram~797_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM8|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~797_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~715 .extended_lut = "off";
defparam \RAM8|ram~715 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~715 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N5
dffeas \RAM8|ram~352 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~352 .is_wysiwyg = "true";
defparam \RAM8|ram~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \RAM8|ram~344feeder (
// Equation(s):
// \RAM8|ram~344feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~344feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~344feeder .extended_lut = "off";
defparam \RAM8|ram~344feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~344feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \RAM8|ram~713 (
// Equation(s):
// \RAM8|ram~713_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~777_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|ram~777_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~713_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~713 .extended_lut = "off";
defparam \RAM8|ram~713 .lut_mask = 64'h0000000033333333;
defparam \RAM8|ram~713 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \RAM8|ram~344 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~344 .is_wysiwyg = "true";
defparam \RAM8|ram~344 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \RAM8|ram~717 (
// Equation(s):
// \RAM8|ram~717_combout  = ( \RAM0|ram~781_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM8|process_0~0_combout ),
	.datad(gnd),
	.datae(!\RAM0|ram~781_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~717_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~717 .extended_lut = "off";
defparam \RAM8|ram~717 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM8|ram~717 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N55
dffeas \RAM8|ram~472 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~472 .is_wysiwyg = "true";
defparam \RAM8|ram~472 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \RAM8|ram~719 (
// Equation(s):
// \RAM8|ram~719_combout  = ( \RAM0|ram~813_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM8|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~813_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~719 .extended_lut = "off";
defparam \RAM8|ram~719 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~719 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N38
dffeas \RAM8|ram~480 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~480 .is_wysiwyg = "true";
defparam \RAM8|ram~480 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \RAM8|ram~672 (
// Equation(s):
// \RAM8|ram~672_combout  = ( \RAM8|ram~480_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~472_q ) # (\ROM1|memROM~9_combout ) ) ) ) # ( !\RAM8|ram~480_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & \RAM8|ram~472_q ) ) ) ) # ( 
// \RAM8|ram~480_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~344_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~352_q )) ) ) ) # ( !\RAM8|ram~480_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM8|ram~344_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~352_q )) ) ) )

	.dataa(!\RAM8|ram~352_q ),
	.datab(!\RAM8|ram~344_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM8|ram~472_q ),
	.datae(!\RAM8|ram~480_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~672 .extended_lut = "off";
defparam \RAM8|ram~672 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM8|ram~672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \RAM8|ram~707 (
// Equation(s):
// \RAM8|ram~707_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~793_combout  ) )

	.dataa(!\RAM0|ram~793_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~707 .extended_lut = "off";
defparam \RAM8|ram~707 .lut_mask = 64'h0000000055555555;
defparam \RAM8|ram~707 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N35
dffeas \RAM8|ram~288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~288 .is_wysiwyg = "true";
defparam \RAM8|ram~288 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N18
cyclonev_lcell_comb \RAM8|ram~408feeder (
// Equation(s):
// \RAM8|ram~408feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~408feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~408feeder .extended_lut = "off";
defparam \RAM8|ram~408feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~408feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N12
cyclonev_lcell_comb \RAM8|ram~709 (
// Equation(s):
// \RAM8|ram~709_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~765_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~765_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~709_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~709 .extended_lut = "off";
defparam \RAM8|ram~709 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~709 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \RAM8|ram~408 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~408 .is_wysiwyg = "true";
defparam \RAM8|ram~408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N51
cyclonev_lcell_comb \RAM8|ram~280feeder (
// Equation(s):
// \RAM8|ram~280feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~280feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~280feeder .extended_lut = "off";
defparam \RAM8|ram~280feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~280feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N54
cyclonev_lcell_comb \RAM8|ram~705 (
// Equation(s):
// \RAM8|ram~705_combout  = ( \RAM0|ram~761_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM8|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~761_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~705_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~705 .extended_lut = "off";
defparam \RAM8|ram~705 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM8|ram~705 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N53
dffeas \RAM8|ram~280 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~280 .is_wysiwyg = "true";
defparam \RAM8|ram~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \RAM8|ram~711 (
// Equation(s):
// \RAM8|ram~711_combout  = ( \RAM0|ram~809_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~809_combout ),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~711 .extended_lut = "off";
defparam \RAM8|ram~711 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~711 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N26
dffeas \RAM8|ram~416 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~416 .is_wysiwyg = "true";
defparam \RAM8|ram~416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \RAM8|ram~670 (
// Equation(s):
// \RAM8|ram~670_combout  = ( \RAM8|ram~416_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~29_combout ) # (\RAM8|ram~288_q ) ) ) ) # ( !\RAM8|ram~416_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~288_q  & !\ROM1|memROM~29_combout ) ) ) ) # ( 
// \RAM8|ram~416_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~29_combout  & ((\RAM8|ram~280_q ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~408_q )) ) ) ) # ( !\RAM8|ram~416_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~29_combout  & 
// ((\RAM8|ram~280_q ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~408_q )) ) ) )

	.dataa(!\RAM8|ram~288_q ),
	.datab(!\RAM8|ram~408_q ),
	.datac(!\RAM8|ram~280_q ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\RAM8|ram~416_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~670 .extended_lut = "off";
defparam \RAM8|ram~670 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM8|ram~670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N27
cyclonev_lcell_comb \RAM8|ram~691 (
// Equation(s):
// \RAM8|ram~691_combout  = ( \RAM0|ram~729_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM8|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~729_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~691 .extended_lut = "off";
defparam \RAM8|ram~691 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM8|ram~691 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \RAM8|ram~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~32 .is_wysiwyg = "true";
defparam \RAM8|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N48
cyclonev_lcell_comb \RAM8|ram~693 (
// Equation(s):
// \RAM8|ram~693_combout  = (\RAM8|process_0~0_combout  & \RAM0|ram~701_combout )

	.dataa(!\RAM8|process_0~0_combout ),
	.datab(gnd),
	.datac(!\RAM0|ram~701_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~693 .extended_lut = "off";
defparam \RAM8|ram~693 .lut_mask = 64'h0505050505050505;
defparam \RAM8|ram~693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N47
dffeas \RAM8|ram~152 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~152 .is_wysiwyg = "true";
defparam \RAM8|ram~152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N12
cyclonev_lcell_comb \RAM8|ram~24feeder (
// Equation(s):
// \RAM8|ram~24feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~24feeder .extended_lut = "off";
defparam \RAM8|ram~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \RAM8|ram~689 (
// Equation(s):
// \RAM8|ram~689_combout  = ( \RAM0|ram~697_combout  & ( \RAM8|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|ram~697_combout ),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~689 .extended_lut = "off";
defparam \RAM8|ram~689 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~689 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \RAM8|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~24 .is_wysiwyg = "true";
defparam \RAM8|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N24
cyclonev_lcell_comb \RAM8|ram~695 (
// Equation(s):
// \RAM8|ram~695_combout  = ( \RAM8|process_0~0_combout  & ( \RAM0|ram~737_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM8|process_0~0_combout ),
	.dataf(!\RAM0|ram~737_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~695 .extended_lut = "off";
defparam \RAM8|ram~695 .lut_mask = 64'h000000000000FFFF;
defparam \RAM8|ram~695 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N14
dffeas \RAM8|ram~160 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~160 .is_wysiwyg = "true";
defparam \RAM8|ram~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \RAM8|ram~669 (
// Equation(s):
// \RAM8|ram~669_combout  = ( \RAM8|ram~160_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~152_q ) ) ) ) # ( !\RAM8|ram~160_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~152_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~160_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~24_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~32_q )) ) ) ) # ( !\RAM8|ram~160_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~24_q 
// ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~32_q )) ) ) )

	.dataa(!\RAM8|ram~32_q ),
	.datab(!\RAM8|ram~152_q ),
	.datac(!\RAM8|ram~24_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~160_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~669 .extended_lut = "off";
defparam \RAM8|ram~669 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM8|ram~669 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \RAM8|ram~673 (
// Equation(s):
// \RAM8|ram~673_combout  = ( \RAM8|ram~670_combout  & ( \RAM8|ram~669_combout  & ( (!\ROM1|memROM~28_combout ) # ((!\ROM1|memROM~8_combout  & (\RAM8|ram~671_combout )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~672_combout )))) ) ) ) # ( 
// !\RAM8|ram~670_combout  & ( \RAM8|ram~669_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~8_combout )) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~671_combout )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~672_combout ))))) 
// ) ) ) # ( \RAM8|ram~670_combout  & ( !\RAM8|ram~669_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout )) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~671_combout )) # (\ROM1|memROM~8_combout  & 
// ((\RAM8|ram~672_combout ))))) ) ) ) # ( !\RAM8|ram~670_combout  & ( !\RAM8|ram~669_combout  & ( (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~671_combout )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~672_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM8|ram~671_combout ),
	.datad(!\RAM8|ram~672_combout ),
	.datae(!\RAM8|ram~670_combout ),
	.dataf(!\RAM8|ram~669_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~673 .extended_lut = "off";
defparam \RAM8|ram~673 .lut_mask = 64'h041526378C9DAEBF;
defparam \RAM8|ram~673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \RAM8|dado_out[7]~1 (
// Equation(s):
// \RAM8|dado_out[7]~1_combout  = ( !\ROM1|memROM~10_combout  & ( (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~673_combout )) # (\ROM1|memROM~27_combout  & (((\RAM8|ram~678_combout ))))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~683_combout )) # (\ROM1|memROM~27_combout  & (((\RAM8|ram~688_combout ))))) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM8|dado_out~0_combout ),
	.datac(!\RAM8|ram~683_combout ),
	.datad(!\RAM8|ram~688_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM8|ram~678_combout ),
	.datag(!\RAM8|ram~673_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out[7]~1 .extended_lut = "on";
defparam \RAM8|dado_out[7]~1 .lut_mask = 64'hCECECEDFDFDFCEDF;
defparam \RAM8|dado_out[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \CPU|ULA1|saida[7]~7 (
// Equation(s):
// \CPU|ULA1|saida[7]~7_combout  = ( \key0|saida[7]~37_combout  & ( \RAM8|dado_out[7]~1_combout  & ( (!\CPU|decoderInstru|saida~4_combout  & ((!\CPU|MUX1|saida_MUX[3]~4_combout ) # ((!\CPU|decoderInstru|saida~1_combout )))) # 
// (\CPU|decoderInstru|saida~4_combout  & (\CPU|REGS|registrador~104_combout  & ((!\CPU|MUX1|saida_MUX[3]~4_combout ) # (!\CPU|decoderInstru|saida~1_combout )))) ) ) ) # ( !\key0|saida[7]~37_combout  & ( \RAM8|dado_out[7]~1_combout  & ( 
// (!\CPU|MUX1|saida_MUX[3]~4_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~104_combout ))) ) ) ) # ( \key0|saida[7]~37_combout  & ( !\RAM8|dado_out[7]~1_combout  & ( (!\CPU|MUX1|saida_MUX[3]~4_combout  & 
// ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~104_combout ))) ) ) ) # ( !\key0|saida[7]~37_combout  & ( !\RAM8|dado_out[7]~1_combout  & ( (!\CPU|MUX1|saida_MUX[3]~4_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # 
// (\CPU|REGS|registrador~104_combout ))) ) ) )

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|MUX1|saida_MUX[3]~4_combout ),
	.datac(!\CPU|decoderInstru|saida~1_combout ),
	.datad(!\CPU|REGS|registrador~104_combout ),
	.datae(!\key0|saida[7]~37_combout ),
	.dataf(!\RAM8|dado_out[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~7 .lut_mask = 64'h88CC88CC88CCA8FC;
defparam \CPU|ULA1|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N36
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( \CPU|PC|DOUT [1] & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// !\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h00000F0FF00000F0;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N51
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \ROM1|memROM~5_combout  & ( \ROM1|memROM~0_combout  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~5_combout ),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h000000000000C0C0;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N42
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] $ (\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'h55555555A050A050;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N45
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \ROM1|memROM~0_combout  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (\ROM1|memROM~1_combout  & !\CPU|PC|DOUT[5]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h000000000C000C00;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \CPU|decoderInstru|saida[5]~5 (
// Equation(s):
// \CPU|decoderInstru|saida[5]~5_combout  = ( \CPU|decoderInstru|saida~1_combout  & ( (\ROM1|memROM~22_combout  & (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~26_combout  & !\ROM1|memROM~16_combout ))) ) ) # ( !\CPU|decoderInstru|saida~1_combout  & ( 
// (!\ROM1|memROM~22_combout ) # (((!\ROM1|memROM~14_combout  & !\ROM1|memROM~26_combout )) # (\ROM1|memROM~16_combout )) ) )

	.dataa(!\ROM1|memROM~22_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~26_combout ),
	.datad(!\ROM1|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[5]~5 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[5]~5 .lut_mask = 64'hEAFFEAFF40004000;
defparam \CPU|decoderInstru|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \CPU|REGS|registrador~140 (
// Equation(s):
// \CPU|REGS|registrador~140_combout  = ( \ROM1|memROM~2_combout  & ( !\CPU|decoderInstru|saida[5]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\CPU|decoderInstru|saida[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~140 .extended_lut = "off";
defparam \CPU|REGS|registrador~140 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|REGS|registrador~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N12
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT[5]~DUPLICATE_q  $ 
// (((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h3636363680008000;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N15
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \ROM1|memROM~0_combout  & ( (\ROM1|memROM~3_combout  & !\CPU|PC|DOUT[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h000000000F000F00;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \CPU|REGS|registrador~142 (
// Equation(s):
// \CPU|REGS|registrador~142_combout  = ( \ROM1|memROM~4_combout  & ( (\ROM1|memROM~6_combout  & \CPU|REGS|registrador~140_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\CPU|REGS|registrador~140_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~142 .extended_lut = "off";
defparam \CPU|REGS|registrador~142 .lut_mask = 64'h0000030300000303;
defparam \CPU|REGS|registrador~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \CPU|REGS|registrador~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~75feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~75 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \CPU|REGS|registrador~59feeder (
// Equation(s):
// \CPU|REGS|registrador~59feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~59feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \CPU|REGS|registrador~141 (
// Equation(s):
// \CPU|REGS|registrador~141_combout  = ( \ROM1|memROM~6_combout  & ( (\CPU|REGS|registrador~140_combout  & !\ROM1|memROM~4_combout ) ) )

	.dataa(!\CPU|REGS|registrador~140_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~141 .extended_lut = "off";
defparam \CPU|REGS|registrador~141 .lut_mask = 64'h0000000055005500;
defparam \CPU|REGS|registrador~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N25
dffeas \CPU|REGS|registrador~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~59feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~59 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \CPU|REGS|registrador~67feeder (
// Equation(s):
// \CPU|REGS|registrador~67feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~67feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \CPU|REGS|registrador~143 (
// Equation(s):
// \CPU|REGS|registrador~143_combout  = ( !\ROM1|memROM~2_combout  & ( !\CPU|decoderInstru|saida[5]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\CPU|decoderInstru|saida[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~143 .extended_lut = "off";
defparam \CPU|REGS|registrador~143 .lut_mask = 64'hFFFF000000000000;
defparam \CPU|REGS|registrador~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \CPU|REGS|registrador~145 (
// Equation(s):
// \CPU|REGS|registrador~145_combout  = ( \ROM1|memROM~4_combout  & ( \CPU|REGS|registrador~143_combout  & ( \ROM1|memROM~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~145 .extended_lut = "off";
defparam \CPU|REGS|registrador~145 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|REGS|registrador~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N34
dffeas \CPU|REGS|registrador~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~67feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~67 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \CPU|REGS|registrador~27feeder (
// Equation(s):
// \CPU|REGS|registrador~27feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~27feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \CPU|REGS|registrador~146 (
// Equation(s):
// \CPU|REGS|registrador~146_combout  = ( !\ROM1|memROM~4_combout  & ( \CPU|REGS|registrador~140_combout  & ( !\ROM1|memROM~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~146 .extended_lut = "off";
defparam \CPU|REGS|registrador~146 .lut_mask = 64'h00000000CCCC0000;
defparam \CPU|REGS|registrador~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N1
dffeas \CPU|REGS|registrador~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~27feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~27 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \CPU|REGS|registrador~149 (
// Equation(s):
// \CPU|REGS|registrador~149_combout  = ( \CPU|REGS|registrador~143_combout  & ( (\ROM1|memROM~4_combout  & !\ROM1|memROM~6_combout ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~149 .extended_lut = "off";
defparam \CPU|REGS|registrador~149 .lut_mask = 64'h0000000044444444;
defparam \CPU|REGS|registrador~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N55
dffeas \CPU|REGS|registrador~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~5_sumout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~35 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \CPU|REGS|registrador~43feeder (
// Equation(s):
// \CPU|REGS|registrador~43feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~43feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \CPU|REGS|registrador~147 (
// Equation(s):
// \CPU|REGS|registrador~147_combout  = ( \CPU|REGS|registrador~140_combout  & ( (!\ROM1|memROM~6_combout  & \ROM1|memROM~4_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~147 .extended_lut = "off";
defparam \CPU|REGS|registrador~147 .lut_mask = 64'h000000000C0C0C0C;
defparam \CPU|REGS|registrador~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N19
dffeas \CPU|REGS|registrador~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~43feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~43 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \CPU|REGS|registrador~19feeder (
// Equation(s):
// \CPU|REGS|registrador~19feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~19feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \CPU|REGS|registrador~148 (
// Equation(s):
// \CPU|REGS|registrador~148_combout  = ( \CPU|REGS|registrador~143_combout  & ( (!\ROM1|memROM~6_combout  & !\ROM1|memROM~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~148 .extended_lut = "off";
defparam \CPU|REGS|registrador~148 .lut_mask = 64'h00000000F000F000;
defparam \CPU|REGS|registrador~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N56
dffeas \CPU|REGS|registrador~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~19feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~19 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \CPU|REGS|registrador~136 (
// Equation(s):
// \CPU|REGS|registrador~136_combout  = ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & (((!\ROM1|memROM~2_combout  & ((\CPU|REGS|registrador~19_q ))) # (\ROM1|memROM~2_combout  & (\CPU|REGS|registrador~27_q ))))) # (\ROM1|memROM~6_combout  & 
// ((((\ROM1|memROM~2_combout ))))) ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~2_combout  & (\CPU|REGS|registrador~35_q )) # (\ROM1|memROM~2_combout  & ((\CPU|REGS|registrador~43_q ))))) # (\ROM1|memROM~6_combout  & 
// (((\ROM1|memROM~2_combout ))))) ) )

	.dataa(!\CPU|REGS|registrador~27_q ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\CPU|REGS|registrador~35_q ),
	.datad(!\CPU|REGS|registrador~43_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(!\CPU|REGS|registrador~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~136 .extended_lut = "on";
defparam \CPU|REGS|registrador~136 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \CPU|REGS|registrador~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \CPU|REGS|registrador~51feeder (
// Equation(s):
// \CPU|REGS|registrador~51feeder_combout  = ( \CPU|ULA1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~51feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \CPU|REGS|registrador~144 (
// Equation(s):
// \CPU|REGS|registrador~144_combout  = ( \CPU|REGS|registrador~143_combout  & ( (!\ROM1|memROM~4_combout  & \ROM1|memROM~6_combout ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~144 .extended_lut = "off";
defparam \CPU|REGS|registrador~144 .lut_mask = 64'h0000000022222222;
defparam \CPU|REGS|registrador~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \CPU|REGS|registrador~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~51feeder_combout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~51 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \CPU|REGS|registrador~104 (
// Equation(s):
// \CPU|REGS|registrador~104_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\CPU|REGS|registrador~136_combout  & (((\CPU|REGS|registrador~51_q  & \ROM1|memROM~6_combout )))) # (\CPU|REGS|registrador~136_combout  & (((!\ROM1|memROM~6_combout )) # 
// (\CPU|REGS|registrador~59_q )))) ) ) # ( \ROM1|memROM~4_combout  & ( ((!\CPU|REGS|registrador~136_combout  & (((\CPU|REGS|registrador~67_q  & \ROM1|memROM~6_combout )))) # (\CPU|REGS|registrador~136_combout  & (((!\ROM1|memROM~6_combout )) # 
// (\CPU|REGS|registrador~75_q )))) ) )

	.dataa(!\CPU|REGS|registrador~75_q ),
	.datab(!\CPU|REGS|registrador~59_q ),
	.datac(!\CPU|REGS|registrador~67_q ),
	.datad(!\CPU|REGS|registrador~136_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(!\CPU|REGS|registrador~51_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~104 .extended_lut = "on";
defparam \CPU|REGS|registrador~104 .lut_mask = 64'h00FF00FF0F330F55;
defparam \CPU|REGS|registrador~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \key0|saida[7]~22 (
// Equation(s):
// \key0|saida[7]~22_combout  = ( !\RAM0|ram~696_combout  & ( \RAM0|dado_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|dado_out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~696_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[7]~22 .extended_lut = "off";
defparam \key0|saida[7]~22 .lut_mask = 64'h0F0F0F0F00000000;
defparam \key0|saida[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \RAM4|dado_out[7]~8 (
// Equation(s):
// \RAM4|dado_out[7]~8_combout  = ( !\RAM4|ram~696_combout  & ( \RAM4|dado_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|dado_out~0_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~696_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[7]~8 .extended_lut = "off";
defparam \RAM4|dado_out[7]~8 .lut_mask = 64'h00FF00FF00000000;
defparam \RAM4|dado_out[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[7]~8 (
// Equation(s):
// \CPU|MUX1|saida_MUX[7]~8_combout  = ( \key0|saida[7]~22_combout  & ( \RAM4|dado_out[7]~8_combout  & ( !\CPU|MUX1|saida_MUX[3]~4_combout  ) ) ) # ( !\key0|saida[7]~22_combout  & ( \RAM4|dado_out[7]~8_combout  & ( !\CPU|MUX1|saida_MUX[3]~4_combout  ) ) ) # 
// ( \key0|saida[7]~22_combout  & ( !\RAM4|dado_out[7]~8_combout  & ( !\CPU|MUX1|saida_MUX[3]~4_combout  ) ) ) # ( !\key0|saida[7]~22_combout  & ( !\RAM4|dado_out[7]~8_combout  & ( (!\CPU|MUX1|saida_MUX[3]~4_combout ) # ((!\CPU|decoderInstru|saida~1_combout  
// & (!\key0|saida[7]~36_combout  & \RAM8|dado_out[7]~1_combout ))) ) ) )

	.dataa(!\CPU|decoderInstru|saida~1_combout ),
	.datab(!\key0|saida[7]~36_combout ),
	.datac(!\RAM8|dado_out[7]~1_combout ),
	.datad(!\CPU|MUX1|saida_MUX[3]~4_combout ),
	.datae(!\key0|saida[7]~22_combout ),
	.dataf(!\RAM4|dado_out[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[7]~8 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[7]~8 .lut_mask = 64'hFF08FF00FF00FF00;
defparam \CPU|MUX1|saida_MUX[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~6 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~6_combout  = ( \key0|saida[1]~8_combout  & ( (\ROM1|memROM~30_combout  & \CPU|decoderInstru|saida~1_combout ) ) ) # ( !\key0|saida[1]~8_combout  & ( (!\CPU|decoderInstru|saida~1_combout ) # (\ROM1|memROM~30_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~30_combout ),
	.datad(!\CPU|decoderInstru|saida~1_combout ),
	.datae(gnd),
	.dataf(!\key0|saida[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~6 .lut_mask = 64'hFF0FFF0F000F000F;
defparam \CPU|MUX1|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N27
cyclonev_lcell_comb \key0|saida[6]~34 (
// Equation(s):
// \key0|saida[6]~34_combout  = ( \hab_key0~0_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~9_combout  & !\SW[6]~input_o )) # (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\SW[6]~input_o ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(gnd),
	.dataf(!\hab_key0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[6]~34 .extended_lut = "off";
defparam \key0|saida[6]~34 .lut_mask = 64'h00000000D500D500;
defparam \key0|saida[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \RAM0|ram~55feeder (
// Equation(s):
// \RAM0|ram~55feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~55feeder .extended_lut = "off";
defparam \RAM0|ram~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N44
dffeas \RAM0|ram~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~55 .is_wysiwyg = "true";
defparam \RAM0|ram~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N47
dffeas \RAM0|ram~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~71 .is_wysiwyg = "true";
defparam \RAM0|ram~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \RAM0|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~39 .is_wysiwyg = "true";
defparam \RAM0|ram~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N56
dffeas \RAM0|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~23 .is_wysiwyg = "true";
defparam \RAM0|ram~23 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \RAM0|ram~655 (
// Equation(s):
// \RAM0|ram~655_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~71_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~55_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~39_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~23_q  ) ) )

	.dataa(!\RAM0|ram~55_q ),
	.datab(!\RAM0|ram~71_q ),
	.datac(!\RAM0|ram~39_q ),
	.datad(!\RAM0|ram~23_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~655 .extended_lut = "off";
defparam \RAM0|ram~655 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM0|ram~655 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \RAM0|ram~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~63 .is_wysiwyg = "true";
defparam \RAM0|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N41
dffeas \RAM0|ram~79 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~79 .is_wysiwyg = "true";
defparam \RAM0|ram~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \RAM0|ram~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~31 .is_wysiwyg = "true";
defparam \RAM0|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N32
dffeas \RAM0|ram~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~47 .is_wysiwyg = "true";
defparam \RAM0|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \RAM0|ram~657 (
// Equation(s):
// \RAM0|ram~657_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~79_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~47_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM0|ram~63_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~31_q  ) ) )

	.dataa(!\RAM0|ram~63_q ),
	.datab(!\RAM0|ram~79_q ),
	.datac(!\RAM0|ram~31_q ),
	.datad(!\RAM0|ram~47_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~657 .extended_lut = "off";
defparam \RAM0|ram~657 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM0|ram~657 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N23
dffeas \RAM0|ram~167 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~167 .is_wysiwyg = "true";
defparam \RAM0|ram~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N20
dffeas \RAM0|ram~183 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~183 .is_wysiwyg = "true";
defparam \RAM0|ram~183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N45
cyclonev_lcell_comb \RAM0|ram~199feeder (
// Equation(s):
// \RAM0|ram~199feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~199feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~199feeder .extended_lut = "off";
defparam \RAM0|ram~199feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~199feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N46
dffeas \RAM0|ram~199 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~199 .is_wysiwyg = "true";
defparam \RAM0|ram~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N44
dffeas \RAM0|ram~151 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~151 .is_wysiwyg = "true";
defparam \RAM0|ram~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \RAM0|ram~656 (
// Equation(s):
// \RAM0|ram~656_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~199_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~183_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~167_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~151_q  ) ) )

	.dataa(!\RAM0|ram~167_q ),
	.datab(!\RAM0|ram~183_q ),
	.datac(!\RAM0|ram~199_q ),
	.datad(!\RAM0|ram~151_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~656 .extended_lut = "off";
defparam \RAM0|ram~656 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM0|ram~656 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \RAM0|ram~175 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~175 .is_wysiwyg = "true";
defparam \RAM0|ram~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N14
dffeas \RAM0|ram~191 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~191 .is_wysiwyg = "true";
defparam \RAM0|ram~191 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \RAM0|ram~159feeder (
// Equation(s):
// \RAM0|ram~159feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~159feeder .extended_lut = "off";
defparam \RAM0|ram~159feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~159feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N50
dffeas \RAM0|ram~159 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~159 .is_wysiwyg = "true";
defparam \RAM0|ram~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N38
dffeas \RAM0|ram~207 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~207 .is_wysiwyg = "true";
defparam \RAM0|ram~207 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N39
cyclonev_lcell_comb \RAM0|ram~658 (
// Equation(s):
// \RAM0|ram~658_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~207_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~191_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~175_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~159_q  ) ) )

	.dataa(!\RAM0|ram~175_q ),
	.datab(!\RAM0|ram~191_q ),
	.datac(!\RAM0|ram~159_q ),
	.datad(!\RAM0|ram~207_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~658 .extended_lut = "off";
defparam \RAM0|ram~658 .lut_mask = 64'h0F0F5555333300FF;
defparam \RAM0|ram~658 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \RAM0|ram~659 (
// Equation(s):
// \RAM0|ram~659_combout  = ( \RAM0|ram~656_combout  & ( \RAM0|ram~658_combout  & ( ((!\ROM1|memROM~9_combout  & (\RAM0|ram~655_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~657_combout )))) # (\ROM1|memROM~29_combout ) ) ) ) # ( !\RAM0|ram~656_combout 
//  & ( \RAM0|ram~658_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~655_combout  & (!\ROM1|memROM~29_combout ))) # (\ROM1|memROM~9_combout  & (((\RAM0|ram~657_combout ) # (\ROM1|memROM~29_combout )))) ) ) ) # ( \RAM0|ram~656_combout  & ( 
// !\RAM0|ram~658_combout  & ( (!\ROM1|memROM~9_combout  & (((\ROM1|memROM~29_combout )) # (\RAM0|ram~655_combout ))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout  & \RAM0|ram~657_combout )))) ) ) ) # ( !\RAM0|ram~656_combout  & ( 
// !\RAM0|ram~658_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~655_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~657_combout ))))) ) ) )

	.dataa(!\RAM0|ram~655_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM0|ram~657_combout ),
	.datae(!\RAM0|ram~656_combout ),
	.dataf(!\RAM0|ram~658_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~659 .extended_lut = "off";
defparam \RAM0|ram~659 .lut_mask = 64'h40704C7C43734F7F;
defparam \RAM0|ram~659 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N55
dffeas \RAM0|ram~143 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~143 .is_wysiwyg = "true";
defparam \RAM0|ram~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \RAM0|ram~255feeder (
// Equation(s):
// \RAM0|ram~255feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~255feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~255feeder .extended_lut = "off";
defparam \RAM0|ram~255feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~255feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N43
dffeas \RAM0|ram~255 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~255 .is_wysiwyg = "true";
defparam \RAM0|ram~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N25
dffeas \RAM0|ram~127 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~127 .is_wysiwyg = "true";
defparam \RAM0|ram~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N56
dffeas \RAM0|ram~271 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~271 .is_wysiwyg = "true";
defparam \RAM0|ram~271 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \RAM0|ram~668 (
// Equation(s):
// \RAM0|ram~668_combout  = ( \RAM0|ram~271_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~29_combout ) # (\RAM0|ram~143_q ) ) ) ) # ( !\RAM0|ram~271_q  & ( \ROM1|memROM~27_combout  & ( (\RAM0|ram~143_q  & !\ROM1|memROM~29_combout ) ) ) ) # ( 
// \RAM0|ram~271_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~29_combout  & ((\RAM0|ram~127_q ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~255_q )) ) ) ) # ( !\RAM0|ram~271_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~29_combout  & 
// ((\RAM0|ram~127_q ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~255_q )) ) ) )

	.dataa(!\RAM0|ram~143_q ),
	.datab(!\RAM0|ram~255_q ),
	.datac(!\RAM0|ram~127_q ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\RAM0|ram~271_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~668 .extended_lut = "off";
defparam \RAM0|ram~668 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM0|ram~668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \RAM0|ram~119feeder (
// Equation(s):
// \RAM0|ram~119feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~119feeder .extended_lut = "off";
defparam \RAM0|ram~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N47
dffeas \RAM0|ram~119 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~119 .is_wysiwyg = "true";
defparam \RAM0|ram~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N14
dffeas \RAM0|ram~263 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~263 .is_wysiwyg = "true";
defparam \RAM0|ram~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N35
dffeas \RAM0|ram~247 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~247 .is_wysiwyg = "true";
defparam \RAM0|ram~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N22
dffeas \RAM0|ram~135 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~135 .is_wysiwyg = "true";
defparam \RAM0|ram~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \RAM0|ram~666 (
// Equation(s):
// \RAM0|ram~666_combout  = ( \RAM0|ram~135_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~29_combout ) # (\RAM0|ram~263_q ) ) ) ) # ( !\RAM0|ram~135_q  & ( \ROM1|memROM~27_combout  & ( (\RAM0|ram~263_q  & \ROM1|memROM~29_combout ) ) ) ) # ( 
// \RAM0|ram~135_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM0|ram~119_q )) # (\ROM1|memROM~29_combout  & ((\RAM0|ram~247_q ))) ) ) ) # ( !\RAM0|ram~135_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~29_combout  & 
// (\RAM0|ram~119_q )) # (\ROM1|memROM~29_combout  & ((\RAM0|ram~247_q ))) ) ) )

	.dataa(!\RAM0|ram~119_q ),
	.datab(!\RAM0|ram~263_q ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM0|ram~247_q ),
	.datae(!\RAM0|ram~135_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~666 .extended_lut = "off";
defparam \RAM0|ram~666 .lut_mask = 64'h505F505F0303F3F3;
defparam \RAM0|ram~666 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N47
dffeas \RAM0|ram~95 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~95 .is_wysiwyg = "true";
defparam \RAM0|ram~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \RAM0|ram~223feeder (
// Equation(s):
// \RAM0|ram~223feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~223feeder .extended_lut = "off";
defparam \RAM0|ram~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N13
dffeas \RAM0|ram~223 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~223 .is_wysiwyg = "true";
defparam \RAM0|ram~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N51
cyclonev_lcell_comb \RAM0|ram~111feeder (
// Equation(s):
// \RAM0|ram~111feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~111feeder .extended_lut = "off";
defparam \RAM0|ram~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N52
dffeas \RAM0|ram~111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~111 .is_wysiwyg = "true";
defparam \RAM0|ram~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N20
dffeas \RAM0|ram~239 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~239 .is_wysiwyg = "true";
defparam \RAM0|ram~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N21
cyclonev_lcell_comb \RAM0|ram~667 (
// Equation(s):
// \RAM0|ram~667_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~239_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~223_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~111_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~95_q  ) ) )

	.dataa(!\RAM0|ram~95_q ),
	.datab(!\RAM0|ram~223_q ),
	.datac(!\RAM0|ram~111_q ),
	.datad(!\RAM0|ram~239_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~667 .extended_lut = "off";
defparam \RAM0|ram~667 .lut_mask = 64'h55550F0F333300FF;
defparam \RAM0|ram~667 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N50
dffeas \RAM0|ram~231 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~231 .is_wysiwyg = "true";
defparam \RAM0|ram~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N44
dffeas \RAM0|ram~215 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~215 .is_wysiwyg = "true";
defparam \RAM0|ram~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N56
dffeas \RAM0|ram~103 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~103 .is_wysiwyg = "true";
defparam \RAM0|ram~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N2
dffeas \RAM0|ram~87 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~87 .is_wysiwyg = "true";
defparam \RAM0|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N51
cyclonev_lcell_comb \RAM0|ram~665 (
// Equation(s):
// \RAM0|ram~665_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~231_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~215_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~103_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~87_q  ) ) )

	.dataa(!\RAM0|ram~231_q ),
	.datab(!\RAM0|ram~215_q ),
	.datac(!\RAM0|ram~103_q ),
	.datad(!\RAM0|ram~87_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~665 .extended_lut = "off";
defparam \RAM0|ram~665 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM0|ram~665 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \RAM0|ram~669 (
// Equation(s):
// \RAM0|ram~669_combout  = ( \RAM0|ram~667_combout  & ( \RAM0|ram~665_combout  & ( (!\ROM1|memROM~10_combout ) # ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~666_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~668_combout ))) ) ) ) # ( 
// !\RAM0|ram~667_combout  & ( \RAM0|ram~665_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~9_combout )) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~666_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~668_combout )))) 
// ) ) ) # ( \RAM0|ram~667_combout  & ( !\RAM0|ram~665_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~9_combout )) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~666_combout ))) # (\ROM1|memROM~9_combout  & 
// (\RAM0|ram~668_combout )))) ) ) ) # ( !\RAM0|ram~667_combout  & ( !\RAM0|ram~665_combout  & ( (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~666_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~668_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM0|ram~668_combout ),
	.datad(!\RAM0|ram~666_combout ),
	.datae(!\RAM0|ram~667_combout ),
	.dataf(!\RAM0|ram~665_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~669 .extended_lut = "off";
defparam \RAM0|ram~669 .lut_mask = 64'h0145236789CDABEF;
defparam \RAM0|ram~669 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N7
dffeas \RAM0|ram~407 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~407 .is_wysiwyg = "true";
defparam \RAM0|ram~407 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N12
cyclonev_lcell_comb \RAM0|ram~423feeder (
// Equation(s):
// \RAM0|ram~423feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~423feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~423feeder .extended_lut = "off";
defparam \RAM0|ram~423feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~423feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N13
dffeas \RAM0|ram~423 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~423 .is_wysiwyg = "true";
defparam \RAM0|ram~423 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N12
cyclonev_lcell_comb \RAM0|ram~455feeder (
// Equation(s):
// \RAM0|ram~455feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~455feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~455feeder .extended_lut = "off";
defparam \RAM0|ram~455feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~455feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N13
dffeas \RAM0|ram~455 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~455 .is_wysiwyg = "true";
defparam \RAM0|ram~455 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N18
cyclonev_lcell_comb \RAM0|ram~439feeder (
// Equation(s):
// \RAM0|ram~439feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~439feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~439feeder .extended_lut = "off";
defparam \RAM0|ram~439feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~439feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N19
dffeas \RAM0|ram~439 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~439 .is_wysiwyg = "true";
defparam \RAM0|ram~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N9
cyclonev_lcell_comb \RAM0|ram~661 (
// Equation(s):
// \RAM0|ram~661_combout  = ( \RAM0|ram~439_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout ) # (\RAM0|ram~455_q ) ) ) ) # ( !\RAM0|ram~439_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout  & \RAM0|ram~455_q ) ) ) ) # ( 
// \RAM0|ram~439_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~407_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~423_q ))) ) ) ) # ( !\RAM0|ram~439_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM0|ram~407_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~423_q ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM0|ram~407_q ),
	.datac(!\RAM0|ram~423_q ),
	.datad(!\RAM0|ram~455_q ),
	.datae(!\RAM0|ram~439_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~661 .extended_lut = "off";
defparam \RAM0|ram~661 .lut_mask = 64'h272727270055AAFF;
defparam \RAM0|ram~661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N55
dffeas \RAM0|ram~279 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~279 .is_wysiwyg = "true";
defparam \RAM0|ram~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N14
dffeas \RAM0|ram~295 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~295 .is_wysiwyg = "true";
defparam \RAM0|ram~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N1
dffeas \RAM0|ram~327 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~327 .is_wysiwyg = "true";
defparam \RAM0|ram~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N22
dffeas \RAM0|ram~311 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~311 .is_wysiwyg = "true";
defparam \RAM0|ram~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \RAM0|ram~660 (
// Equation(s):
// \RAM0|ram~660_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~327_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~311_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~295_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~279_q  ) ) )

	.dataa(!\RAM0|ram~279_q ),
	.datab(!\RAM0|ram~295_q ),
	.datac(!\RAM0|ram~327_q ),
	.datad(!\RAM0|ram~311_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~660 .extended_lut = "off";
defparam \RAM0|ram~660 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM0|ram~660 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N37
dffeas \RAM0|ram~447 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~447 .is_wysiwyg = "true";
defparam \RAM0|ram~447 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N3
cyclonev_lcell_comb \RAM0|ram~431feeder (
// Equation(s):
// \RAM0|ram~431feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~431feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~431feeder .extended_lut = "off";
defparam \RAM0|ram~431feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~431feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \RAM0|ram~431 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~431 .is_wysiwyg = "true";
defparam \RAM0|ram~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \RAM0|ram~415 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~415 .is_wysiwyg = "true";
defparam \RAM0|ram~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N38
dffeas \RAM0|ram~463 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~463 .is_wysiwyg = "true";
defparam \RAM0|ram~463 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N36
cyclonev_lcell_comb \RAM0|ram~663 (
// Equation(s):
// \RAM0|ram~663_combout  = ( \RAM0|ram~463_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~447_q ) ) ) ) # ( !\RAM0|ram~463_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~447_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~463_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~415_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~431_q )) ) ) ) # ( !\RAM0|ram~463_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~415_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~431_q )) ) ) )

	.dataa(!\RAM0|ram~447_q ),
	.datab(!\RAM0|ram~431_q ),
	.datac(!\RAM0|ram~415_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~463_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~663 .extended_lut = "off";
defparam \RAM0|ram~663 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM0|ram~663 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N26
dffeas \RAM0|ram~319 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~319 .is_wysiwyg = "true";
defparam \RAM0|ram~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N30
cyclonev_lcell_comb \RAM0|ram~287feeder (
// Equation(s):
// \RAM0|ram~287feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~287feeder .extended_lut = "off";
defparam \RAM0|ram~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N31
dffeas \RAM0|ram~287 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~287 .is_wysiwyg = "true";
defparam \RAM0|ram~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N52
dffeas \RAM0|ram~303 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~303 .is_wysiwyg = "true";
defparam \RAM0|ram~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N50
dffeas \RAM0|ram~335 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~335 .is_wysiwyg = "true";
defparam \RAM0|ram~335 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N27
cyclonev_lcell_comb \RAM0|ram~662 (
// Equation(s):
// \RAM0|ram~662_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~335_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~319_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~303_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~287_q  ) ) )

	.dataa(!\RAM0|ram~319_q ),
	.datab(!\RAM0|ram~287_q ),
	.datac(!\RAM0|ram~303_q ),
	.datad(!\RAM0|ram~335_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~662 .extended_lut = "off";
defparam \RAM0|ram~662 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM0|ram~662 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \RAM0|ram~664 (
// Equation(s):
// \RAM0|ram~664_combout  = ( \RAM0|ram~663_combout  & ( \RAM0|ram~662_combout  & ( ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~660_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~661_combout ))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM0|ram~663_combout  & ( \RAM0|ram~662_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~9_combout ) # (\RAM0|ram~660_combout )))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~661_combout  & ((!\ROM1|memROM~9_combout )))) ) ) ) # ( 
// \RAM0|ram~663_combout  & ( !\RAM0|ram~662_combout  & ( (!\ROM1|memROM~29_combout  & (((\RAM0|ram~660_combout  & !\ROM1|memROM~9_combout )))) # (\ROM1|memROM~29_combout  & (((\ROM1|memROM~9_combout )) # (\RAM0|ram~661_combout ))) ) ) ) # ( 
// !\RAM0|ram~663_combout  & ( !\RAM0|ram~662_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~660_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~661_combout )))) ) ) )

	.dataa(!\RAM0|ram~661_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM0|ram~660_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM0|ram~663_combout ),
	.dataf(!\RAM0|ram~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~664 .extended_lut = "off";
defparam \RAM0|ram~664 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \RAM0|ram~664 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \RAM0|ram~479 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~479 .is_wysiwyg = "true";
defparam \RAM0|ram~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N41
dffeas \RAM0|ram~503 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~503 .is_wysiwyg = "true";
defparam \RAM0|ram~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \RAM0|ram~471 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~471 .is_wysiwyg = "true";
defparam \RAM0|ram~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \RAM0|ram~511 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~511 .is_wysiwyg = "true";
defparam \RAM0|ram~511 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \RAM0|ram~672 (
// Equation(s):
// \RAM0|ram~672_combout  = ( \RAM0|ram~511_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM0|ram~503_q ) ) ) ) # ( !\RAM0|ram~511_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~503_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM0|ram~511_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM0|ram~471_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~479_q )) ) ) ) # ( !\RAM0|ram~511_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM0|ram~471_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~479_q )) ) ) )

	.dataa(!\RAM0|ram~479_q ),
	.datab(!\RAM0|ram~503_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~471_q ),
	.datae(!\RAM0|ram~511_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~672 .extended_lut = "off";
defparam \RAM0|ram~672 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM0|ram~672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \RAM0|ram~495feeder (
// Equation(s):
// \RAM0|ram~495feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~495feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~495feeder .extended_lut = "off";
defparam \RAM0|ram~495feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~495feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N13
dffeas \RAM0|ram~495 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~495 .is_wysiwyg = "true";
defparam \RAM0|ram~495 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \RAM0|ram~487feeder (
// Equation(s):
// \RAM0|ram~487feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~487feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~487feeder .extended_lut = "off";
defparam \RAM0|ram~487feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~487feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N38
dffeas \RAM0|ram~487 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~487 .is_wysiwyg = "true";
defparam \RAM0|ram~487 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \RAM0|ram~519feeder (
// Equation(s):
// \RAM0|ram~519feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~519feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~519feeder .extended_lut = "off";
defparam \RAM0|ram~519feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~519feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N7
dffeas \RAM0|ram~519 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~519feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~519 .is_wysiwyg = "true";
defparam \RAM0|ram~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N46
dffeas \RAM0|ram~527 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~527 .is_wysiwyg = "true";
defparam \RAM0|ram~527 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \RAM0|ram~673 (
// Equation(s):
// \RAM0|ram~673_combout  = ( \RAM0|ram~527_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM0|ram~495_q ) ) ) ) # ( !\RAM0|ram~527_q  & ( \ROM1|memROM~9_combout  & ( (\RAM0|ram~495_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM0|ram~527_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM0|ram~487_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~519_q ))) ) ) ) # ( !\RAM0|ram~527_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & 
// (\RAM0|ram~487_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~519_q ))) ) ) )

	.dataa(!\RAM0|ram~495_q ),
	.datab(!\RAM0|ram~487_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM0|ram~519_q ),
	.datae(!\RAM0|ram~527_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~673 .extended_lut = "off";
defparam \RAM0|ram~673 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM0|ram~673 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N50
dffeas \RAM0|ram~391 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~391 .is_wysiwyg = "true";
defparam \RAM0|ram~391 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \RAM0|ram~359feeder (
// Equation(s):
// \RAM0|ram~359feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~359feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~359feeder .extended_lut = "off";
defparam \RAM0|ram~359feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~359feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N44
dffeas \RAM0|ram~359 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~359 .is_wysiwyg = "true";
defparam \RAM0|ram~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N10
dffeas \RAM0|ram~367 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~367 .is_wysiwyg = "true";
defparam \RAM0|ram~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N2
dffeas \RAM0|ram~399 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~399 .is_wysiwyg = "true";
defparam \RAM0|ram~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \RAM0|ram~671 (
// Equation(s):
// \RAM0|ram~671_combout  = ( \RAM0|ram~399_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM0|ram~391_q ) ) ) ) # ( !\RAM0|ram~399_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~391_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM0|ram~399_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~359_q )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~367_q ))) ) ) ) # ( !\RAM0|ram~399_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & 
// (\RAM0|ram~359_q )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~367_q ))) ) ) )

	.dataa(!\RAM0|ram~391_q ),
	.datab(!\RAM0|ram~359_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~367_q ),
	.datae(!\RAM0|ram~399_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~671 .extended_lut = "off";
defparam \RAM0|ram~671 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM0|ram~671 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N21
cyclonev_lcell_comb \RAM0|ram~343feeder (
// Equation(s):
// \RAM0|ram~343feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~343feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~343feeder .extended_lut = "off";
defparam \RAM0|ram~343feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~343feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N22
dffeas \RAM0|ram~343 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~343 .is_wysiwyg = "true";
defparam \RAM0|ram~343 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N51
cyclonev_lcell_comb \RAM0|ram~375feeder (
// Equation(s):
// \RAM0|ram~375feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~375feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~375feeder .extended_lut = "off";
defparam \RAM0|ram~375feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~375feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N52
dffeas \RAM0|ram~375 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~375 .is_wysiwyg = "true";
defparam \RAM0|ram~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N47
dffeas \RAM0|ram~351 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~351 .is_wysiwyg = "true";
defparam \RAM0|ram~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N14
dffeas \RAM0|ram~383 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~383 .is_wysiwyg = "true";
defparam \RAM0|ram~383 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \RAM0|ram~670 (
// Equation(s):
// \RAM0|ram~670_combout  = ( \RAM0|ram~383_q  & ( \ROM1|memROM~9_combout  & ( (\RAM0|ram~351_q ) # (\ROM1|memROM~10_combout ) ) ) ) # ( !\RAM0|ram~383_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & \RAM0|ram~351_q ) ) ) ) # ( 
// \RAM0|ram~383_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM0|ram~343_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~375_q ))) ) ) ) # ( !\RAM0|ram~383_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & 
// (\RAM0|ram~343_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~375_q ))) ) ) )

	.dataa(!\RAM0|ram~343_q ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM0|ram~375_q ),
	.datad(!\RAM0|ram~351_q ),
	.datae(!\RAM0|ram~383_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~670 .extended_lut = "off";
defparam \RAM0|ram~670 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM0|ram~670 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \RAM0|ram~674 (
// Equation(s):
// \RAM0|ram~674_combout  = ( \RAM0|ram~671_combout  & ( \RAM0|ram~670_combout  & ( (!\ROM1|memROM~29_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM0|ram~672_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~673_combout )))) ) ) ) # ( 
// !\RAM0|ram~671_combout  & ( \RAM0|ram~670_combout  & ( (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout )) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM0|ram~672_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~673_combout 
// ))))) ) ) ) # ( \RAM0|ram~671_combout  & ( !\RAM0|ram~670_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~27_combout )) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM0|ram~672_combout )) # (\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~673_combout ))))) ) ) ) # ( !\RAM0|ram~671_combout  & ( !\RAM0|ram~670_combout  & ( (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM0|ram~672_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~673_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM0|ram~672_combout ),
	.datad(!\RAM0|ram~673_combout ),
	.datae(!\RAM0|ram~671_combout ),
	.dataf(!\RAM0|ram~670_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~674 .extended_lut = "off";
defparam \RAM0|ram~674 .lut_mask = 64'h041526378C9DAEBF;
defparam \RAM0|ram~674 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \RAM0|ram~675 (
// Equation(s):
// \RAM0|ram~675_combout  = ( \RAM0|ram~664_combout  & ( \RAM0|ram~674_combout  & ( ((!\ROM1|memROM~28_combout  & (\RAM0|ram~659_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~669_combout )))) # (\ROM1|memROM~8_combout ) ) ) ) # ( 
// !\RAM0|ram~664_combout  & ( \RAM0|ram~674_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~659_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~669_combout ))))) # (\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout )) 
// ) ) ) # ( \RAM0|ram~664_combout  & ( !\RAM0|ram~674_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~659_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~669_combout ))))) # (\ROM1|memROM~8_combout  & 
// (!\ROM1|memROM~28_combout )) ) ) ) # ( !\RAM0|ram~664_combout  & ( !\RAM0|ram~674_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~659_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~669_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM0|ram~659_combout ),
	.datad(!\RAM0|ram~669_combout ),
	.datae(!\RAM0|ram~664_combout ),
	.dataf(!\RAM0|ram~674_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~675 .extended_lut = "off";
defparam \RAM0|ram~675 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RAM0|ram~675 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \key0|saida[6]~20 (
// Equation(s):
// \key0|saida[6]~20_combout  = ( \RAM0|dado_out~1_combout  & ( !\RAM0|ram~675_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|dado_out~1_combout ),
	.dataf(!\RAM0|ram~675_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[6]~20 .extended_lut = "off";
defparam \key0|saida[6]~20 .lut_mask = 64'h0000FFFF00000000;
defparam \key0|saida[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N29
dffeas \RAM4|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~23 .is_wysiwyg = "true";
defparam \RAM4|ram~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N4
dffeas \RAM4|ram~343 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~343 .is_wysiwyg = "true";
defparam \RAM4|ram~343 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N0
cyclonev_lcell_comb \RAM4|ram~87feeder (
// Equation(s):
// \RAM4|ram~87feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~87feeder .extended_lut = "off";
defparam \RAM4|ram~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N1
dffeas \RAM4|ram~87 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~87 .is_wysiwyg = "true";
defparam \RAM4|ram~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \RAM4|ram~279 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~279 .is_wysiwyg = "true";
defparam \RAM4|ram~279 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \RAM4|ram~655 (
// Equation(s):
// \RAM4|ram~655_combout  = ( \RAM4|ram~279_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~87_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~343_q )) ) ) ) # ( !\RAM4|ram~279_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM4|ram~87_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~343_q )) ) ) ) # ( \RAM4|ram~279_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~23_q ) ) ) ) # ( !\RAM4|ram~279_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~23_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~23_q ),
	.datab(!\RAM4|ram~343_q ),
	.datac(!\RAM4|ram~87_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~279_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~655 .extended_lut = "off";
defparam \RAM4|ram~655 .lut_mask = 64'h550055FF0F330F33;
defparam \RAM4|ram~655 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N41
dffeas \RAM4|ram~359 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~359 .is_wysiwyg = "true";
defparam \RAM4|ram~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \RAM4|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~39 .is_wysiwyg = "true";
defparam \RAM4|ram~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N35
dffeas \RAM4|ram~295 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~295 .is_wysiwyg = "true";
defparam \RAM4|ram~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \RAM4|ram~103feeder (
// Equation(s):
// \RAM4|ram~103feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~103feeder .extended_lut = "off";
defparam \RAM4|ram~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N14
dffeas \RAM4|ram~103 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~103 .is_wysiwyg = "true";
defparam \RAM4|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \RAM4|ram~657 (
// Equation(s):
// \RAM4|ram~657_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~359_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~103_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~295_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~39_q  ) ) )

	.dataa(!\RAM4|ram~359_q ),
	.datab(!\RAM4|ram~39_q ),
	.datac(!\RAM4|ram~295_q ),
	.datad(!\RAM4|ram~103_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~657 .extended_lut = "off";
defparam \RAM4|ram~657 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM4|ram~657 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \RAM4|ram~375feeder (
// Equation(s):
// \RAM4|ram~375feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~375feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~375feeder .extended_lut = "off";
defparam \RAM4|ram~375feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~375feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N55
dffeas \RAM4|ram~375 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~375 .is_wysiwyg = "true";
defparam \RAM4|ram~375 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \RAM4|ram~119feeder (
// Equation(s):
// \RAM4|ram~119feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~119feeder .extended_lut = "off";
defparam \RAM4|ram~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \RAM4|ram~119 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~119 .is_wysiwyg = "true";
defparam \RAM4|ram~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \RAM4|ram~55feeder (
// Equation(s):
// \RAM4|ram~55feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~55feeder .extended_lut = "off";
defparam \RAM4|ram~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N53
dffeas \RAM4|ram~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~55 .is_wysiwyg = "true";
defparam \RAM4|ram~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \RAM4|ram~311 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~311 .is_wysiwyg = "true";
defparam \RAM4|ram~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \RAM4|ram~656 (
// Equation(s):
// \RAM4|ram~656_combout  = ( \RAM4|ram~311_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~119_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~375_q )) ) ) ) # ( !\RAM4|ram~311_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM4|ram~119_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~375_q )) ) ) ) # ( \RAM4|ram~311_q  & ( !\ROM1|memROM~28_combout  & ( (\RAM4|ram~55_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM4|ram~311_q  & ( 
// !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & \RAM4|ram~55_q ) ) ) )

	.dataa(!\RAM4|ram~375_q ),
	.datab(!\RAM4|ram~119_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~55_q ),
	.datae(!\RAM4|ram~311_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~656 .extended_lut = "off";
defparam \RAM4|ram~656 .lut_mask = 64'h00F00FFF35353535;
defparam \RAM4|ram~656 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N11
dffeas \RAM4|ram~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~71 .is_wysiwyg = "true";
defparam \RAM4|ram~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N4
dffeas \RAM4|ram~391 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~391 .is_wysiwyg = "true";
defparam \RAM4|ram~391 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N6
cyclonev_lcell_comb \RAM4|ram~135feeder (
// Equation(s):
// \RAM4|ram~135feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~135feeder .extended_lut = "off";
defparam \RAM4|ram~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \RAM4|ram~135 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~135 .is_wysiwyg = "true";
defparam \RAM4|ram~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N15
cyclonev_lcell_comb \RAM4|ram~327feeder (
// Equation(s):
// \RAM4|ram~327feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~327feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~327feeder .extended_lut = "off";
defparam \RAM4|ram~327feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~327feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \RAM4|ram~327 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~327 .is_wysiwyg = "true";
defparam \RAM4|ram~327 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \RAM4|ram~658 (
// Equation(s):
// \RAM4|ram~658_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~391_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~135_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~327_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~71_q  ) ) )

	.dataa(!\RAM4|ram~71_q ),
	.datab(!\RAM4|ram~391_q ),
	.datac(!\RAM4|ram~135_q ),
	.datad(!\RAM4|ram~327_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~658 .extended_lut = "off";
defparam \RAM4|ram~658 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM4|ram~658 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \RAM4|ram~659 (
// Equation(s):
// \RAM4|ram~659_combout  = ( \RAM4|ram~656_combout  & ( \RAM4|ram~658_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM4|ram~655_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~657_combout )))) # (\ROM1|memROM~10_combout ) ) ) ) # ( 
// !\RAM4|ram~656_combout  & ( \RAM4|ram~658_combout  & ( (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & (\RAM4|ram~655_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM4|ram~657_combout )) # (\ROM1|memROM~10_combout ))) ) ) ) # ( 
// \RAM4|ram~656_combout  & ( !\RAM4|ram~658_combout  & ( (!\ROM1|memROM~27_combout  & (((\RAM4|ram~655_combout )) # (\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & ((\RAM4|ram~657_combout )))) ) ) ) # ( 
// !\RAM4|ram~656_combout  & ( !\RAM4|ram~658_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~655_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~657_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~655_combout ),
	.datad(!\RAM4|ram~657_combout ),
	.datae(!\RAM4|ram~656_combout ),
	.dataf(!\RAM4|ram~658_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~659 .extended_lut = "off";
defparam \RAM4|ram~659 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \RAM4|ram~659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \RAM4|ram~423feeder (
// Equation(s):
// \RAM4|ram~423feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~423feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~423feeder .extended_lut = "off";
defparam \RAM4|ram~423feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~423feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \RAM4|ram~423 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~423 .is_wysiwyg = "true";
defparam \RAM4|ram~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \RAM4|ram~167 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~167 .is_wysiwyg = "true";
defparam \RAM4|ram~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \RAM4|ram~231feeder (
// Equation(s):
// \RAM4|ram~231feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~231feeder .extended_lut = "off";
defparam \RAM4|ram~231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N28
dffeas \RAM4|ram~231 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~231 .is_wysiwyg = "true";
defparam \RAM4|ram~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N2
dffeas \RAM4|ram~487 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~487 .is_wysiwyg = "true";
defparam \RAM4|ram~487 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \RAM4|ram~662 (
// Equation(s):
// \RAM4|ram~662_combout  = ( \RAM4|ram~487_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~231_q ) ) ) ) # ( !\RAM4|ram~487_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~231_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~487_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~167_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~423_q )) ) ) ) # ( !\RAM4|ram~487_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & 
// ((\RAM4|ram~167_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~423_q )) ) ) )

	.dataa(!\RAM4|ram~423_q ),
	.datab(!\RAM4|ram~167_q ),
	.datac(!\RAM4|ram~231_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~487_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~662 .extended_lut = "off";
defparam \RAM4|ram~662 .lut_mask = 64'h335533550F000FFF;
defparam \RAM4|ram~662 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N2
dffeas \RAM4|ram~471 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~471 .is_wysiwyg = "true";
defparam \RAM4|ram~471 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \RAM4|ram~215feeder (
// Equation(s):
// \RAM4|ram~215feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~215feeder .extended_lut = "off";
defparam \RAM4|ram~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N14
dffeas \RAM4|ram~215 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~215 .is_wysiwyg = "true";
defparam \RAM4|ram~215 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \RAM4|ram~151feeder (
// Equation(s):
// \RAM4|ram~151feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~151feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~151feeder .extended_lut = "off";
defparam \RAM4|ram~151feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~151feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N44
dffeas \RAM4|ram~151 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~151 .is_wysiwyg = "true";
defparam \RAM4|ram~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N47
dffeas \RAM4|ram~407 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~407 .is_wysiwyg = "true";
defparam \RAM4|ram~407 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N45
cyclonev_lcell_comb \RAM4|ram~660 (
// Equation(s):
// \RAM4|ram~660_combout  = ( \RAM4|ram~407_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout ) # (\RAM4|ram~471_q ) ) ) ) # ( !\RAM4|ram~407_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~471_q  & \ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM4|ram~407_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM4|ram~151_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~215_q )) ) ) ) # ( !\RAM4|ram~407_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & 
// ((\RAM4|ram~151_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~215_q )) ) ) )

	.dataa(!\RAM4|ram~471_q ),
	.datab(!\RAM4|ram~215_q ),
	.datac(!\RAM4|ram~151_q ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM4|ram~407_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~660 .extended_lut = "off";
defparam \RAM4|ram~660 .lut_mask = 64'h0F330F330055FF55;
defparam \RAM4|ram~660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N42
cyclonev_lcell_comb \RAM4|ram~247feeder (
// Equation(s):
// \RAM4|ram~247feeder_combout  = \CPU|REGS|registrador~100_combout 

	.dataa(gnd),
	.datab(!\CPU|REGS|registrador~100_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~247feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~247feeder .extended_lut = "off";
defparam \RAM4|ram~247feeder .lut_mask = 64'h3333333333333333;
defparam \RAM4|ram~247feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N43
dffeas \RAM4|ram~247 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~247 .is_wysiwyg = "true";
defparam \RAM4|ram~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N41
dffeas \RAM4|ram~183 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~183 .is_wysiwyg = "true";
defparam \RAM4|ram~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N56
dffeas \RAM4|ram~503 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~503 .is_wysiwyg = "true";
defparam \RAM4|ram~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N20
dffeas \RAM4|ram~439 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~439 .is_wysiwyg = "true";
defparam \RAM4|ram~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N18
cyclonev_lcell_comb \RAM4|ram~661 (
// Equation(s):
// \RAM4|ram~661_combout  = ( \RAM4|ram~439_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~247_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~503_q ))) ) ) ) # ( !\RAM4|ram~439_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM4|ram~247_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~503_q ))) ) ) ) # ( \RAM4|ram~439_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~183_q ) ) ) ) # ( !\RAM4|ram~439_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~183_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~247_q ),
	.datab(!\RAM4|ram~183_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~503_q ),
	.datae(!\RAM4|ram~439_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~661 .extended_lut = "off";
defparam \RAM4|ram~661 .lut_mask = 64'h30303F3F505F505F;
defparam \RAM4|ram~661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N48
cyclonev_lcell_comb \RAM4|ram~199feeder (
// Equation(s):
// \RAM4|ram~199feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~199feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~199feeder .extended_lut = "off";
defparam \RAM4|ram~199feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~199feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N50
dffeas \RAM4|ram~199 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~199 .is_wysiwyg = "true";
defparam \RAM4|ram~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N9
cyclonev_lcell_comb \RAM4|ram~263feeder (
// Equation(s):
// \RAM4|ram~263feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~263feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~263feeder .extended_lut = "off";
defparam \RAM4|ram~263feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~263feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N11
dffeas \RAM4|ram~263 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~263 .is_wysiwyg = "true";
defparam \RAM4|ram~263 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \RAM4|ram~455feeder (
// Equation(s):
// \RAM4|ram~455feeder_combout  = \CPU|REGS|registrador~100_combout 

	.dataa(!\CPU|REGS|registrador~100_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~455feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~455feeder .extended_lut = "off";
defparam \RAM4|ram~455feeder .lut_mask = 64'h5555555555555555;
defparam \RAM4|ram~455feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N4
dffeas \RAM4|ram~455 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~455 .is_wysiwyg = "true";
defparam \RAM4|ram~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N38
dffeas \RAM4|ram~519 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~519 .is_wysiwyg = "true";
defparam \RAM4|ram~519 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N36
cyclonev_lcell_comb \RAM4|ram~663 (
// Equation(s):
// \RAM4|ram~663_combout  = ( \RAM4|ram~519_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~455_q ) # (\ROM1|memROM~28_combout ) ) ) ) # ( !\RAM4|ram~519_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & \RAM4|ram~455_q ) ) ) ) # ( 
// \RAM4|ram~519_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM4|ram~199_q )) # (\ROM1|memROM~28_combout  & ((\RAM4|ram~263_q ))) ) ) ) # ( !\RAM4|ram~519_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & 
// (\RAM4|ram~199_q )) # (\ROM1|memROM~28_combout  & ((\RAM4|ram~263_q ))) ) ) )

	.dataa(!\RAM4|ram~199_q ),
	.datab(!\RAM4|ram~263_q ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\RAM4|ram~455_q ),
	.datae(!\RAM4|ram~519_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~663 .extended_lut = "off";
defparam \RAM4|ram~663 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM4|ram~663 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \RAM4|ram~664 (
// Equation(s):
// \RAM4|ram~664_combout  = ( \RAM4|ram~661_combout  & ( \RAM4|ram~663_combout  & ( ((!\ROM1|memROM~27_combout  & ((\RAM4|ram~660_combout ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~662_combout ))) # (\ROM1|memROM~10_combout ) ) ) ) # ( 
// !\RAM4|ram~661_combout  & ( \RAM4|ram~663_combout  & ( (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & ((\RAM4|ram~660_combout )))) # (\ROM1|memROM~27_combout  & (((\RAM4|ram~662_combout )) # (\ROM1|memROM~10_combout ))) ) ) ) # ( 
// \RAM4|ram~661_combout  & ( !\RAM4|ram~663_combout  & ( (!\ROM1|memROM~27_combout  & (((\RAM4|ram~660_combout )) # (\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & (\RAM4|ram~662_combout ))) ) ) ) # ( 
// !\RAM4|ram~661_combout  & ( !\RAM4|ram~663_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout  & ((\RAM4|ram~660_combout ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~662_combout )))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~662_combout ),
	.datad(!\RAM4|ram~660_combout ),
	.datae(!\RAM4|ram~661_combout ),
	.dataf(!\RAM4|ram~663_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~664 .extended_lut = "off";
defparam \RAM4|ram~664 .lut_mask = 64'h048C26AE159D37BF;
defparam \RAM4|ram~664 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N2
dffeas \RAM4|ram~111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~111 .is_wysiwyg = "true";
defparam \RAM4|ram~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \RAM4|ram~95feeder (
// Equation(s):
// \RAM4|ram~95feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~95feeder .extended_lut = "off";
defparam \RAM4|ram~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N25
dffeas \RAM4|ram~95 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~95 .is_wysiwyg = "true";
defparam \RAM4|ram~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N55
dffeas \RAM4|ram~367 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~367 .is_wysiwyg = "true";
defparam \RAM4|ram~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N58
dffeas \RAM4|ram~351 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~351 .is_wysiwyg = "true";
defparam \RAM4|ram~351 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \RAM4|ram~667 (
// Equation(s):
// \RAM4|ram~667_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~27_combout  & ( \RAM4|ram~367_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~27_combout  & ( \RAM4|ram~111_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM4|ram~351_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM4|ram~95_q  ) ) )

	.dataa(!\RAM4|ram~111_q ),
	.datab(!\RAM4|ram~95_q ),
	.datac(!\RAM4|ram~367_q ),
	.datad(!\RAM4|ram~351_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~667 .extended_lut = "off";
defparam \RAM4|ram~667 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM4|ram~667 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N53
dffeas \RAM4|ram~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~63 .is_wysiwyg = "true";
defparam \RAM4|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \RAM4|ram~79feeder (
// Equation(s):
// \RAM4|ram~79feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~79feeder .extended_lut = "off";
defparam \RAM4|ram~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N55
dffeas \RAM4|ram~79 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~79 .is_wysiwyg = "true";
defparam \RAM4|ram~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N35
dffeas \RAM4|ram~319 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~319 .is_wysiwyg = "true";
defparam \RAM4|ram~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \RAM4|ram~335 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~335 .is_wysiwyg = "true";
defparam \RAM4|ram~335 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \RAM4|ram~666 (
// Equation(s):
// \RAM4|ram~666_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( \RAM4|ram~335_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( \RAM4|ram~319_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM4|ram~79_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM4|ram~63_q  ) ) )

	.dataa(!\RAM4|ram~63_q ),
	.datab(!\RAM4|ram~79_q ),
	.datac(!\RAM4|ram~319_q ),
	.datad(!\RAM4|ram~335_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~666 .extended_lut = "off";
defparam \RAM4|ram~666 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM4|ram~666 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \RAM4|ram~399 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~399 .is_wysiwyg = "true";
defparam \RAM4|ram~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N10
dffeas \RAM4|ram~127 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~127 .is_wysiwyg = "true";
defparam \RAM4|ram~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \RAM4|ram~143feeder (
// Equation(s):
// \RAM4|ram~143feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~143feeder .extended_lut = "off";
defparam \RAM4|ram~143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~143feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \RAM4|ram~143 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~143 .is_wysiwyg = "true";
defparam \RAM4|ram~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N37
dffeas \RAM4|ram~383 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~383 .is_wysiwyg = "true";
defparam \RAM4|ram~383 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \RAM4|ram~668 (
// Equation(s):
// \RAM4|ram~668_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( \RAM4|ram~399_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( \RAM4|ram~383_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM4|ram~143_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM4|ram~127_q  ) ) )

	.dataa(!\RAM4|ram~399_q ),
	.datab(!\RAM4|ram~127_q ),
	.datac(!\RAM4|ram~143_q ),
	.datad(!\RAM4|ram~383_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~668 .extended_lut = "off";
defparam \RAM4|ram~668 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM4|ram~668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \RAM4|ram~287feeder (
// Equation(s):
// \RAM4|ram~287feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~287feeder .extended_lut = "off";
defparam \RAM4|ram~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N43
dffeas \RAM4|ram~287 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~287 .is_wysiwyg = "true";
defparam \RAM4|ram~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N35
dffeas \RAM4|ram~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~47 .is_wysiwyg = "true";
defparam \RAM4|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \RAM4|ram~31feeder (
// Equation(s):
// \RAM4|ram~31feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~31feeder .extended_lut = "off";
defparam \RAM4|ram~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N16
dffeas \RAM4|ram~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~31 .is_wysiwyg = "true";
defparam \RAM4|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N50
dffeas \RAM4|ram~303 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~303 .is_wysiwyg = "true";
defparam \RAM4|ram~303 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \RAM4|ram~665 (
// Equation(s):
// \RAM4|ram~665_combout  = ( \RAM4|ram~303_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM4|ram~287_q ) ) ) ) # ( !\RAM4|ram~303_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~287_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM4|ram~303_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM4|ram~31_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~47_q )) ) ) ) # ( !\RAM4|ram~303_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM4|ram~31_q 
// ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~47_q )) ) ) )

	.dataa(!\RAM4|ram~287_q ),
	.datab(!\RAM4|ram~47_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM4|ram~31_q ),
	.datae(!\RAM4|ram~303_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~665 .extended_lut = "off";
defparam \RAM4|ram~665 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM4|ram~665 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \RAM4|ram~669 (
// Equation(s):
// \RAM4|ram~669_combout  = ( \RAM4|ram~668_combout  & ( \RAM4|ram~665_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM4|ram~667_combout )))) # (\ROM1|memROM~10_combout  & (((\RAM4|ram~666_combout )) # (\ROM1|memROM~28_combout 
// ))) ) ) ) # ( !\RAM4|ram~668_combout  & ( \RAM4|ram~665_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM4|ram~667_combout )))) # (\ROM1|memROM~10_combout  & (!\ROM1|memROM~28_combout  & ((\RAM4|ram~666_combout )))) ) ) ) # ( 
// \RAM4|ram~668_combout  & ( !\RAM4|ram~665_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~28_combout  & (\RAM4|ram~667_combout ))) # (\ROM1|memROM~10_combout  & (((\RAM4|ram~666_combout )) # (\ROM1|memROM~28_combout ))) ) ) ) # ( 
// !\RAM4|ram~668_combout  & ( !\RAM4|ram~665_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~28_combout  & (\RAM4|ram~667_combout ))) # (\ROM1|memROM~10_combout  & (!\ROM1|memROM~28_combout  & ((\RAM4|ram~666_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM4|ram~667_combout ),
	.datad(!\RAM4|ram~666_combout ),
	.datae(!\RAM4|ram~668_combout ),
	.dataf(!\RAM4|ram~665_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~669 .extended_lut = "off";
defparam \RAM4|ram~669 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM4|ram~669 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N34
dffeas \RAM4|ram~207 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~207 .is_wysiwyg = "true";
defparam \RAM4|ram~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N20
dffeas \RAM4|ram~175 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~175 .is_wysiwyg = "true";
defparam \RAM4|ram~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N44
dffeas \RAM4|ram~271 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~271 .is_wysiwyg = "true";
defparam \RAM4|ram~271 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \RAM4|ram~239feeder (
// Equation(s):
// \RAM4|ram~239feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~239feeder .extended_lut = "off";
defparam \RAM4|ram~239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N2
dffeas \RAM4|ram~239 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~239 .is_wysiwyg = "true";
defparam \RAM4|ram~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \RAM4|ram~671 (
// Equation(s):
// \RAM4|ram~671_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~271_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~207_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~239_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~175_q  ) ) )

	.dataa(!\RAM4|ram~207_q ),
	.datab(!\RAM4|ram~175_q ),
	.datac(!\RAM4|ram~271_q ),
	.datad(!\RAM4|ram~239_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~671 .extended_lut = "off";
defparam \RAM4|ram~671 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM4|ram~671 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N50
dffeas \RAM4|ram~447 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~447 .is_wysiwyg = "true";
defparam \RAM4|ram~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N55
dffeas \RAM4|ram~415 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~415 .is_wysiwyg = "true";
defparam \RAM4|ram~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N7
dffeas \RAM4|ram~479 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~479 .is_wysiwyg = "true";
defparam \RAM4|ram~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N8
dffeas \RAM4|ram~511 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~511 .is_wysiwyg = "true";
defparam \RAM4|ram~511 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \RAM4|ram~672 (
// Equation(s):
// \RAM4|ram~672_combout  = ( \RAM4|ram~511_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~28_combout ) # (\RAM4|ram~447_q ) ) ) ) # ( !\RAM4|ram~511_q  & ( \ROM1|memROM~10_combout  & ( (\RAM4|ram~447_q  & !\ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM4|ram~511_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM4|ram~415_q )) # (\ROM1|memROM~28_combout  & ((\RAM4|ram~479_q ))) ) ) ) # ( !\RAM4|ram~511_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~28_combout  & 
// (\RAM4|ram~415_q )) # (\ROM1|memROM~28_combout  & ((\RAM4|ram~479_q ))) ) ) )

	.dataa(!\RAM4|ram~447_q ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM4|ram~415_q ),
	.datad(!\RAM4|ram~479_q ),
	.datae(!\RAM4|ram~511_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~672 .extended_lut = "off";
defparam \RAM4|ram~672 .lut_mask = 64'h0C3F0C3F44447777;
defparam \RAM4|ram~672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N26
dffeas \RAM4|ram~255 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~255 .is_wysiwyg = "true";
defparam \RAM4|ram~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N16
dffeas \RAM4|ram~223 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~223 .is_wysiwyg = "true";
defparam \RAM4|ram~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N43
dffeas \RAM4|ram~159 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~159 .is_wysiwyg = "true";
defparam \RAM4|ram~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N38
dffeas \RAM4|ram~191 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~191 .is_wysiwyg = "true";
defparam \RAM4|ram~191 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N0
cyclonev_lcell_comb \RAM4|ram~670 (
// Equation(s):
// \RAM4|ram~670_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~255_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~191_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~223_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~159_q  ) ) )

	.dataa(!\RAM4|ram~255_q ),
	.datab(!\RAM4|ram~223_q ),
	.datac(!\RAM4|ram~159_q ),
	.datad(!\RAM4|ram~191_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~670 .extended_lut = "off";
defparam \RAM4|ram~670 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM4|ram~670 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N35
dffeas \RAM4|ram~431 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~431 .is_wysiwyg = "true";
defparam \RAM4|ram~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N41
dffeas \RAM4|ram~495 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~495 .is_wysiwyg = "true";
defparam \RAM4|ram~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N53
dffeas \RAM4|ram~463 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~463 .is_wysiwyg = "true";
defparam \RAM4|ram~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N14
dffeas \RAM4|ram~527 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~527 .is_wysiwyg = "true";
defparam \RAM4|ram~527 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \RAM4|ram~673 (
// Equation(s):
// \RAM4|ram~673_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~527_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~463_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~495_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~431_q  ) ) )

	.dataa(!\RAM4|ram~431_q ),
	.datab(!\RAM4|ram~495_q ),
	.datac(!\RAM4|ram~463_q ),
	.datad(!\RAM4|ram~527_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~673 .extended_lut = "off";
defparam \RAM4|ram~673 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM4|ram~673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \RAM4|ram~674 (
// Equation(s):
// \RAM4|ram~674_combout  = ( \RAM4|ram~670_combout  & ( \RAM4|ram~673_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~8_combout ) # (\RAM4|ram~672_combout )))) # (\ROM1|memROM~27_combout  & (((\ROM1|memROM~8_combout )) # (\RAM4|ram~671_combout 
// ))) ) ) ) # ( !\RAM4|ram~670_combout  & ( \RAM4|ram~673_combout  & ( (!\ROM1|memROM~27_combout  & (((\RAM4|ram~672_combout  & \ROM1|memROM~8_combout )))) # (\ROM1|memROM~27_combout  & (((\ROM1|memROM~8_combout )) # (\RAM4|ram~671_combout ))) ) ) ) # ( 
// \RAM4|ram~670_combout  & ( !\RAM4|ram~673_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~8_combout ) # (\RAM4|ram~672_combout )))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~671_combout  & ((!\ROM1|memROM~8_combout )))) ) ) ) # ( 
// !\RAM4|ram~670_combout  & ( !\RAM4|ram~673_combout  & ( (!\ROM1|memROM~27_combout  & (((\RAM4|ram~672_combout  & \ROM1|memROM~8_combout )))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~671_combout  & ((!\ROM1|memROM~8_combout )))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM4|ram~671_combout ),
	.datac(!\RAM4|ram~672_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~670_combout ),
	.dataf(!\RAM4|ram~673_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~674 .extended_lut = "off";
defparam \RAM4|ram~674 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \RAM4|ram~674 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \RAM4|ram~675 (
// Equation(s):
// \RAM4|ram~675_combout  = ( \RAM4|ram~669_combout  & ( \RAM4|ram~674_combout  & ( ((!\ROM1|memROM~29_combout  & (\RAM4|ram~659_combout )) # (\ROM1|memROM~29_combout  & ((\RAM4|ram~664_combout )))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM4|ram~669_combout  & ( \RAM4|ram~674_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM4|ram~659_combout  & (!\ROM1|memROM~9_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM4|ram~664_combout ) # (\ROM1|memROM~9_combout )))) ) ) ) # ( 
// \RAM4|ram~669_combout  & ( !\RAM4|ram~674_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~9_combout )) # (\RAM4|ram~659_combout ))) # (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~9_combout  & \RAM4|ram~664_combout )))) ) ) ) # ( 
// !\RAM4|ram~669_combout  & ( !\RAM4|ram~674_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & (\RAM4|ram~659_combout )) # (\ROM1|memROM~29_combout  & ((\RAM4|ram~664_combout ))))) ) ) )

	.dataa(!\RAM4|ram~659_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM4|ram~664_combout ),
	.datae(!\RAM4|ram~669_combout ),
	.dataf(!\RAM4|ram~674_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~675 .extended_lut = "off";
defparam \RAM4|ram~675 .lut_mask = 64'h40704C7C43734F7F;
defparam \RAM4|ram~675 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \RAM4|dado_out[6]~7 (
// Equation(s):
// \RAM4|dado_out[6]~7_combout  = ( !\RAM4|ram~675_combout  & ( \RAM4|dado_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|dado_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|ram~675_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[6]~7 .extended_lut = "off";
defparam \RAM4|dado_out[6]~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \RAM4|dado_out[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N38
dffeas \RAM8|ram~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~55 .is_wysiwyg = "true";
defparam \RAM8|ram~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N49
dffeas \RAM8|ram~183 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~183 .is_wysiwyg = "true";
defparam \RAM8|ram~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N32
dffeas \RAM8|ram~311 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~311 .is_wysiwyg = "true";
defparam \RAM8|ram~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N2
dffeas \RAM8|ram~439 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~439 .is_wysiwyg = "true";
defparam \RAM8|ram~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \RAM8|ram~659 (
// Equation(s):
// \RAM8|ram~659_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~439_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~311_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM8|ram~183_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM8|ram~55_q  ) ) )

	.dataa(!\RAM8|ram~55_q ),
	.datab(!\RAM8|ram~183_q ),
	.datac(!\RAM8|ram~311_q ),
	.datad(!\RAM8|ram~439_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~659 .extended_lut = "off";
defparam \RAM8|ram~659 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM8|ram~659 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N20
dffeas \RAM8|ram~247 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~247 .is_wysiwyg = "true";
defparam \RAM8|ram~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N34
dffeas \RAM8|ram~375 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~375 .is_wysiwyg = "true";
defparam \RAM8|ram~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N37
dffeas \RAM8|ram~119 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~119 .is_wysiwyg = "true";
defparam \RAM8|ram~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N38
dffeas \RAM8|ram~503 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~503 .is_wysiwyg = "true";
defparam \RAM8|ram~503 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \RAM8|ram~661 (
// Equation(s):
// \RAM8|ram~661_combout  = ( \RAM8|ram~503_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~247_q ) ) ) ) # ( !\RAM8|ram~503_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~247_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM8|ram~503_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~119_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~375_q )) ) ) ) # ( !\RAM8|ram~503_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & 
// ((\RAM8|ram~119_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~375_q )) ) ) )

	.dataa(!\RAM8|ram~247_q ),
	.datab(!\RAM8|ram~375_q ),
	.datac(!\RAM8|ram~119_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM8|ram~503_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~661 .extended_lut = "off";
defparam \RAM8|ram~661 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM8|ram~661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \RAM8|ram~447 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~447 .is_wysiwyg = "true";
defparam \RAM8|ram~447 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N33
cyclonev_lcell_comb \RAM8|ram~191feeder (
// Equation(s):
// \RAM8|ram~191feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~191feeder .extended_lut = "off";
defparam \RAM8|ram~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N35
dffeas \RAM8|ram~191 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~191 .is_wysiwyg = "true";
defparam \RAM8|ram~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N32
dffeas \RAM8|ram~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~63 .is_wysiwyg = "true";
defparam \RAM8|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N2
dffeas \RAM8|ram~319 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~319 .is_wysiwyg = "true";
defparam \RAM8|ram~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N9
cyclonev_lcell_comb \RAM8|ram~660 (
// Equation(s):
// \RAM8|ram~660_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~447_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~191_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~319_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~63_q  ) ) )

	.dataa(!\RAM8|ram~447_q ),
	.datab(!\RAM8|ram~191_q ),
	.datac(!\RAM8|ram~63_q ),
	.datad(!\RAM8|ram~319_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~660 .extended_lut = "off";
defparam \RAM8|ram~660 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM8|ram~660 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N20
dffeas \RAM8|ram~255 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~255 .is_wysiwyg = "true";
defparam \RAM8|ram~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N14
dffeas \RAM8|ram~511 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~511 .is_wysiwyg = "true";
defparam \RAM8|ram~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N37
dffeas \RAM8|ram~383 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~383 .is_wysiwyg = "true";
defparam \RAM8|ram~383 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N51
cyclonev_lcell_comb \RAM8|ram~127feeder (
// Equation(s):
// \RAM8|ram~127feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~127feeder .extended_lut = "off";
defparam \RAM8|ram~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N52
dffeas \RAM8|ram~127 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~127 .is_wysiwyg = "true";
defparam \RAM8|ram~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N15
cyclonev_lcell_comb \RAM8|ram~662 (
// Equation(s):
// \RAM8|ram~662_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~511_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~255_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~383_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~127_q  ) ) )

	.dataa(!\RAM8|ram~255_q ),
	.datab(!\RAM8|ram~511_q ),
	.datac(!\RAM8|ram~383_q ),
	.datad(!\RAM8|ram~127_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~662 .extended_lut = "off";
defparam \RAM8|ram~662 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM8|ram~662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \RAM8|ram~663 (
// Equation(s):
// \RAM8|ram~663_combout  = ( \RAM8|ram~660_combout  & ( \RAM8|ram~662_combout  & ( ((!\ROM1|memROM~28_combout  & (\RAM8|ram~659_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~661_combout )))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM8|ram~660_combout  & ( \RAM8|ram~662_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~9_combout  & (\RAM8|ram~659_combout ))) # (\ROM1|memROM~28_combout  & (((\RAM8|ram~661_combout )) # (\ROM1|memROM~9_combout ))) ) ) ) # ( 
// \RAM8|ram~660_combout  & ( !\RAM8|ram~662_combout  & ( (!\ROM1|memROM~28_combout  & (((\RAM8|ram~659_combout )) # (\ROM1|memROM~9_combout ))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~9_combout  & ((\RAM8|ram~661_combout )))) ) ) ) # ( 
// !\RAM8|ram~660_combout  & ( !\RAM8|ram~662_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & (\RAM8|ram~659_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~661_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM8|ram~659_combout ),
	.datad(!\RAM8|ram~661_combout ),
	.datae(!\RAM8|ram~660_combout ),
	.dataf(!\RAM8|ram~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~663 .extended_lut = "off";
defparam \RAM8|ram~663 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \RAM8|ram~663 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N14
dffeas \RAM8|ram~463 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~463 .is_wysiwyg = "true";
defparam \RAM8|ram~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \RAM8|ram~527 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~527 .is_wysiwyg = "true";
defparam \RAM8|ram~527 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N55
dffeas \RAM8|ram~519 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~519 .is_wysiwyg = "true";
defparam \RAM8|ram~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N28
dffeas \RAM8|ram~455 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~455 .is_wysiwyg = "true";
defparam \RAM8|ram~455 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \RAM8|ram~667 (
// Equation(s):
// \RAM8|ram~667_combout  = ( \RAM8|ram~455_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM8|ram~463_q )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~527_q ))) ) ) ) # ( !\RAM8|ram~455_q  & ( \ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~28_combout  & (\RAM8|ram~463_q )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~527_q ))) ) ) ) # ( \RAM8|ram~455_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout ) # (\RAM8|ram~519_q ) ) ) ) # ( !\RAM8|ram~455_q  & ( 
// !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~28_combout  & \RAM8|ram~519_q ) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\RAM8|ram~463_q ),
	.datac(!\RAM8|ram~527_q ),
	.datad(!\RAM8|ram~519_q ),
	.datae(!\RAM8|ram~455_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~667 .extended_lut = "off";
defparam \RAM8|ram~667 .lut_mask = 64'h0055AAFF27272727;
defparam \RAM8|ram~667 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N1
dffeas \RAM8|ram~207 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~207 .is_wysiwyg = "true";
defparam \RAM8|ram~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N16
dffeas \RAM8|ram~271 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~271 .is_wysiwyg = "true";
defparam \RAM8|ram~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N10
dffeas \RAM8|ram~263 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~263 .is_wysiwyg = "true";
defparam \RAM8|ram~263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N21
cyclonev_lcell_comb \RAM8|ram~199feeder (
// Equation(s):
// \RAM8|ram~199feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~199feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~199feeder .extended_lut = "off";
defparam \RAM8|ram~199feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~199feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N22
dffeas \RAM8|ram~199 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~199 .is_wysiwyg = "true";
defparam \RAM8|ram~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \RAM8|ram~666 (
// Equation(s):
// \RAM8|ram~666_combout  = ( \RAM8|ram~199_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~263_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~271_q )) ) ) ) # ( !\RAM8|ram~199_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~9_combout  & ((\RAM8|ram~263_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~271_q )) ) ) ) # ( \RAM8|ram~199_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout ) # (\RAM8|ram~207_q ) ) ) ) # ( !\RAM8|ram~199_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM8|ram~207_q  & \ROM1|memROM~9_combout ) ) ) )

	.dataa(!\RAM8|ram~207_q ),
	.datab(!\RAM8|ram~271_q ),
	.datac(!\RAM8|ram~263_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~199_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~666 .extended_lut = "off";
defparam \RAM8|ram~666 .lut_mask = 64'h0055FF550F330F33;
defparam \RAM8|ram~666 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N20
dffeas \RAM8|ram~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~71 .is_wysiwyg = "true";
defparam \RAM8|ram~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \RAM8|ram~143 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~143 .is_wysiwyg = "true";
defparam \RAM8|ram~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N22
dffeas \RAM8|ram~135 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~135 .is_wysiwyg = "true";
defparam \RAM8|ram~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \RAM8|ram~79 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~79 .is_wysiwyg = "true";
defparam \RAM8|ram~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \RAM8|ram~664 (
// Equation(s):
// \RAM8|ram~664_combout  = ( \RAM8|ram~79_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~135_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~143_q )) ) ) ) # ( !\RAM8|ram~79_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~9_combout  & ((\RAM8|ram~135_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~143_q )) ) ) ) # ( \RAM8|ram~79_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~71_q ) ) ) ) # ( !\RAM8|ram~79_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM8|ram~71_q  & !\ROM1|memROM~9_combout ) ) ) )

	.dataa(!\RAM8|ram~71_q ),
	.datab(!\RAM8|ram~143_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM8|ram~135_q ),
	.datae(!\RAM8|ram~79_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~664 .extended_lut = "off";
defparam \RAM8|ram~664 .lut_mask = 64'h50505F5F03F303F3;
defparam \RAM8|ram~664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N33
cyclonev_lcell_comb \RAM8|ram~391feeder (
// Equation(s):
// \RAM8|ram~391feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~391feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~391feeder .extended_lut = "off";
defparam \RAM8|ram~391feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~391feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N35
dffeas \RAM8|ram~391 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~391feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~391 .is_wysiwyg = "true";
defparam \RAM8|ram~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N59
dffeas \RAM8|ram~327 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~327 .is_wysiwyg = "true";
defparam \RAM8|ram~327 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N36
cyclonev_lcell_comb \RAM8|ram~399feeder (
// Equation(s):
// \RAM8|ram~399feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~399feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~399feeder .extended_lut = "off";
defparam \RAM8|ram~399feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~399feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N38
dffeas \RAM8|ram~399 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~399 .is_wysiwyg = "true";
defparam \RAM8|ram~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N26
dffeas \RAM8|ram~335 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~335 .is_wysiwyg = "true";
defparam \RAM8|ram~335 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N24
cyclonev_lcell_comb \RAM8|ram~665 (
// Equation(s):
// \RAM8|ram~665_combout  = ( \RAM8|ram~335_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~391_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~399_q ))) ) ) ) # ( !\RAM8|ram~335_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~9_combout  & (\RAM8|ram~391_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~399_q ))) ) ) ) # ( \RAM8|ram~335_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~327_q ) ) ) ) # ( !\RAM8|ram~335_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM8|ram~327_q  & !\ROM1|memROM~9_combout ) ) ) )

	.dataa(!\RAM8|ram~391_q ),
	.datab(!\RAM8|ram~327_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM8|ram~399_q ),
	.datae(!\RAM8|ram~335_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~665 .extended_lut = "off";
defparam \RAM8|ram~665 .lut_mask = 64'h30303F3F505F505F;
defparam \RAM8|ram~665 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \RAM8|ram~668 (
// Equation(s):
// \RAM8|ram~668_combout  = ( \RAM8|ram~664_combout  & ( \RAM8|ram~665_combout  & ( (!\ROM1|memROM~29_combout ) # ((!\ROM1|memROM~8_combout  & ((\RAM8|ram~666_combout ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~667_combout ))) ) ) ) # ( 
// !\RAM8|ram~664_combout  & ( \RAM8|ram~665_combout  & ( (!\ROM1|memROM~8_combout  & (((\ROM1|memROM~29_combout  & \RAM8|ram~666_combout )))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~29_combout )) # (\RAM8|ram~667_combout ))) ) ) ) # ( 
// \RAM8|ram~664_combout  & ( !\RAM8|ram~665_combout  & ( (!\ROM1|memROM~8_combout  & (((!\ROM1|memROM~29_combout ) # (\RAM8|ram~666_combout )))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~667_combout  & (\ROM1|memROM~29_combout ))) ) ) ) # ( 
// !\RAM8|ram~664_combout  & ( !\RAM8|ram~665_combout  & ( (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM8|ram~666_combout ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~667_combout )))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\RAM8|ram~667_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM8|ram~666_combout ),
	.datae(!\RAM8|ram~664_combout ),
	.dataf(!\RAM8|ram~665_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~668 .extended_lut = "off";
defparam \RAM8|ram~668 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \RAM8|ram~668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \RAM8|ram~239feeder (
// Equation(s):
// \RAM8|ram~239feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~239feeder .extended_lut = "off";
defparam \RAM8|ram~239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N43
dffeas \RAM8|ram~239 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~239 .is_wysiwyg = "true";
defparam \RAM8|ram~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N35
dffeas \RAM8|ram~103 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~103 .is_wysiwyg = "true";
defparam \RAM8|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \RAM8|ram~231feeder (
// Equation(s):
// \RAM8|ram~231feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~231feeder .extended_lut = "off";
defparam \RAM8|ram~231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N49
dffeas \RAM8|ram~231 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~231 .is_wysiwyg = "true";
defparam \RAM8|ram~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N49
dffeas \RAM8|ram~111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~111 .is_wysiwyg = "true";
defparam \RAM8|ram~111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \RAM8|ram~656 (
// Equation(s):
// \RAM8|ram~656_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~239_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~231_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~111_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~103_q  ) ) )

	.dataa(!\RAM8|ram~239_q ),
	.datab(!\RAM8|ram~103_q ),
	.datac(!\RAM8|ram~231_q ),
	.datad(!\RAM8|ram~111_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~656 .extended_lut = "off";
defparam \RAM8|ram~656 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM8|ram~656 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \RAM8|ram~39feeder (
// Equation(s):
// \RAM8|ram~39feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~39feeder .extended_lut = "off";
defparam \RAM8|ram~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \RAM8|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~39 .is_wysiwyg = "true";
defparam \RAM8|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N39
cyclonev_lcell_comb \RAM8|ram~167feeder (
// Equation(s):
// \RAM8|ram~167feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~167feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~167feeder .extended_lut = "off";
defparam \RAM8|ram~167feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~167feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N40
dffeas \RAM8|ram~167 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~167 .is_wysiwyg = "true";
defparam \RAM8|ram~167 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \RAM8|ram~47feeder (
// Equation(s):
// \RAM8|ram~47feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~47feeder .extended_lut = "off";
defparam \RAM8|ram~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N37
dffeas \RAM8|ram~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~47 .is_wysiwyg = "true";
defparam \RAM8|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N20
dffeas \RAM8|ram~175 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~175 .is_wysiwyg = "true";
defparam \RAM8|ram~175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \RAM8|ram~654 (
// Equation(s):
// \RAM8|ram~654_combout  = ( \RAM8|ram~175_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~167_q ) ) ) ) # ( !\RAM8|ram~175_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~167_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~175_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~39_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~47_q ))) ) ) ) # ( !\RAM8|ram~175_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~39_q 
// )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~47_q ))) ) ) )

	.dataa(!\RAM8|ram~39_q ),
	.datab(!\RAM8|ram~167_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM8|ram~47_q ),
	.datae(!\RAM8|ram~175_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~654 .extended_lut = "off";
defparam \RAM8|ram~654 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM8|ram~654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \RAM8|ram~487feeder (
// Equation(s):
// \RAM8|ram~487feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~487feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~487feeder .extended_lut = "off";
defparam \RAM8|ram~487feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~487feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N38
dffeas \RAM8|ram~487 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~487 .is_wysiwyg = "true";
defparam \RAM8|ram~487 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N51
cyclonev_lcell_comb \RAM8|ram~367feeder (
// Equation(s):
// \RAM8|ram~367feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~367feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~367feeder .extended_lut = "off";
defparam \RAM8|ram~367feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~367feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N52
dffeas \RAM8|ram~367 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~367 .is_wysiwyg = "true";
defparam \RAM8|ram~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N32
dffeas \RAM8|ram~495 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~495 .is_wysiwyg = "true";
defparam \RAM8|ram~495 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N33
cyclonev_lcell_comb \RAM8|ram~359feeder (
// Equation(s):
// \RAM8|ram~359feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~359feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~359feeder .extended_lut = "off";
defparam \RAM8|ram~359feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~359feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N34
dffeas \RAM8|ram~359 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~359 .is_wysiwyg = "true";
defparam \RAM8|ram~359 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \RAM8|ram~657 (
// Equation(s):
// \RAM8|ram~657_combout  = ( \RAM8|ram~495_q  & ( \RAM8|ram~359_q  & ( (!\ROM1|memROM~29_combout  & (((!\ROM1|memROM~9_combout ) # (\RAM8|ram~367_q )))) # (\ROM1|memROM~29_combout  & (((\ROM1|memROM~9_combout )) # (\RAM8|ram~487_q ))) ) ) ) # ( 
// !\RAM8|ram~495_q  & ( \RAM8|ram~359_q  & ( (!\ROM1|memROM~29_combout  & (((!\ROM1|memROM~9_combout ) # (\RAM8|ram~367_q )))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~487_q  & ((!\ROM1|memROM~9_combout )))) ) ) ) # ( \RAM8|ram~495_q  & ( !\RAM8|ram~359_q  
// & ( (!\ROM1|memROM~29_combout  & (((\RAM8|ram~367_q  & \ROM1|memROM~9_combout )))) # (\ROM1|memROM~29_combout  & (((\ROM1|memROM~9_combout )) # (\RAM8|ram~487_q ))) ) ) ) # ( !\RAM8|ram~495_q  & ( !\RAM8|ram~359_q  & ( (!\ROM1|memROM~29_combout  & 
// (((\RAM8|ram~367_q  & \ROM1|memROM~9_combout )))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~487_q  & ((!\ROM1|memROM~9_combout )))) ) ) )

	.dataa(!\RAM8|ram~487_q ),
	.datab(!\RAM8|ram~367_q ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~495_q ),
	.dataf(!\RAM8|ram~359_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~657 .extended_lut = "off";
defparam \RAM8|ram~657 .lut_mask = 64'h0530053FF530F53F;
defparam \RAM8|ram~657 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N3
cyclonev_lcell_comb \RAM8|ram~295feeder (
// Equation(s):
// \RAM8|ram~295feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~295feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~295feeder .extended_lut = "off";
defparam \RAM8|ram~295feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~295feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N4
dffeas \RAM8|ram~295 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~295 .is_wysiwyg = "true";
defparam \RAM8|ram~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N9
cyclonev_lcell_comb \RAM8|ram~423feeder (
// Equation(s):
// \RAM8|ram~423feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~423feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~423feeder .extended_lut = "off";
defparam \RAM8|ram~423feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~423feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N10
dffeas \RAM8|ram~423 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~423 .is_wysiwyg = "true";
defparam \RAM8|ram~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N4
dffeas \RAM8|ram~303 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~303 .is_wysiwyg = "true";
defparam \RAM8|ram~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N8
dffeas \RAM8|ram~431 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~431 .is_wysiwyg = "true";
defparam \RAM8|ram~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \RAM8|ram~655 (
// Equation(s):
// \RAM8|ram~655_combout  = ( \RAM8|ram~431_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~423_q ) ) ) ) # ( !\RAM8|ram~431_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~423_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~431_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~295_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~303_q ))) ) ) ) # ( !\RAM8|ram~431_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & 
// (\RAM8|ram~295_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~303_q ))) ) ) )

	.dataa(!\RAM8|ram~295_q ),
	.datab(!\RAM8|ram~423_q ),
	.datac(!\RAM8|ram~303_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~431_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~655 .extended_lut = "off";
defparam \RAM8|ram~655 .lut_mask = 64'h550F550F330033FF;
defparam \RAM8|ram~655 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \RAM8|ram~658 (
// Equation(s):
// \RAM8|ram~658_combout  = ( \RAM8|ram~657_combout  & ( \RAM8|ram~655_combout  & ( ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~654_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~656_combout ))) # (\ROM1|memROM~8_combout ) ) ) ) # ( 
// !\RAM8|ram~657_combout  & ( \RAM8|ram~655_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~654_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~656_combout )))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~28_combout 
// )))) ) ) ) # ( \RAM8|ram~657_combout  & ( !\RAM8|ram~655_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~654_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~656_combout )))) # (\ROM1|memROM~8_combout  & 
// (((\ROM1|memROM~28_combout )))) ) ) ) # ( !\RAM8|ram~657_combout  & ( !\RAM8|ram~655_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~654_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~656_combout )))) ) ) )

	.dataa(!\RAM8|ram~656_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\RAM8|ram~654_combout ),
	.datae(!\RAM8|ram~657_combout ),
	.dataf(!\RAM8|ram~655_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~658 .extended_lut = "off";
defparam \RAM8|ram~658 .lut_mask = 64'h04C407C734F437F7;
defparam \RAM8|ram~658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N42
cyclonev_lcell_comb \RAM8|ram~215feeder (
// Equation(s):
// \RAM8|ram~215feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~215feeder .extended_lut = "off";
defparam \RAM8|ram~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N43
dffeas \RAM8|ram~215 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~215 .is_wysiwyg = "true";
defparam \RAM8|ram~215 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N21
cyclonev_lcell_comb \RAM8|ram~87feeder (
// Equation(s):
// \RAM8|ram~87feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~87feeder .extended_lut = "off";
defparam \RAM8|ram~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N22
dffeas \RAM8|ram~87 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~87 .is_wysiwyg = "true";
defparam \RAM8|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \RAM8|ram~223feeder (
// Equation(s):
// \RAM8|ram~223feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~223feeder .extended_lut = "off";
defparam \RAM8|ram~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \RAM8|ram~223 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~223 .is_wysiwyg = "true";
defparam \RAM8|ram~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \RAM8|ram~95feeder (
// Equation(s):
// \RAM8|ram~95feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~95feeder .extended_lut = "off";
defparam \RAM8|ram~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N16
dffeas \RAM8|ram~95 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~95 .is_wysiwyg = "true";
defparam \RAM8|ram~95 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \RAM8|ram~651 (
// Equation(s):
// \RAM8|ram~651_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~223_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~215_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~95_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~87_q  ) ) )

	.dataa(!\RAM8|ram~215_q ),
	.datab(!\RAM8|ram~87_q ),
	.datac(!\RAM8|ram~223_q ),
	.datad(!\RAM8|ram~95_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~651 .extended_lut = "off";
defparam \RAM8|ram~651 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM8|ram~651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N53
dffeas \RAM8|ram~351 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~351 .is_wysiwyg = "true";
defparam \RAM8|ram~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \RAM8|ram~471 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~471 .is_wysiwyg = "true";
defparam \RAM8|ram~471 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N45
cyclonev_lcell_comb \RAM8|ram~343feeder (
// Equation(s):
// \RAM8|ram~343feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~343feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~343feeder .extended_lut = "off";
defparam \RAM8|ram~343feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~343feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N46
dffeas \RAM8|ram~343 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~343 .is_wysiwyg = "true";
defparam \RAM8|ram~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N32
dffeas \RAM8|ram~479 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~479 .is_wysiwyg = "true";
defparam \RAM8|ram~479 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \RAM8|ram~652 (
// Equation(s):
// \RAM8|ram~652_combout  = ( \RAM8|ram~479_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~471_q ) ) ) ) # ( !\RAM8|ram~479_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~471_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~479_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~343_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~351_q )) ) ) ) # ( !\RAM8|ram~479_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM8|ram~343_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~351_q )) ) ) )

	.dataa(!\RAM8|ram~351_q ),
	.datab(!\RAM8|ram~471_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM8|ram~343_q ),
	.datae(!\RAM8|ram~479_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~652 .extended_lut = "off";
defparam \RAM8|ram~652 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM8|ram~652 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N45
cyclonev_lcell_comb \RAM8|ram~407feeder (
// Equation(s):
// \RAM8|ram~407feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~407feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~407feeder .extended_lut = "off";
defparam \RAM8|ram~407feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~407feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N46
dffeas \RAM8|ram~407 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~407 .is_wysiwyg = "true";
defparam \RAM8|ram~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \RAM8|ram~287 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~287 .is_wysiwyg = "true";
defparam \RAM8|ram~287 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \RAM8|ram~279feeder (
// Equation(s):
// \RAM8|ram~279feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~279feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~279feeder .extended_lut = "off";
defparam \RAM8|ram~279feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~279feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N50
dffeas \RAM8|ram~279 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~279 .is_wysiwyg = "true";
defparam \RAM8|ram~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N8
dffeas \RAM8|ram~415 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~415 .is_wysiwyg = "true";
defparam \RAM8|ram~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \RAM8|ram~650 (
// Equation(s):
// \RAM8|ram~650_combout  = ( \RAM8|ram~415_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~407_q ) ) ) ) # ( !\RAM8|ram~415_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~407_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~415_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~279_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~287_q )) ) ) ) # ( !\RAM8|ram~415_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM8|ram~279_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~287_q )) ) ) )

	.dataa(!\RAM8|ram~407_q ),
	.datab(!\RAM8|ram~287_q ),
	.datac(!\RAM8|ram~279_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~415_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~650 .extended_lut = "off";
defparam \RAM8|ram~650 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM8|ram~650 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N20
dffeas \RAM8|ram~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~31 .is_wysiwyg = "true";
defparam \RAM8|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N44
dffeas \RAM8|ram~151 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~151 .is_wysiwyg = "true";
defparam \RAM8|ram~151 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N39
cyclonev_lcell_comb \RAM8|ram~23feeder (
// Equation(s):
// \RAM8|ram~23feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~23feeder .extended_lut = "off";
defparam \RAM8|ram~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N40
dffeas \RAM8|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~23 .is_wysiwyg = "true";
defparam \RAM8|ram~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N50
dffeas \RAM8|ram~159 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~159 .is_wysiwyg = "true";
defparam \RAM8|ram~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \RAM8|ram~649 (
// Equation(s):
// \RAM8|ram~649_combout  = ( \RAM8|ram~159_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~151_q ) ) ) ) # ( !\RAM8|ram~159_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~151_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~159_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~23_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~31_q )) ) ) ) # ( !\RAM8|ram~159_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~23_q 
// ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~31_q )) ) ) )

	.dataa(!\RAM8|ram~31_q ),
	.datab(!\RAM8|ram~151_q ),
	.datac(!\RAM8|ram~23_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~159_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~649 .extended_lut = "off";
defparam \RAM8|ram~649 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM8|ram~649 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \RAM8|ram~653 (
// Equation(s):
// \RAM8|ram~653_combout  = ( \RAM8|ram~650_combout  & ( \RAM8|ram~649_combout  & ( (!\ROM1|memROM~28_combout ) # ((!\ROM1|memROM~8_combout  & (\RAM8|ram~651_combout )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~652_combout )))) ) ) ) # ( 
// !\RAM8|ram~650_combout  & ( \RAM8|ram~649_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~8_combout )) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~651_combout )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~652_combout ))))) 
// ) ) ) # ( \RAM8|ram~650_combout  & ( !\RAM8|ram~649_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout )) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~651_combout )) # (\ROM1|memROM~8_combout  & 
// ((\RAM8|ram~652_combout ))))) ) ) ) # ( !\RAM8|ram~650_combout  & ( !\RAM8|ram~649_combout  & ( (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~651_combout )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~652_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM8|ram~651_combout ),
	.datad(!\RAM8|ram~652_combout ),
	.datae(!\RAM8|ram~650_combout ),
	.dataf(!\RAM8|ram~649_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~653 .extended_lut = "off";
defparam \RAM8|ram~653 .lut_mask = 64'h041526378C9DAEBF;
defparam \RAM8|ram~653 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \RAM8|dado_out[6]~5 (
// Equation(s):
// \RAM8|dado_out[6]~5_combout  = ( !\ROM1|memROM~10_combout  & ( (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~653_combout )) # (\ROM1|memROM~27_combout  & (((\RAM8|ram~658_combout ))))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~663_combout )) # (\ROM1|memROM~27_combout  & (((\RAM8|ram~668_combout ))))) ) )

	.dataa(!\RAM8|dado_out~0_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM8|ram~663_combout ),
	.datad(!\RAM8|ram~668_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM8|ram~658_combout ),
	.datag(!\RAM8|ram~653_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out[6]~5 .extended_lut = "on";
defparam \RAM8|dado_out[6]~5 .lut_mask = 64'hAEAEAEBFBFBFAEBF;
defparam \RAM8|dado_out[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~14 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~14_combout  = ( \RAM4|dado_out[6]~7_combout  & ( \RAM8|dado_out[6]~5_combout  & ( \CPU|MUX1|saida_MUX[6]~6_combout  ) ) ) # ( !\RAM4|dado_out[6]~7_combout  & ( \RAM8|dado_out[6]~5_combout  & ( ((!\CPU|decoderInstru|saida~1_combout  
// & (!\key0|saida[6]~34_combout  & !\key0|saida[6]~20_combout ))) # (\CPU|MUX1|saida_MUX[6]~6_combout ) ) ) ) # ( \RAM4|dado_out[6]~7_combout  & ( !\RAM8|dado_out[6]~5_combout  & ( \CPU|MUX1|saida_MUX[6]~6_combout  ) ) ) # ( !\RAM4|dado_out[6]~7_combout  & 
// ( !\RAM8|dado_out[6]~5_combout  & ( \CPU|MUX1|saida_MUX[6]~6_combout  ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[6]~6_combout ),
	.datab(!\CPU|decoderInstru|saida~1_combout ),
	.datac(!\key0|saida[6]~34_combout ),
	.datad(!\key0|saida[6]~20_combout ),
	.datae(!\RAM4|dado_out[6]~7_combout ),
	.dataf(!\RAM8|dado_out[6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~14 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~14 .lut_mask = 64'h55555555D5555555;
defparam \CPU|MUX1|saida_MUX[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \key0|saida[5]~32 (
// Equation(s):
// \key0|saida[5]~32_combout  = ( \hab_key0~0_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~9_combout  & !\SW[5]~input_o )) # (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\hab_key0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[5]~32 .extended_lut = "off";
defparam \key0|saida[5]~32 .lut_mask = 64'h00000000C444C444;
defparam \key0|saida[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \key0|saida[4]~24 (
// Equation(s):
// \key0|saida[4]~24_combout  = ( \hab_key0~0_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~9_combout  & !\SW[4]~input_o )) # (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\hab_key0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[4]~24 .extended_lut = "off";
defparam \key0|saida[4]~24 .lut_mask = 64'h000000008A0A8A0A;
defparam \key0|saida[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N36
cyclonev_lcell_comb \RAM0|ram~101feeder (
// Equation(s):
// \RAM0|ram~101feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~101feeder .extended_lut = "off";
defparam \RAM0|ram~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \RAM0|ram~101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~101 .is_wysiwyg = "true";
defparam \RAM0|ram~101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N30
cyclonev_lcell_comb \RAM0|ram~85feeder (
// Equation(s):
// \RAM0|ram~85feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~85feeder .extended_lut = "off";
defparam \RAM0|ram~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N32
dffeas \RAM0|ram~85 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~85 .is_wysiwyg = "true";
defparam \RAM0|ram~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N7
dffeas \RAM0|ram~109 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~109 .is_wysiwyg = "true";
defparam \RAM0|ram~109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N42
cyclonev_lcell_comb \RAM0|ram~93feeder (
// Equation(s):
// \RAM0|ram~93feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~93feeder .extended_lut = "off";
defparam \RAM0|ram~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N44
dffeas \RAM0|ram~93 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~93 .is_wysiwyg = "true";
defparam \RAM0|ram~93 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N48
cyclonev_lcell_comb \RAM0|ram~618 (
// Equation(s):
// \RAM0|ram~618_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~109_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~93_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~101_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~85_q  ) ) )

	.dataa(!\RAM0|ram~101_q ),
	.datab(!\RAM0|ram~85_q ),
	.datac(!\RAM0|ram~109_q ),
	.datad(!\RAM0|ram~93_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~618 .extended_lut = "off";
defparam \RAM0|ram~618 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM0|ram~618 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N26
dffeas \RAM0|ram~245 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~245 .is_wysiwyg = "true";
defparam \RAM0|ram~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N37
dffeas \RAM0|ram~269 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~269 .is_wysiwyg = "true";
defparam \RAM0|ram~269 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N57
cyclonev_lcell_comb \RAM0|ram~253feeder (
// Equation(s):
// \RAM0|ram~253feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~253feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~253feeder .extended_lut = "off";
defparam \RAM0|ram~253feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~253feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N58
dffeas \RAM0|ram~253 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~253 .is_wysiwyg = "true";
defparam \RAM0|ram~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N23
dffeas \RAM0|ram~261 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~261 .is_wysiwyg = "true";
defparam \RAM0|ram~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \RAM0|ram~621 (
// Equation(s):
// \RAM0|ram~621_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~269_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~253_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~261_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~245_q  ) ) )

	.dataa(!\RAM0|ram~245_q ),
	.datab(!\RAM0|ram~269_q ),
	.datac(!\RAM0|ram~253_q ),
	.datad(!\RAM0|ram~261_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~621 .extended_lut = "off";
defparam \RAM0|ram~621 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM0|ram~621 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N56
dffeas \RAM0|ram~237 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~237 .is_wysiwyg = "true";
defparam \RAM0|ram~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N47
dffeas \RAM0|ram~213 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~213 .is_wysiwyg = "true";
defparam \RAM0|ram~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N14
dffeas \RAM0|ram~229 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~229 .is_wysiwyg = "true";
defparam \RAM0|ram~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N39
cyclonev_lcell_comb \RAM0|ram~221feeder (
// Equation(s):
// \RAM0|ram~221feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~221feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~221feeder .extended_lut = "off";
defparam \RAM0|ram~221feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~221feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N40
dffeas \RAM0|ram~221 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~221 .is_wysiwyg = "true";
defparam \RAM0|ram~221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N57
cyclonev_lcell_comb \RAM0|ram~620 (
// Equation(s):
// \RAM0|ram~620_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~237_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~221_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~229_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~213_q  ) ) )

	.dataa(!\RAM0|ram~237_q ),
	.datab(!\RAM0|ram~213_q ),
	.datac(!\RAM0|ram~229_q ),
	.datad(!\RAM0|ram~221_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~620 .extended_lut = "off";
defparam \RAM0|ram~620 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM0|ram~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N48
cyclonev_lcell_comb \RAM0|ram~125feeder (
// Equation(s):
// \RAM0|ram~125feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~125feeder .extended_lut = "off";
defparam \RAM0|ram~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N50
dffeas \RAM0|ram~125 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~125 .is_wysiwyg = "true";
defparam \RAM0|ram~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N25
dffeas \RAM0|ram~117 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~117 .is_wysiwyg = "true";
defparam \RAM0|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N21
cyclonev_lcell_comb \RAM0|ram~133feeder (
// Equation(s):
// \RAM0|ram~133feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~133feeder .extended_lut = "off";
defparam \RAM0|ram~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \RAM0|ram~133 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~133 .is_wysiwyg = "true";
defparam \RAM0|ram~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N17
dffeas \RAM0|ram~141 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~141 .is_wysiwyg = "true";
defparam \RAM0|ram~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N15
cyclonev_lcell_comb \RAM0|ram~619 (
// Equation(s):
// \RAM0|ram~619_combout  = ( \RAM0|ram~141_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~125_q ) ) ) ) # ( !\RAM0|ram~141_q  & ( \ROM1|memROM~9_combout  & ( (\RAM0|ram~125_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~141_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~117_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~133_q ))) ) ) ) # ( !\RAM0|ram~141_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM0|ram~117_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~133_q ))) ) ) )

	.dataa(!\RAM0|ram~125_q ),
	.datab(!\RAM0|ram~117_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM0|ram~133_q ),
	.datae(!\RAM0|ram~141_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~619 .extended_lut = "off";
defparam \RAM0|ram~619 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM0|ram~619 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \RAM0|ram~622 (
// Equation(s):
// \RAM0|ram~622_combout  = ( \RAM0|ram~620_combout  & ( \RAM0|ram~619_combout  & ( (!\ROM1|memROM~10_combout  & (((\ROM1|memROM~29_combout )) # (\RAM0|ram~618_combout ))) # (\ROM1|memROM~10_combout  & (((!\ROM1|memROM~29_combout ) # (\RAM0|ram~621_combout 
// )))) ) ) ) # ( !\RAM0|ram~620_combout  & ( \RAM0|ram~619_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM0|ram~618_combout  & (!\ROM1|memROM~29_combout ))) # (\ROM1|memROM~10_combout  & (((!\ROM1|memROM~29_combout ) # (\RAM0|ram~621_combout )))) ) ) ) # ( 
// \RAM0|ram~620_combout  & ( !\RAM0|ram~619_combout  & ( (!\ROM1|memROM~10_combout  & (((\ROM1|memROM~29_combout )) # (\RAM0|ram~618_combout ))) # (\ROM1|memROM~10_combout  & (((\ROM1|memROM~29_combout  & \RAM0|ram~621_combout )))) ) ) ) # ( 
// !\RAM0|ram~620_combout  & ( !\RAM0|ram~619_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM0|ram~618_combout  & (!\ROM1|memROM~29_combout ))) # (\ROM1|memROM~10_combout  & (((\ROM1|memROM~29_combout  & \RAM0|ram~621_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\RAM0|ram~618_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM0|ram~621_combout ),
	.datae(!\RAM0|ram~620_combout ),
	.dataf(!\RAM0|ram~619_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~622 .extended_lut = "off";
defparam \RAM0|ram~622 .lut_mask = 64'h20252A2F70757A7F;
defparam \RAM0|ram~622 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N37
dffeas \RAM0|ram~469 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~469 .is_wysiwyg = "true";
defparam \RAM0|ram~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \RAM0|ram~501 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~501 .is_wysiwyg = "true";
defparam \RAM0|ram~501 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N0
cyclonev_lcell_comb \RAM0|ram~341feeder (
// Equation(s):
// \RAM0|ram~341feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~341feeder .extended_lut = "off";
defparam \RAM0|ram~341feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~341feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N1
dffeas \RAM0|ram~341 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~341 .is_wysiwyg = "true";
defparam \RAM0|ram~341 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N3
cyclonev_lcell_comb \RAM0|ram~373feeder (
// Equation(s):
// \RAM0|ram~373feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~373feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~373feeder .extended_lut = "off";
defparam \RAM0|ram~373feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~373feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N4
dffeas \RAM0|ram~373 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~373 .is_wysiwyg = "true";
defparam \RAM0|ram~373 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \RAM0|ram~628 (
// Equation(s):
// \RAM0|ram~628_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~501_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~373_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~469_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~341_q  ) ) )

	.dataa(!\RAM0|ram~469_q ),
	.datab(!\RAM0|ram~501_q ),
	.datac(!\RAM0|ram~341_q ),
	.datad(!\RAM0|ram~373_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~628 .extended_lut = "off";
defparam \RAM0|ram~628 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM0|ram~628 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \RAM0|ram~509 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~509 .is_wysiwyg = "true";
defparam \RAM0|ram~509 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \RAM0|ram~477feeder (
// Equation(s):
// \RAM0|ram~477feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~477feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~477feeder .extended_lut = "off";
defparam \RAM0|ram~477feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~477feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N47
dffeas \RAM0|ram~477 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~477 .is_wysiwyg = "true";
defparam \RAM0|ram~477 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N33
cyclonev_lcell_comb \RAM0|ram~381feeder (
// Equation(s):
// \RAM0|ram~381feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~381feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~381feeder .extended_lut = "off";
defparam \RAM0|ram~381feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~381feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N34
dffeas \RAM0|ram~381 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~381 .is_wysiwyg = "true";
defparam \RAM0|ram~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N43
dffeas \RAM0|ram~349 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~349 .is_wysiwyg = "true";
defparam \RAM0|ram~349 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \RAM0|ram~630 (
// Equation(s):
// \RAM0|ram~630_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~509_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~381_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~477_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~349_q  ) ) )

	.dataa(!\RAM0|ram~509_q ),
	.datab(!\RAM0|ram~477_q ),
	.datac(!\RAM0|ram~381_q ),
	.datad(!\RAM0|ram~349_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~630 .extended_lut = "off";
defparam \RAM0|ram~630 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM0|ram~630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \RAM0|ram~485 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~485 .is_wysiwyg = "true";
defparam \RAM0|ram~485 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \RAM0|ram~389feeder (
// Equation(s):
// \RAM0|ram~389feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~389feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~389feeder .extended_lut = "off";
defparam \RAM0|ram~389feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~389feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N52
dffeas \RAM0|ram~389 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~389feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~389 .is_wysiwyg = "true";
defparam \RAM0|ram~389 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \RAM0|ram~357feeder (
// Equation(s):
// \RAM0|ram~357feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~357feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~357feeder .extended_lut = "off";
defparam \RAM0|ram~357feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~357feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \RAM0|ram~357 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~357 .is_wysiwyg = "true";
defparam \RAM0|ram~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \RAM0|ram~517 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~517 .is_wysiwyg = "true";
defparam \RAM0|ram~517 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \RAM0|ram~629 (
// Equation(s):
// \RAM0|ram~629_combout  = ( \RAM0|ram~517_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM0|ram~485_q ) ) ) ) # ( !\RAM0|ram~517_q  & ( \ROM1|memROM~29_combout  & ( (\RAM0|ram~485_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM0|ram~517_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM0|ram~357_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~389_q )) ) ) ) # ( !\RAM0|ram~517_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~10_combout  & 
// ((\RAM0|ram~357_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~389_q )) ) ) )

	.dataa(!\RAM0|ram~485_q ),
	.datab(!\RAM0|ram~389_q ),
	.datac(!\RAM0|ram~357_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~517_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~629 .extended_lut = "off";
defparam \RAM0|ram~629 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM0|ram~629 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas \RAM0|ram~525 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~525 .is_wysiwyg = "true";
defparam \RAM0|ram~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N4
dffeas \RAM0|ram~365 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~365 .is_wysiwyg = "true";
defparam \RAM0|ram~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N52
dffeas \RAM0|ram~397 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~397 .is_wysiwyg = "true";
defparam \RAM0|ram~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N59
dffeas \RAM0|ram~493 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~493 .is_wysiwyg = "true";
defparam \RAM0|ram~493 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \RAM0|ram~631 (
// Equation(s):
// \RAM0|ram~631_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~525_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~397_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~493_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~365_q  ) ) )

	.dataa(!\RAM0|ram~525_q ),
	.datab(!\RAM0|ram~365_q ),
	.datac(!\RAM0|ram~397_q ),
	.datad(!\RAM0|ram~493_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~631 .extended_lut = "off";
defparam \RAM0|ram~631 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM0|ram~631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \RAM0|ram~632 (
// Equation(s):
// \RAM0|ram~632_combout  = ( \RAM0|ram~629_combout  & ( \RAM0|ram~631_combout  & ( ((!\ROM1|memROM~9_combout  & (\RAM0|ram~628_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~630_combout )))) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM0|ram~629_combout 
//  & ( \RAM0|ram~631_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~628_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~630_combout ))))) # (\ROM1|memROM~27_combout  & (\ROM1|memROM~9_combout )) ) ) ) # ( 
// \RAM0|ram~629_combout  & ( !\RAM0|ram~631_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~628_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~630_combout ))))) # (\ROM1|memROM~27_combout  & (!\ROM1|memROM~9_combout )) 
// ) ) ) # ( !\RAM0|ram~629_combout  & ( !\RAM0|ram~631_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~628_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~630_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM0|ram~628_combout ),
	.datad(!\RAM0|ram~630_combout ),
	.datae(!\RAM0|ram~629_combout ),
	.dataf(!\RAM0|ram~631_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~632 .extended_lut = "off";
defparam \RAM0|ram~632 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RAM0|ram~632 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \RAM0|ram~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~69 .is_wysiwyg = "true";
defparam \RAM0|ram~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N1
dffeas \RAM0|ram~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~53 .is_wysiwyg = "true";
defparam \RAM0|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N40
dffeas \RAM0|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~37 .is_wysiwyg = "true";
defparam \RAM0|ram~37 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \RAM0|ram~21feeder (
// Equation(s):
// \RAM0|ram~21feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~21feeder .extended_lut = "off";
defparam \RAM0|ram~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N40
dffeas \RAM0|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~21 .is_wysiwyg = "true";
defparam \RAM0|ram~21 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \RAM0|ram~613 (
// Equation(s):
// \RAM0|ram~613_combout  = ( \RAM0|ram~21_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM0|ram~37_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~69_q )) ) ) ) # ( !\RAM0|ram~21_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~10_combout  & ((\RAM0|ram~37_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~69_q )) ) ) ) # ( \RAM0|ram~21_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~10_combout ) # (\RAM0|ram~53_q ) ) ) ) # ( !\RAM0|ram~21_q  & ( 
// !\ROM1|memROM~27_combout  & ( (\RAM0|ram~53_q  & \ROM1|memROM~10_combout ) ) ) )

	.dataa(!\RAM0|ram~69_q ),
	.datab(!\RAM0|ram~53_q ),
	.datac(!\RAM0|ram~37_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~21_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~613 .extended_lut = "off";
defparam \RAM0|ram~613 .lut_mask = 64'h0033FF330F550F55;
defparam \RAM0|ram~613 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N2
dffeas \RAM0|ram~77 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~77 .is_wysiwyg = "true";
defparam \RAM0|ram~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N43
dffeas \RAM0|ram~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~45 .is_wysiwyg = "true";
defparam \RAM0|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N44
dffeas \RAM0|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~29 .is_wysiwyg = "true";
defparam \RAM0|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N27
cyclonev_lcell_comb \RAM0|ram~61feeder (
// Equation(s):
// \RAM0|ram~61feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~61feeder .extended_lut = "off";
defparam \RAM0|ram~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N28
dffeas \RAM0|ram~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~61 .is_wysiwyg = "true";
defparam \RAM0|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N3
cyclonev_lcell_comb \RAM0|ram~615 (
// Equation(s):
// \RAM0|ram~615_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~77_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~61_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~45_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~29_q  ) ) )

	.dataa(!\RAM0|ram~77_q ),
	.datab(!\RAM0|ram~45_q ),
	.datac(!\RAM0|ram~29_q ),
	.datad(!\RAM0|ram~61_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~615 .extended_lut = "off";
defparam \RAM0|ram~615 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM0|ram~615 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N37
dffeas \RAM0|ram~197 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~197 .is_wysiwyg = "true";
defparam \RAM0|ram~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N16
dffeas \RAM0|ram~181 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~181 .is_wysiwyg = "true";
defparam \RAM0|ram~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N14
dffeas \RAM0|ram~165 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~165 .is_wysiwyg = "true";
defparam \RAM0|ram~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N41
dffeas \RAM0|ram~149 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~149 .is_wysiwyg = "true";
defparam \RAM0|ram~149 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N57
cyclonev_lcell_comb \RAM0|ram~614 (
// Equation(s):
// \RAM0|ram~614_combout  = ( \RAM0|ram~149_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM0|ram~165_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~197_q )) ) ) ) # ( !\RAM0|ram~149_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~10_combout  & ((\RAM0|ram~165_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~197_q )) ) ) ) # ( \RAM0|ram~149_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~10_combout ) # (\RAM0|ram~181_q ) ) ) ) # ( !\RAM0|ram~149_q  & ( 
// !\ROM1|memROM~27_combout  & ( (\RAM0|ram~181_q  & \ROM1|memROM~10_combout ) ) ) )

	.dataa(!\RAM0|ram~197_q ),
	.datab(!\RAM0|ram~181_q ),
	.datac(!\RAM0|ram~165_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~149_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~614 .extended_lut = "off";
defparam \RAM0|ram~614 .lut_mask = 64'h0033FF330F550F55;
defparam \RAM0|ram~614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N57
cyclonev_lcell_comb \RAM0|ram~173feeder (
// Equation(s):
// \RAM0|ram~173feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~173feeder .extended_lut = "off";
defparam \RAM0|ram~173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~173feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N58
dffeas \RAM0|ram~173 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~173 .is_wysiwyg = "true";
defparam \RAM0|ram~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N44
dffeas \RAM0|ram~205 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~205 .is_wysiwyg = "true";
defparam \RAM0|ram~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N17
dffeas \RAM0|ram~157 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~157 .is_wysiwyg = "true";
defparam \RAM0|ram~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N27
cyclonev_lcell_comb \RAM0|ram~189feeder (
// Equation(s):
// \RAM0|ram~189feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~189feeder .extended_lut = "off";
defparam \RAM0|ram~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N28
dffeas \RAM0|ram~189 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~189 .is_wysiwyg = "true";
defparam \RAM0|ram~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N45
cyclonev_lcell_comb \RAM0|ram~616 (
// Equation(s):
// \RAM0|ram~616_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~205_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~189_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~173_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~157_q  ) ) )

	.dataa(!\RAM0|ram~173_q ),
	.datab(!\RAM0|ram~205_q ),
	.datac(!\RAM0|ram~157_q ),
	.datad(!\RAM0|ram~189_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~616 .extended_lut = "off";
defparam \RAM0|ram~616 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM0|ram~616 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N15
cyclonev_lcell_comb \RAM0|ram~617 (
// Equation(s):
// \RAM0|ram~617_combout  = ( \RAM0|ram~614_combout  & ( \RAM0|ram~616_combout  & ( ((!\ROM1|memROM~9_combout  & (\RAM0|ram~613_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~615_combout )))) # (\ROM1|memROM~29_combout ) ) ) ) # ( !\RAM0|ram~614_combout 
//  & ( \RAM0|ram~616_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~613_combout  & (!\ROM1|memROM~29_combout ))) # (\ROM1|memROM~9_combout  & (((\RAM0|ram~615_combout ) # (\ROM1|memROM~29_combout )))) ) ) ) # ( \RAM0|ram~614_combout  & ( 
// !\RAM0|ram~616_combout  & ( (!\ROM1|memROM~9_combout  & (((\ROM1|memROM~29_combout )) # (\RAM0|ram~613_combout ))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout  & \RAM0|ram~615_combout )))) ) ) ) # ( !\RAM0|ram~614_combout  & ( 
// !\RAM0|ram~616_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~613_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~615_combout ))))) ) ) )

	.dataa(!\RAM0|ram~613_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM0|ram~615_combout ),
	.datae(!\RAM0|ram~614_combout ),
	.dataf(!\RAM0|ram~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~617 .extended_lut = "off";
defparam \RAM0|ram~617 .lut_mask = 64'h40704C7C43734F7F;
defparam \RAM0|ram~617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N26
dffeas \RAM0|ram~453 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~453 .is_wysiwyg = "true";
defparam \RAM0|ram~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N54
cyclonev_lcell_comb \RAM0|ram~421feeder (
// Equation(s):
// \RAM0|ram~421feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~421feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~421feeder .extended_lut = "off";
defparam \RAM0|ram~421feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~421feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N55
dffeas \RAM0|ram~421 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~421 .is_wysiwyg = "true";
defparam \RAM0|ram~421 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N3
cyclonev_lcell_comb \RAM0|ram~325feeder (
// Equation(s):
// \RAM0|ram~325feeder_combout  = \CPU|REGS|registrador~92_combout 

	.dataa(!\CPU|REGS|registrador~92_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~325feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~325feeder .extended_lut = "off";
defparam \RAM0|ram~325feeder .lut_mask = 64'h5555555555555555;
defparam \RAM0|ram~325feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N4
dffeas \RAM0|ram~325 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~325feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~325 .is_wysiwyg = "true";
defparam \RAM0|ram~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N36
cyclonev_lcell_comb \RAM0|ram~293feeder (
// Equation(s):
// \RAM0|ram~293feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~293feeder .extended_lut = "off";
defparam \RAM0|ram~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N38
dffeas \RAM0|ram~293 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~293 .is_wysiwyg = "true";
defparam \RAM0|ram~293 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N27
cyclonev_lcell_comb \RAM0|ram~624 (
// Equation(s):
// \RAM0|ram~624_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~453_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~421_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~325_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~293_q  ) ) )

	.dataa(!\RAM0|ram~453_q ),
	.datab(!\RAM0|ram~421_q ),
	.datac(!\RAM0|ram~325_q ),
	.datad(!\RAM0|ram~293_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~624 .extended_lut = "off";
defparam \RAM0|ram~624 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM0|ram~624 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N18
cyclonev_lcell_comb \RAM0|ram~285feeder (
// Equation(s):
// \RAM0|ram~285feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~285feeder .extended_lut = "off";
defparam \RAM0|ram~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N20
dffeas \RAM0|ram~285 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~285 .is_wysiwyg = "true";
defparam \RAM0|ram~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N8
dffeas \RAM0|ram~413 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~413 .is_wysiwyg = "true";
defparam \RAM0|ram~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N58
dffeas \RAM0|ram~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~317 .is_wysiwyg = "true";
defparam \RAM0|ram~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N47
dffeas \RAM0|ram~445 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~445 .is_wysiwyg = "true";
defparam \RAM0|ram~445 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \RAM0|ram~625 (
// Equation(s):
// \RAM0|ram~625_combout  = ( \RAM0|ram~445_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM0|ram~413_q ) ) ) ) # ( !\RAM0|ram~445_q  & ( \ROM1|memROM~29_combout  & ( (\RAM0|ram~413_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM0|ram~445_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM0|ram~285_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~317_q ))) ) ) ) # ( !\RAM0|ram~445_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~10_combout  & 
// (\RAM0|ram~285_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~317_q ))) ) ) )

	.dataa(!\RAM0|ram~285_q ),
	.datab(!\RAM0|ram~413_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM0|ram~317_q ),
	.datae(!\RAM0|ram~445_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~625 .extended_lut = "off";
defparam \RAM0|ram~625 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM0|ram~625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N50
dffeas \RAM0|ram~461 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~461 .is_wysiwyg = "true";
defparam \RAM0|ram~461 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N36
cyclonev_lcell_comb \RAM0|ram~301feeder (
// Equation(s):
// \RAM0|ram~301feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~301feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~301feeder .extended_lut = "off";
defparam \RAM0|ram~301feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~301feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N37
dffeas \RAM0|ram~301 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~301 .is_wysiwyg = "true";
defparam \RAM0|ram~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N24
cyclonev_lcell_comb \RAM0|ram~429feeder (
// Equation(s):
// \RAM0|ram~429feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~429feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~429feeder .extended_lut = "off";
defparam \RAM0|ram~429feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~429feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N25
dffeas \RAM0|ram~429 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~429 .is_wysiwyg = "true";
defparam \RAM0|ram~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N52
dffeas \RAM0|ram~333 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~333 .is_wysiwyg = "true";
defparam \RAM0|ram~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N51
cyclonev_lcell_comb \RAM0|ram~626 (
// Equation(s):
// \RAM0|ram~626_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~461_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~429_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~333_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~301_q  ) ) )

	.dataa(!\RAM0|ram~461_q ),
	.datab(!\RAM0|ram~301_q ),
	.datac(!\RAM0|ram~429_q ),
	.datad(!\RAM0|ram~333_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~626 .extended_lut = "off";
defparam \RAM0|ram~626 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM0|ram~626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N35
dffeas \RAM0|ram~309 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~309 .is_wysiwyg = "true";
defparam \RAM0|ram~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N25
dffeas \RAM0|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~277 .is_wysiwyg = "true";
defparam \RAM0|ram~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N2
dffeas \RAM0|ram~437 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~437 .is_wysiwyg = "true";
defparam \RAM0|ram~437 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N48
cyclonev_lcell_comb \RAM0|ram~405feeder (
// Equation(s):
// \RAM0|ram~405feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~405feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~405feeder .extended_lut = "off";
defparam \RAM0|ram~405feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~405feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N49
dffeas \RAM0|ram~405 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~405 .is_wysiwyg = "true";
defparam \RAM0|ram~405 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \RAM0|ram~623 (
// Equation(s):
// \RAM0|ram~623_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~437_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~405_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~309_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~277_q  ) ) )

	.dataa(!\RAM0|ram~309_q ),
	.datab(!\RAM0|ram~277_q ),
	.datac(!\RAM0|ram~437_q ),
	.datad(!\RAM0|ram~405_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~623 .extended_lut = "off";
defparam \RAM0|ram~623 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM0|ram~623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \RAM0|ram~627 (
// Equation(s):
// \RAM0|ram~627_combout  = ( \RAM0|ram~626_combout  & ( \RAM0|ram~623_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~27_combout )) # (\RAM0|ram~624_combout ))) # (\ROM1|memROM~9_combout  & (((\ROM1|memROM~27_combout ) # (\RAM0|ram~625_combout 
// )))) ) ) ) # ( !\RAM0|ram~626_combout  & ( \RAM0|ram~623_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~27_combout )) # (\RAM0|ram~624_combout ))) # (\ROM1|memROM~9_combout  & (((\RAM0|ram~625_combout  & !\ROM1|memROM~27_combout )))) ) ) ) # ( 
// \RAM0|ram~626_combout  & ( !\RAM0|ram~623_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~624_combout  & ((\ROM1|memROM~27_combout )))) # (\ROM1|memROM~9_combout  & (((\ROM1|memROM~27_combout ) # (\RAM0|ram~625_combout )))) ) ) ) # ( 
// !\RAM0|ram~626_combout  & ( !\RAM0|ram~623_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~624_combout  & ((\ROM1|memROM~27_combout )))) # (\ROM1|memROM~9_combout  & (((\RAM0|ram~625_combout  & !\ROM1|memROM~27_combout )))) ) ) )

	.dataa(!\RAM0|ram~624_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM0|ram~625_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~626_combout ),
	.dataf(!\RAM0|ram~623_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~627 .extended_lut = "off";
defparam \RAM0|ram~627 .lut_mask = 64'h03440377CF44CF77;
defparam \RAM0|ram~627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \RAM0|ram~633 (
// Equation(s):
// \RAM0|ram~633_combout  = ( \RAM0|ram~617_combout  & ( \RAM0|ram~627_combout  & ( (!\ROM1|memROM~28_combout ) # ((!\ROM1|memROM~8_combout  & (\RAM0|ram~622_combout )) # (\ROM1|memROM~8_combout  & ((\RAM0|ram~632_combout )))) ) ) ) # ( 
// !\RAM0|ram~617_combout  & ( \RAM0|ram~627_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout )) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM0|ram~622_combout )) # (\ROM1|memROM~8_combout  & ((\RAM0|ram~632_combout ))))) 
// ) ) ) # ( \RAM0|ram~617_combout  & ( !\RAM0|ram~627_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~8_combout )) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM0|ram~622_combout )) # (\ROM1|memROM~8_combout  & 
// ((\RAM0|ram~632_combout ))))) ) ) ) # ( !\RAM0|ram~617_combout  & ( !\RAM0|ram~627_combout  & ( (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout  & (\RAM0|ram~622_combout )) # (\ROM1|memROM~8_combout  & ((\RAM0|ram~632_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM0|ram~622_combout ),
	.datad(!\RAM0|ram~632_combout ),
	.datae(!\RAM0|ram~617_combout ),
	.dataf(!\RAM0|ram~627_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~633 .extended_lut = "off";
defparam \RAM0|ram~633 .lut_mask = 64'h04158C9D2637AEBF;
defparam \RAM0|ram~633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \key0|saida[4]~16 (
// Equation(s):
// \key0|saida[4]~16_combout  = ( !\RAM0|ram~633_combout  & ( \RAM0|dado_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM0|dado_out~1_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[4]~16 .extended_lut = "off";
defparam \key0|saida[4]~16 .lut_mask = 64'h00FF00FF00000000;
defparam \key0|saida[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[4]~0 (
// Equation(s):
// \CPU|MUX1|saida_MUX[4]~0_combout  = ( \CPU|decoderInstru|saida~1_combout  & ( \key0|saida[1]~8_combout  & ( \ROM1|memROM~29_combout  ) ) ) # ( \CPU|decoderInstru|saida~1_combout  & ( !\key0|saida[1]~8_combout  & ( \ROM1|memROM~29_combout  ) ) ) # ( 
// !\CPU|decoderInstru|saida~1_combout  & ( !\key0|saida[1]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(gnd),
	.datae(!\CPU|decoderInstru|saida~1_combout ),
	.dataf(!\key0|saida[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[4]~0 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[4]~0 .lut_mask = 64'hFFFF0F0F00000F0F;
defparam \CPU|MUX1|saida_MUX[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \RAM4|ram~213feeder (
// Equation(s):
// \RAM4|ram~213feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~213feeder .extended_lut = "off";
defparam \RAM4|ram~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N20
dffeas \RAM4|ram~213 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~213 .is_wysiwyg = "true";
defparam \RAM4|ram~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N44
dffeas \RAM4|ram~405 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~405 .is_wysiwyg = "true";
defparam \RAM4|ram~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \RAM4|ram~149 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~149 .is_wysiwyg = "true";
defparam \RAM4|ram~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N34
dffeas \RAM4|ram~469 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~469 .is_wysiwyg = "true";
defparam \RAM4|ram~469 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N18
cyclonev_lcell_comb \RAM4|ram~623 (
// Equation(s):
// \RAM4|ram~623_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~469_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~213_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~405_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~149_q  ) ) )

	.dataa(!\RAM4|ram~213_q ),
	.datab(!\RAM4|ram~405_q ),
	.datac(!\RAM4|ram~149_q ),
	.datad(!\RAM4|ram~469_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~623 .extended_lut = "off";
defparam \RAM4|ram~623 .lut_mask = 64'h0F0F3333555500FF;
defparam \RAM4|ram~623 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N58
dffeas \RAM4|ram~229 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~229 .is_wysiwyg = "true";
defparam \RAM4|ram~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N49
dffeas \RAM4|ram~165 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~165 .is_wysiwyg = "true";
defparam \RAM4|ram~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N11
dffeas \RAM4|ram~421 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~421 .is_wysiwyg = "true";
defparam \RAM4|ram~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N44
dffeas \RAM4|ram~485 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~485 .is_wysiwyg = "true";
defparam \RAM4|ram~485 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \RAM4|ram~625 (
// Equation(s):
// \RAM4|ram~625_combout  = ( \RAM4|ram~485_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~229_q ) ) ) ) # ( !\RAM4|ram~485_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~229_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~485_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~165_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~421_q ))) ) ) ) # ( !\RAM4|ram~485_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & 
// (\RAM4|ram~165_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~421_q ))) ) ) )

	.dataa(!\RAM4|ram~229_q ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM4|ram~165_q ),
	.datad(!\RAM4|ram~421_q ),
	.datae(!\RAM4|ram~485_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~625 .extended_lut = "off";
defparam \RAM4|ram~625 .lut_mask = 64'h0C3F0C3F44447777;
defparam \RAM4|ram~625 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \RAM4|ram~501feeder (
// Equation(s):
// \RAM4|ram~501feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~501feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~501feeder .extended_lut = "off";
defparam \RAM4|ram~501feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~501feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N35
dffeas \RAM4|ram~501 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~501 .is_wysiwyg = "true";
defparam \RAM4|ram~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N46
dffeas \RAM4|ram~245 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~245 .is_wysiwyg = "true";
defparam \RAM4|ram~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N50
dffeas \RAM4|ram~437 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~437 .is_wysiwyg = "true";
defparam \RAM4|ram~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N4
dffeas \RAM4|ram~181 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~181 .is_wysiwyg = "true";
defparam \RAM4|ram~181 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \RAM4|ram~624 (
// Equation(s):
// \RAM4|ram~624_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~501_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~245_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~437_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~181_q  ) ) )

	.dataa(!\RAM4|ram~501_q ),
	.datab(!\RAM4|ram~245_q ),
	.datac(!\RAM4|ram~437_q ),
	.datad(!\RAM4|ram~181_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~624 .extended_lut = "off";
defparam \RAM4|ram~624 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM4|ram~624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N5
dffeas \RAM4|ram~453 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~453 .is_wysiwyg = "true";
defparam \RAM4|ram~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N8
dffeas \RAM4|ram~517 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~517 .is_wysiwyg = "true";
defparam \RAM4|ram~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N44
dffeas \RAM4|ram~261 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~261 .is_wysiwyg = "true";
defparam \RAM4|ram~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N47
dffeas \RAM4|ram~197 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~197 .is_wysiwyg = "true";
defparam \RAM4|ram~197 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \RAM4|ram~626 (
// Equation(s):
// \RAM4|ram~626_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~517_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~261_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~453_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~197_q  ) ) )

	.dataa(!\RAM4|ram~453_q ),
	.datab(!\RAM4|ram~517_q ),
	.datac(!\RAM4|ram~261_q ),
	.datad(!\RAM4|ram~197_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~626 .extended_lut = "off";
defparam \RAM4|ram~626 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM4|ram~626 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \RAM4|ram~627 (
// Equation(s):
// \RAM4|ram~627_combout  = ( \RAM4|ram~624_combout  & ( \RAM4|ram~626_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM4|ram~623_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~625_combout )))) # (\ROM1|memROM~10_combout ) ) ) ) # ( 
// !\RAM4|ram~624_combout  & ( \RAM4|ram~626_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~623_combout  & (!\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM4|ram~625_combout ) # (\ROM1|memROM~10_combout )))) ) ) ) # ( 
// \RAM4|ram~624_combout  & ( !\RAM4|ram~626_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~10_combout )) # (\RAM4|ram~623_combout ))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout  & \RAM4|ram~625_combout )))) ) ) ) # ( 
// !\RAM4|ram~624_combout  & ( !\RAM4|ram~626_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~623_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~625_combout ))))) ) ) )

	.dataa(!\RAM4|ram~623_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM4|ram~625_combout ),
	.datae(!\RAM4|ram~624_combout ),
	.dataf(!\RAM4|ram~626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~627 .extended_lut = "off";
defparam \RAM4|ram~627 .lut_mask = 64'h40704C7C43734F7F;
defparam \RAM4|ram~627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N27
cyclonev_lcell_comb \RAM4|ram~381feeder (
// Equation(s):
// \RAM4|ram~381feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~381feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~381feeder .extended_lut = "off";
defparam \RAM4|ram~381feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~381feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \RAM4|ram~381 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~381 .is_wysiwyg = "true";
defparam \RAM4|ram~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \RAM4|ram~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~317 .is_wysiwyg = "true";
defparam \RAM4|ram~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \RAM4|ram~125feeder (
// Equation(s):
// \RAM4|ram~125feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~125feeder .extended_lut = "off";
defparam \RAM4|ram~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N50
dffeas \RAM4|ram~125 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~125 .is_wysiwyg = "true";
defparam \RAM4|ram~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N22
dffeas \RAM4|ram~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~61 .is_wysiwyg = "true";
defparam \RAM4|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \RAM4|ram~619 (
// Equation(s):
// \RAM4|ram~619_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~381_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~125_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~317_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~61_q  ) ) )

	.dataa(!\RAM4|ram~381_q ),
	.datab(!\RAM4|ram~317_q ),
	.datac(!\RAM4|ram~125_q ),
	.datad(!\RAM4|ram~61_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~619 .extended_lut = "off";
defparam \RAM4|ram~619 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM4|ram~619 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N31
dffeas \RAM4|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~29 .is_wysiwyg = "true";
defparam \RAM4|ram~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N20
dffeas \RAM4|ram~349 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~349 .is_wysiwyg = "true";
defparam \RAM4|ram~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N38
dffeas \RAM4|ram~93 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~93 .is_wysiwyg = "true";
defparam \RAM4|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N33
cyclonev_lcell_comb \RAM4|ram~285feeder (
// Equation(s):
// \RAM4|ram~285feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~285feeder .extended_lut = "off";
defparam \RAM4|ram~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N34
dffeas \RAM4|ram~285 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~285 .is_wysiwyg = "true";
defparam \RAM4|ram~285 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \RAM4|ram~618 (
// Equation(s):
// \RAM4|ram~618_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~349_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~93_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~285_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~29_q  ) ) )

	.dataa(!\RAM4|ram~29_q ),
	.datab(!\RAM4|ram~349_q ),
	.datac(!\RAM4|ram~93_q ),
	.datad(!\RAM4|ram~285_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~618 .extended_lut = "off";
defparam \RAM4|ram~618 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM4|ram~618 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N37
dffeas \RAM4|ram~301 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~301 .is_wysiwyg = "true";
defparam \RAM4|ram~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N25
dffeas \RAM4|ram~365 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~365 .is_wysiwyg = "true";
defparam \RAM4|ram~365 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \RAM4|ram~109feeder (
// Equation(s):
// \RAM4|ram~109feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~109feeder .extended_lut = "off";
defparam \RAM4|ram~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \RAM4|ram~109 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~109 .is_wysiwyg = "true";
defparam \RAM4|ram~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N32
dffeas \RAM4|ram~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~45 .is_wysiwyg = "true";
defparam \RAM4|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \RAM4|ram~620 (
// Equation(s):
// \RAM4|ram~620_combout  = ( \RAM4|ram~45_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~109_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~365_q )) ) ) ) # ( !\RAM4|ram~45_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM4|ram~109_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~365_q )) ) ) ) # ( \RAM4|ram~45_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout ) # (\RAM4|ram~301_q ) ) ) ) # ( !\RAM4|ram~45_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~301_q  & \ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~301_q ),
	.datab(!\RAM4|ram~365_q ),
	.datac(!\RAM4|ram~109_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~45_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~620 .extended_lut = "off";
defparam \RAM4|ram~620 .lut_mask = 64'h0055FF550F330F33;
defparam \RAM4|ram~620 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N10
dffeas \RAM4|ram~333 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~333 .is_wysiwyg = "true";
defparam \RAM4|ram~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N14
dffeas \RAM4|ram~141 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~141 .is_wysiwyg = "true";
defparam \RAM4|ram~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N50
dffeas \RAM4|ram~77 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~77 .is_wysiwyg = "true";
defparam \RAM4|ram~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N8
dffeas \RAM4|ram~397 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~397 .is_wysiwyg = "true";
defparam \RAM4|ram~397 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \RAM4|ram~621 (
// Equation(s):
// \RAM4|ram~621_combout  = ( \RAM4|ram~397_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~28_combout ) # (\RAM4|ram~333_q ) ) ) ) # ( !\RAM4|ram~397_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~333_q  & !\ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM4|ram~397_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM4|ram~77_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~141_q )) ) ) ) # ( !\RAM4|ram~397_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~28_combout  & 
// ((\RAM4|ram~77_q ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~141_q )) ) ) )

	.dataa(!\RAM4|ram~333_q ),
	.datab(!\RAM4|ram~141_q ),
	.datac(!\RAM4|ram~77_q ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM4|ram~397_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~621 .extended_lut = "off";
defparam \RAM4|ram~621 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM4|ram~621 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \RAM4|ram~622 (
// Equation(s):
// \RAM4|ram~622_combout  = ( \RAM4|ram~620_combout  & ( \RAM4|ram~621_combout  & ( ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~618_combout ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~619_combout ))) # (\ROM1|memROM~27_combout ) ) ) ) # ( 
// !\RAM4|ram~620_combout  & ( \RAM4|ram~621_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & ((\RAM4|ram~618_combout )))) # (\ROM1|memROM~10_combout  & (((\RAM4|ram~619_combout )) # (\ROM1|memROM~27_combout ))) ) ) ) # ( 
// \RAM4|ram~620_combout  & ( !\RAM4|ram~621_combout  & ( (!\ROM1|memROM~10_combout  & (((\RAM4|ram~618_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & (\RAM4|ram~619_combout ))) ) ) ) # ( 
// !\RAM4|ram~620_combout  & ( !\RAM4|ram~621_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~618_combout ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~619_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~619_combout ),
	.datad(!\RAM4|ram~618_combout ),
	.datae(!\RAM4|ram~620_combout ),
	.dataf(!\RAM4|ram~621_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~622 .extended_lut = "off";
defparam \RAM4|ram~622 .lut_mask = 64'h048C26AE159D37BF;
defparam \RAM4|ram~622 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N31
dffeas \RAM4|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~277 .is_wysiwyg = "true";
defparam \RAM4|ram~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \RAM4|ram~341 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~341 .is_wysiwyg = "true";
defparam \RAM4|ram~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \RAM4|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~21 .is_wysiwyg = "true";
defparam \RAM4|ram~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N43
dffeas \RAM4|ram~85 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~85 .is_wysiwyg = "true";
defparam \RAM4|ram~85 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \RAM4|ram~613 (
// Equation(s):
// \RAM4|ram~613_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~341_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~85_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~277_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~21_q  ) ) )

	.dataa(!\RAM4|ram~277_q ),
	.datab(!\RAM4|ram~341_q ),
	.datac(!\RAM4|ram~21_q ),
	.datad(!\RAM4|ram~85_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~613 .extended_lut = "off";
defparam \RAM4|ram~613 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM4|ram~613 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N50
dffeas \RAM4|ram~101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~101 .is_wysiwyg = "true";
defparam \RAM4|ram~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N11
dffeas \RAM4|ram~293 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~293 .is_wysiwyg = "true";
defparam \RAM4|ram~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \RAM4|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~37 .is_wysiwyg = "true";
defparam \RAM4|ram~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \RAM4|ram~357 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~357 .is_wysiwyg = "true";
defparam \RAM4|ram~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \RAM4|ram~615 (
// Equation(s):
// \RAM4|ram~615_combout  = ( \RAM4|ram~357_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~101_q ) ) ) ) # ( !\RAM4|ram~357_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~101_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~357_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~37_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~293_q )) ) ) ) # ( !\RAM4|ram~357_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~37_q 
// ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~293_q )) ) ) )

	.dataa(!\RAM4|ram~101_q ),
	.datab(!\RAM4|ram~293_q ),
	.datac(!\RAM4|ram~37_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~357_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~615 .extended_lut = "off";
defparam \RAM4|ram~615 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM4|ram~615 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \RAM4|ram~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~53 .is_wysiwyg = "true";
defparam \RAM4|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \RAM4|ram~373 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~373 .is_wysiwyg = "true";
defparam \RAM4|ram~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \RAM4|ram~117 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~117 .is_wysiwyg = "true";
defparam \RAM4|ram~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \RAM4|ram~309 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~309 .is_wysiwyg = "true";
defparam \RAM4|ram~309 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \RAM4|ram~614 (
// Equation(s):
// \RAM4|ram~614_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~373_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~117_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~309_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~53_q  ) ) )

	.dataa(!\RAM4|ram~53_q ),
	.datab(!\RAM4|ram~373_q ),
	.datac(!\RAM4|ram~117_q ),
	.datad(!\RAM4|ram~309_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~614 .extended_lut = "off";
defparam \RAM4|ram~614 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM4|ram~614 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N38
dffeas \RAM4|ram~133 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~133 .is_wysiwyg = "true";
defparam \RAM4|ram~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N13
dffeas \RAM4|ram~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~69 .is_wysiwyg = "true";
defparam \RAM4|ram~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N32
dffeas \RAM4|ram~389 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~389 .is_wysiwyg = "true";
defparam \RAM4|ram~389 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \RAM4|ram~325 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~325 .is_wysiwyg = "true";
defparam \RAM4|ram~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N33
cyclonev_lcell_comb \RAM4|ram~616 (
// Equation(s):
// \RAM4|ram~616_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~389_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~133_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~325_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~69_q  ) ) )

	.dataa(!\RAM4|ram~133_q ),
	.datab(!\RAM4|ram~69_q ),
	.datac(!\RAM4|ram~389_q ),
	.datad(!\RAM4|ram~325_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~616 .extended_lut = "off";
defparam \RAM4|ram~616 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM4|ram~616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \RAM4|ram~617 (
// Equation(s):
// \RAM4|ram~617_combout  = ( \RAM4|ram~614_combout  & ( \RAM4|ram~616_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM4|ram~613_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~615_combout )))) # (\ROM1|memROM~10_combout ) ) ) ) # ( 
// !\RAM4|ram~614_combout  & ( \RAM4|ram~616_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~613_combout  & (!\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM4|ram~615_combout ) # (\ROM1|memROM~10_combout )))) ) ) ) # ( 
// \RAM4|ram~614_combout  & ( !\RAM4|ram~616_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~10_combout )) # (\RAM4|ram~613_combout ))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout  & \RAM4|ram~615_combout )))) ) ) ) # ( 
// !\RAM4|ram~614_combout  & ( !\RAM4|ram~616_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~613_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~615_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM4|ram~613_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM4|ram~615_combout ),
	.datae(!\RAM4|ram~614_combout ),
	.dataf(!\RAM4|ram~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~617 .extended_lut = "off";
defparam \RAM4|ram~617 .lut_mask = 64'h20702A7A25752F7F;
defparam \RAM4|ram~617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N46
dffeas \RAM4|ram~173 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~173 .is_wysiwyg = "true";
defparam \RAM4|ram~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \RAM4|ram~205 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~205 .is_wysiwyg = "true";
defparam \RAM4|ram~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N23
dffeas \RAM4|ram~189 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~189 .is_wysiwyg = "true";
defparam \RAM4|ram~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N5
dffeas \RAM4|ram~157 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~157 .is_wysiwyg = "true";
defparam \RAM4|ram~157 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N45
cyclonev_lcell_comb \RAM4|ram~628 (
// Equation(s):
// \RAM4|ram~628_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~205_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~189_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~173_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~157_q  ) ) )

	.dataa(!\RAM4|ram~173_q ),
	.datab(!\RAM4|ram~205_q ),
	.datac(!\RAM4|ram~189_q ),
	.datad(!\RAM4|ram~157_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~628 .extended_lut = "off";
defparam \RAM4|ram~628 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM4|ram~628 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \RAM4|ram~253 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~253 .is_wysiwyg = "true";
defparam \RAM4|ram~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N20
dffeas \RAM4|ram~269 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~269 .is_wysiwyg = "true";
defparam \RAM4|ram~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N50
dffeas \RAM4|ram~237 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~237 .is_wysiwyg = "true";
defparam \RAM4|ram~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N58
dffeas \RAM4|ram~221 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~221 .is_wysiwyg = "true";
defparam \RAM4|ram~221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \RAM4|ram~630 (
// Equation(s):
// \RAM4|ram~630_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM4|ram~269_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM4|ram~237_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM4|ram~253_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM4|ram~221_q  ) ) )

	.dataa(!\RAM4|ram~253_q ),
	.datab(!\RAM4|ram~269_q ),
	.datac(!\RAM4|ram~237_q ),
	.datad(!\RAM4|ram~221_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~630 .extended_lut = "off";
defparam \RAM4|ram~630 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM4|ram~630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \RAM4|ram~493feeder (
// Equation(s):
// \RAM4|ram~493feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~493feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~493feeder .extended_lut = "off";
defparam \RAM4|ram~493feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~493feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N49
dffeas \RAM4|ram~493 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~493feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~493 .is_wysiwyg = "true";
defparam \RAM4|ram~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N44
dffeas \RAM4|ram~477 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~477 .is_wysiwyg = "true";
defparam \RAM4|ram~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N50
dffeas \RAM4|ram~509 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~509 .is_wysiwyg = "true";
defparam \RAM4|ram~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N59
dffeas \RAM4|ram~525 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~525 .is_wysiwyg = "true";
defparam \RAM4|ram~525 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \RAM4|ram~631 (
// Equation(s):
// \RAM4|ram~631_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~525_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~509_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~493_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~477_q  ) ) )

	.dataa(!\RAM4|ram~493_q ),
	.datab(!\RAM4|ram~477_q ),
	.datac(!\RAM4|ram~509_q ),
	.datad(!\RAM4|ram~525_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~631 .extended_lut = "off";
defparam \RAM4|ram~631 .lut_mask = 64'h333355550F0F00FF;
defparam \RAM4|ram~631 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \RAM4|ram~445feeder (
// Equation(s):
// \RAM4|ram~445feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~445feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~445feeder .extended_lut = "off";
defparam \RAM4|ram~445feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~445feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N28
dffeas \RAM4|ram~445 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~445 .is_wysiwyg = "true";
defparam \RAM4|ram~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N32
dffeas \RAM4|ram~461 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~461 .is_wysiwyg = "true";
defparam \RAM4|ram~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N44
dffeas \RAM4|ram~429 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~429 .is_wysiwyg = "true";
defparam \RAM4|ram~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N38
dffeas \RAM4|ram~413 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~413 .is_wysiwyg = "true";
defparam \RAM4|ram~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \RAM4|ram~629 (
// Equation(s):
// \RAM4|ram~629_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~461_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~445_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~429_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~413_q  ) ) )

	.dataa(!\RAM4|ram~445_q ),
	.datab(!\RAM4|ram~461_q ),
	.datac(!\RAM4|ram~429_q ),
	.datad(!\RAM4|ram~413_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~629 .extended_lut = "off";
defparam \RAM4|ram~629 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM4|ram~629 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \RAM4|ram~632 (
// Equation(s):
// \RAM4|ram~632_combout  = ( \RAM4|ram~631_combout  & ( \RAM4|ram~629_combout  & ( ((!\ROM1|memROM~28_combout  & (\RAM4|ram~628_combout )) # (\ROM1|memROM~28_combout  & ((\RAM4|ram~630_combout )))) # (\ROM1|memROM~8_combout ) ) ) ) # ( 
// !\RAM4|ram~631_combout  & ( \RAM4|ram~629_combout  & ( (!\ROM1|memROM~28_combout  & (((\RAM4|ram~628_combout )) # (\ROM1|memROM~8_combout ))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~8_combout  & ((\RAM4|ram~630_combout )))) ) ) ) # ( 
// \RAM4|ram~631_combout  & ( !\RAM4|ram~629_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~8_combout  & (\RAM4|ram~628_combout ))) # (\ROM1|memROM~28_combout  & (((\RAM4|ram~630_combout )) # (\ROM1|memROM~8_combout ))) ) ) ) # ( 
// !\RAM4|ram~631_combout  & ( !\RAM4|ram~629_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM4|ram~628_combout )) # (\ROM1|memROM~28_combout  & ((\RAM4|ram~630_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM4|ram~628_combout ),
	.datad(!\RAM4|ram~630_combout ),
	.datae(!\RAM4|ram~631_combout ),
	.dataf(!\RAM4|ram~629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~632 .extended_lut = "off";
defparam \RAM4|ram~632 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \RAM4|ram~632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \RAM4|ram~633 (
// Equation(s):
// \RAM4|ram~633_combout  = ( \RAM4|ram~617_combout  & ( \RAM4|ram~632_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout ) # ((\RAM4|ram~622_combout )))) # (\ROM1|memROM~29_combout  & (((\RAM4|ram~627_combout )) # (\ROM1|memROM~9_combout 
// ))) ) ) ) # ( !\RAM4|ram~617_combout  & ( \RAM4|ram~632_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~9_combout  & ((\RAM4|ram~622_combout )))) # (\ROM1|memROM~29_combout  & (((\RAM4|ram~627_combout )) # (\ROM1|memROM~9_combout ))) ) ) ) # ( 
// \RAM4|ram~617_combout  & ( !\RAM4|ram~632_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout ) # ((\RAM4|ram~622_combout )))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & (\RAM4|ram~627_combout ))) ) ) ) # ( 
// !\RAM4|ram~617_combout  & ( !\RAM4|ram~632_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~9_combout  & ((\RAM4|ram~622_combout )))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & (\RAM4|ram~627_combout ))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM4|ram~627_combout ),
	.datad(!\RAM4|ram~622_combout ),
	.datae(!\RAM4|ram~617_combout ),
	.dataf(!\RAM4|ram~632_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~633 .extended_lut = "off";
defparam \RAM4|ram~633 .lut_mask = 64'h04268CAE15379DBF;
defparam \RAM4|ram~633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \RAM4|dado_out[4]~5 (
// Equation(s):
// \RAM4|dado_out[4]~5_combout  = ( \RAM4|dado_out~0_combout  & ( !\RAM4|ram~633_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM4|dado_out~0_combout ),
	.dataf(!\RAM4|ram~633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[4]~5 .extended_lut = "off";
defparam \RAM4|dado_out[4]~5 .lut_mask = 64'h0000FFFF00000000;
defparam \RAM4|dado_out[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N32
dffeas \RAM8|ram~517 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~517 .is_wysiwyg = "true";
defparam \RAM8|ram~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N47
dffeas \RAM8|ram~461 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~461 .is_wysiwyg = "true";
defparam \RAM8|ram~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N14
dffeas \RAM8|ram~525 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~525 .is_wysiwyg = "true";
defparam \RAM8|ram~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N43
dffeas \RAM8|ram~453 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~453 .is_wysiwyg = "true";
defparam \RAM8|ram~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \RAM8|ram~627 (
// Equation(s):
// \RAM8|ram~627_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~525_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~461_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~517_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~453_q  ) ) )

	.dataa(!\RAM8|ram~517_q ),
	.datab(!\RAM8|ram~461_q ),
	.datac(!\RAM8|ram~525_q ),
	.datad(!\RAM8|ram~453_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~627 .extended_lut = "off";
defparam \RAM8|ram~627 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM8|ram~627 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N5
dffeas \RAM8|ram~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~69 .is_wysiwyg = "true";
defparam \RAM8|ram~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N17
dffeas \RAM8|ram~141 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~141 .is_wysiwyg = "true";
defparam \RAM8|ram~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N56
dffeas \RAM8|ram~77 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~77 .is_wysiwyg = "true";
defparam \RAM8|ram~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N57
cyclonev_lcell_comb \RAM8|ram~133feeder (
// Equation(s):
// \RAM8|ram~133feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~133feeder .extended_lut = "off";
defparam \RAM8|ram~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N58
dffeas \RAM8|ram~133 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~133 .is_wysiwyg = "true";
defparam \RAM8|ram~133 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N57
cyclonev_lcell_comb \RAM8|ram~624 (
// Equation(s):
// \RAM8|ram~624_combout  = ( \RAM8|ram~133_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~28_combout  & ((\RAM8|ram~77_q ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~141_q )) ) ) ) # ( !\RAM8|ram~133_q  & ( \ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~28_combout  & ((\RAM8|ram~77_q ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~141_q )) ) ) ) # ( \RAM8|ram~133_q  & ( !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~28_combout ) # (\RAM8|ram~69_q ) ) ) ) # ( !\RAM8|ram~133_q  & ( 
// !\ROM1|memROM~9_combout  & ( (\RAM8|ram~69_q  & !\ROM1|memROM~28_combout ) ) ) )

	.dataa(!\RAM8|ram~69_q ),
	.datab(!\RAM8|ram~141_q ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\RAM8|ram~77_q ),
	.datae(!\RAM8|ram~133_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~624 .extended_lut = "off";
defparam \RAM8|ram~624 .lut_mask = 64'h50505F5F03F303F3;
defparam \RAM8|ram~624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N38
dffeas \RAM8|ram~389 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~389 .is_wysiwyg = "true";
defparam \RAM8|ram~389 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N47
dffeas \RAM8|ram~333 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~333 .is_wysiwyg = "true";
defparam \RAM8|ram~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \RAM8|ram~397 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~397 .is_wysiwyg = "true";
defparam \RAM8|ram~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N10
dffeas \RAM8|ram~325 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~325 .is_wysiwyg = "true";
defparam \RAM8|ram~325 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \RAM8|ram~625 (
// Equation(s):
// \RAM8|ram~625_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~397_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~333_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~389_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~325_q  ) ) )

	.dataa(!\RAM8|ram~389_q ),
	.datab(!\RAM8|ram~333_q ),
	.datac(!\RAM8|ram~397_q ),
	.datad(!\RAM8|ram~325_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~625 .extended_lut = "off";
defparam \RAM8|ram~625 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM8|ram~625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N26
dffeas \RAM8|ram~269 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~269 .is_wysiwyg = "true";
defparam \RAM8|ram~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N59
dffeas \RAM8|ram~261 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~261 .is_wysiwyg = "true";
defparam \RAM8|ram~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \RAM8|ram~197feeder (
// Equation(s):
// \RAM8|ram~197feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~197feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~197feeder .extended_lut = "off";
defparam \RAM8|ram~197feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~197feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N31
dffeas \RAM8|ram~197 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~197 .is_wysiwyg = "true";
defparam \RAM8|ram~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \RAM8|ram~205 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~205 .is_wysiwyg = "true";
defparam \RAM8|ram~205 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N27
cyclonev_lcell_comb \RAM8|ram~626 (
// Equation(s):
// \RAM8|ram~626_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~269_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~261_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM8|ram~205_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~197_q  ) ) )

	.dataa(!\RAM8|ram~269_q ),
	.datab(!\RAM8|ram~261_q ),
	.datac(!\RAM8|ram~197_q ),
	.datad(!\RAM8|ram~205_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~626 .extended_lut = "off";
defparam \RAM8|ram~626 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM8|ram~626 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N21
cyclonev_lcell_comb \RAM8|ram~628 (
// Equation(s):
// \RAM8|ram~628_combout  = ( \RAM8|ram~625_combout  & ( \RAM8|ram~626_combout  & ( (!\ROM1|memROM~8_combout  & (((\ROM1|memROM~29_combout ) # (\RAM8|ram~624_combout )))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~29_combout )) # (\RAM8|ram~627_combout 
// ))) ) ) ) # ( !\RAM8|ram~625_combout  & ( \RAM8|ram~626_combout  & ( (!\ROM1|memROM~8_combout  & (((\ROM1|memROM~29_combout ) # (\RAM8|ram~624_combout )))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~627_combout  & ((\ROM1|memROM~29_combout )))) ) ) ) # ( 
// \RAM8|ram~625_combout  & ( !\RAM8|ram~626_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM8|ram~624_combout  & !\ROM1|memROM~29_combout )))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~29_combout )) # (\RAM8|ram~627_combout ))) ) ) ) # ( 
// !\RAM8|ram~625_combout  & ( !\RAM8|ram~626_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM8|ram~624_combout  & !\ROM1|memROM~29_combout )))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~627_combout  & ((\ROM1|memROM~29_combout )))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\RAM8|ram~627_combout ),
	.datac(!\RAM8|ram~624_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\RAM8|ram~625_combout ),
	.dataf(!\RAM8|ram~626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~628 .extended_lut = "off";
defparam \RAM8|ram~628 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \RAM8|ram~628 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N26
dffeas \RAM8|ram~309 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~309 .is_wysiwyg = "true";
defparam \RAM8|ram~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N14
dffeas \RAM8|ram~437 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~437 .is_wysiwyg = "true";
defparam \RAM8|ram~437 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N15
cyclonev_lcell_comb \RAM8|ram~181feeder (
// Equation(s):
// \RAM8|ram~181feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~181feeder .extended_lut = "off";
defparam \RAM8|ram~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N16
dffeas \RAM8|ram~181 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~181 .is_wysiwyg = "true";
defparam \RAM8|ram~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N20
dffeas \RAM8|ram~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~53 .is_wysiwyg = "true";
defparam \RAM8|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N15
cyclonev_lcell_comb \RAM8|ram~619 (
// Equation(s):
// \RAM8|ram~619_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~437_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~309_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM8|ram~181_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM8|ram~53_q  ) ) )

	.dataa(!\RAM8|ram~309_q ),
	.datab(!\RAM8|ram~437_q ),
	.datac(!\RAM8|ram~181_q ),
	.datad(!\RAM8|ram~53_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~619 .extended_lut = "off";
defparam \RAM8|ram~619 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM8|ram~619 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N57
cyclonev_lcell_comb \RAM8|ram~189feeder (
// Equation(s):
// \RAM8|ram~189feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~189feeder .extended_lut = "off";
defparam \RAM8|ram~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N58
dffeas \RAM8|ram~189 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~189 .is_wysiwyg = "true";
defparam \RAM8|ram~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \RAM8|ram~445 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~445 .is_wysiwyg = "true";
defparam \RAM8|ram~445 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N51
cyclonev_lcell_comb \RAM8|ram~61feeder (
// Equation(s):
// \RAM8|ram~61feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~61feeder .extended_lut = "off";
defparam \RAM8|ram~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \RAM8|ram~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~61 .is_wysiwyg = "true";
defparam \RAM8|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N18
cyclonev_lcell_comb \RAM8|ram~317feeder (
// Equation(s):
// \RAM8|ram~317feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~317feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~317feeder .extended_lut = "off";
defparam \RAM8|ram~317feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~317feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \RAM8|ram~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~317 .is_wysiwyg = "true";
defparam \RAM8|ram~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N57
cyclonev_lcell_comb \RAM8|ram~620 (
// Equation(s):
// \RAM8|ram~620_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~445_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~189_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~317_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~61_q  ) ) )

	.dataa(!\RAM8|ram~189_q ),
	.datab(!\RAM8|ram~445_q ),
	.datac(!\RAM8|ram~61_q ),
	.datad(!\RAM8|ram~317_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~620 .extended_lut = "off";
defparam \RAM8|ram~620 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM8|ram~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \RAM8|ram~501feeder (
// Equation(s):
// \RAM8|ram~501feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~501feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~501feeder .extended_lut = "off";
defparam \RAM8|ram~501feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~501feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N26
dffeas \RAM8|ram~501 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~501 .is_wysiwyg = "true";
defparam \RAM8|ram~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N58
dffeas \RAM8|ram~373 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~373 .is_wysiwyg = "true";
defparam \RAM8|ram~373 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \RAM8|ram~245feeder (
// Equation(s):
// \RAM8|ram~245feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~245feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~245feeder .extended_lut = "off";
defparam \RAM8|ram~245feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~245feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N50
dffeas \RAM8|ram~245 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~245 .is_wysiwyg = "true";
defparam \RAM8|ram~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \RAM8|ram~117feeder (
// Equation(s):
// \RAM8|ram~117feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~117feeder .extended_lut = "off";
defparam \RAM8|ram~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N32
dffeas \RAM8|ram~117 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~117 .is_wysiwyg = "true";
defparam \RAM8|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \RAM8|ram~621 (
// Equation(s):
// \RAM8|ram~621_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~501_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~245_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~373_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~117_q  ) ) )

	.dataa(!\RAM8|ram~501_q ),
	.datab(!\RAM8|ram~373_q ),
	.datac(!\RAM8|ram~245_q ),
	.datad(!\RAM8|ram~117_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~621 .extended_lut = "off";
defparam \RAM8|ram~621 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM8|ram~621 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \RAM8|ram~253 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~253 .is_wysiwyg = "true";
defparam \RAM8|ram~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N47
dffeas \RAM8|ram~381 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~381 .is_wysiwyg = "true";
defparam \RAM8|ram~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N50
dffeas \RAM8|ram~509 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~509 .is_wysiwyg = "true";
defparam \RAM8|ram~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \RAM8|ram~125 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~125 .is_wysiwyg = "true";
defparam \RAM8|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N6
cyclonev_lcell_comb \RAM8|ram~622 (
// Equation(s):
// \RAM8|ram~622_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~509_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~253_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~381_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~125_q  ) ) )

	.dataa(!\RAM8|ram~253_q ),
	.datab(!\RAM8|ram~381_q ),
	.datac(!\RAM8|ram~509_q ),
	.datad(!\RAM8|ram~125_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~622 .extended_lut = "off";
defparam \RAM8|ram~622 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM8|ram~622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \RAM8|ram~623 (
// Equation(s):
// \RAM8|ram~623_combout  = ( \RAM8|ram~621_combout  & ( \RAM8|ram~622_combout  & ( ((!\ROM1|memROM~9_combout  & (\RAM8|ram~619_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~620_combout )))) # (\ROM1|memROM~28_combout ) ) ) ) # ( !\RAM8|ram~621_combout 
//  & ( \RAM8|ram~622_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~619_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~620_combout ))))) # (\ROM1|memROM~28_combout  & (\ROM1|memROM~9_combout )) ) ) ) # ( 
// \RAM8|ram~621_combout  & ( !\RAM8|ram~622_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~619_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~620_combout ))))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~9_combout )) 
// ) ) ) # ( !\RAM8|ram~621_combout  & ( !\RAM8|ram~622_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~619_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~620_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM8|ram~619_combout ),
	.datad(!\RAM8|ram~620_combout ),
	.datae(!\RAM8|ram~621_combout ),
	.dataf(!\RAM8|ram~622_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~623 .extended_lut = "off";
defparam \RAM8|ram~623 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RAM8|ram~623 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N20
dffeas \RAM8|ram~357 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~357 .is_wysiwyg = "true";
defparam \RAM8|ram~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \RAM8|ram~293feeder (
// Equation(s):
// \RAM8|ram~293feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~293feeder .extended_lut = "off";
defparam \RAM8|ram~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N49
dffeas \RAM8|ram~293 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~293 .is_wysiwyg = "true";
defparam \RAM8|ram~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N29
dffeas \RAM8|ram~301 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~301 .is_wysiwyg = "true";
defparam \RAM8|ram~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N38
dffeas \RAM8|ram~365 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~365 .is_wysiwyg = "true";
defparam \RAM8|ram~365 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N36
cyclonev_lcell_comb \RAM8|ram~615 (
// Equation(s):
// \RAM8|ram~615_combout  = ( \RAM8|ram~365_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~357_q ) ) ) ) # ( !\RAM8|ram~365_q  & ( \ROM1|memROM~28_combout  & ( (\RAM8|ram~357_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~365_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~293_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~301_q ))) ) ) ) # ( !\RAM8|ram~365_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & 
// (\RAM8|ram~293_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~301_q ))) ) ) )

	.dataa(!\RAM8|ram~357_q ),
	.datab(!\RAM8|ram~293_q ),
	.datac(!\RAM8|ram~301_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~365_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~615 .extended_lut = "off";
defparam \RAM8|ram~615 .lut_mask = 64'h330F330F550055FF;
defparam \RAM8|ram~615 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N38
dffeas \RAM8|ram~237 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~237 .is_wysiwyg = "true";
defparam \RAM8|ram~237 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \RAM8|ram~165feeder (
// Equation(s):
// \RAM8|ram~165feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~165feeder .extended_lut = "off";
defparam \RAM8|ram~165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \RAM8|ram~165 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~165 .is_wysiwyg = "true";
defparam \RAM8|ram~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N55
dffeas \RAM8|ram~229 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~229 .is_wysiwyg = "true";
defparam \RAM8|ram~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N26
dffeas \RAM8|ram~173 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~173 .is_wysiwyg = "true";
defparam \RAM8|ram~173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \RAM8|ram~616 (
// Equation(s):
// \RAM8|ram~616_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~237_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~229_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM8|ram~173_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~165_q  ) ) )

	.dataa(!\RAM8|ram~237_q ),
	.datab(!\RAM8|ram~165_q ),
	.datac(!\RAM8|ram~229_q ),
	.datad(!\RAM8|ram~173_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~616 .extended_lut = "off";
defparam \RAM8|ram~616 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM8|ram~616 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N56
dffeas \RAM8|ram~485 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~485 .is_wysiwyg = "true";
defparam \RAM8|ram~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N14
dffeas \RAM8|ram~429 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~429 .is_wysiwyg = "true";
defparam \RAM8|ram~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N2
dffeas \RAM8|ram~493 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~493 .is_wysiwyg = "true";
defparam \RAM8|ram~493 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \RAM8|ram~421feeder (
// Equation(s):
// \RAM8|ram~421feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~421feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~421feeder .extended_lut = "off";
defparam \RAM8|ram~421feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~421feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N19
dffeas \RAM8|ram~421 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~421 .is_wysiwyg = "true";
defparam \RAM8|ram~421 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \RAM8|ram~617 (
// Equation(s):
// \RAM8|ram~617_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~493_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~485_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM8|ram~429_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~421_q  ) ) )

	.dataa(!\RAM8|ram~485_q ),
	.datab(!\RAM8|ram~429_q ),
	.datac(!\RAM8|ram~493_q ),
	.datad(!\RAM8|ram~421_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~617 .extended_lut = "off";
defparam \RAM8|ram~617 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM8|ram~617 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \RAM8|ram~45feeder (
// Equation(s):
// \RAM8|ram~45feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~45feeder .extended_lut = "off";
defparam \RAM8|ram~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N2
dffeas \RAM8|ram~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~45 .is_wysiwyg = "true";
defparam \RAM8|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \RAM8|ram~109feeder (
// Equation(s):
// \RAM8|ram~109feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~109feeder .extended_lut = "off";
defparam \RAM8|ram~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N14
dffeas \RAM8|ram~109 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~109 .is_wysiwyg = "true";
defparam \RAM8|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \RAM8|ram~101feeder (
// Equation(s):
// \RAM8|ram~101feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~101feeder .extended_lut = "off";
defparam \RAM8|ram~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N20
dffeas \RAM8|ram~101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~101 .is_wysiwyg = "true";
defparam \RAM8|ram~101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \RAM8|ram~37feeder (
// Equation(s):
// \RAM8|ram~37feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~37feeder .extended_lut = "off";
defparam \RAM8|ram~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N28
dffeas \RAM8|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~37 .is_wysiwyg = "true";
defparam \RAM8|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \RAM8|ram~614 (
// Equation(s):
// \RAM8|ram~614_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~109_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~101_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM8|ram~45_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~37_q  ) ) )

	.dataa(!\RAM8|ram~45_q ),
	.datab(!\RAM8|ram~109_q ),
	.datac(!\RAM8|ram~101_q ),
	.datad(!\RAM8|ram~37_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~614 .extended_lut = "off";
defparam \RAM8|ram~614 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM8|ram~614 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \RAM8|ram~618 (
// Equation(s):
// \RAM8|ram~618_combout  = ( \RAM8|ram~617_combout  & ( \RAM8|ram~614_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~8_combout ) # ((\RAM8|ram~615_combout )))) # (\ROM1|memROM~29_combout  & (((\RAM8|ram~616_combout )) # (\ROM1|memROM~8_combout 
// ))) ) ) ) # ( !\RAM8|ram~617_combout  & ( \RAM8|ram~614_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~8_combout ) # ((\RAM8|ram~615_combout )))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~8_combout  & ((\RAM8|ram~616_combout )))) ) ) ) # ( 
// \RAM8|ram~617_combout  & ( !\RAM8|ram~614_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~8_combout  & (\RAM8|ram~615_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM8|ram~616_combout )) # (\ROM1|memROM~8_combout ))) ) ) ) # ( 
// !\RAM8|ram~617_combout  & ( !\RAM8|ram~614_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~8_combout  & (\RAM8|ram~615_combout ))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~8_combout  & ((\RAM8|ram~616_combout )))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM8|ram~615_combout ),
	.datad(!\RAM8|ram~616_combout ),
	.datae(!\RAM8|ram~617_combout ),
	.dataf(!\RAM8|ram~614_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~618 .extended_lut = "off";
defparam \RAM8|ram~618 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM8|ram~618 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \RAM8|ram~349feeder (
// Equation(s):
// \RAM8|ram~349feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~349feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~349feeder .extended_lut = "off";
defparam \RAM8|ram~349feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~349feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \RAM8|ram~349 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~349 .is_wysiwyg = "true";
defparam \RAM8|ram~349 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \RAM8|ram~341feeder (
// Equation(s):
// \RAM8|ram~341feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~341feeder .extended_lut = "off";
defparam \RAM8|ram~341feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~341feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N49
dffeas \RAM8|ram~341 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~341 .is_wysiwyg = "true";
defparam \RAM8|ram~341 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \RAM8|ram~469feeder (
// Equation(s):
// \RAM8|ram~469feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~469feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~469feeder .extended_lut = "off";
defparam \RAM8|ram~469feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~469feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \RAM8|ram~469 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~469 .is_wysiwyg = "true";
defparam \RAM8|ram~469 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \RAM8|ram~477feeder (
// Equation(s):
// \RAM8|ram~477feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~477feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~477feeder .extended_lut = "off";
defparam \RAM8|ram~477feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~477feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N10
dffeas \RAM8|ram~477 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~477 .is_wysiwyg = "true";
defparam \RAM8|ram~477 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \RAM8|ram~612 (
// Equation(s):
// \RAM8|ram~612_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~477_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~349_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~469_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~341_q  ) ) )

	.dataa(!\RAM8|ram~349_q ),
	.datab(!\RAM8|ram~341_q ),
	.datac(!\RAM8|ram~469_q ),
	.datad(!\RAM8|ram~477_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~612 .extended_lut = "off";
defparam \RAM8|ram~612 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM8|ram~612 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \RAM8|ram~149 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~149 .is_wysiwyg = "true";
defparam \RAM8|ram~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N28
dffeas \RAM8|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~29 .is_wysiwyg = "true";
defparam \RAM8|ram~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N38
dffeas \RAM8|ram~157 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~157 .is_wysiwyg = "true";
defparam \RAM8|ram~157 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N48
cyclonev_lcell_comb \RAM8|ram~21feeder (
// Equation(s):
// \RAM8|ram~21feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~21feeder .extended_lut = "off";
defparam \RAM8|ram~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N49
dffeas \RAM8|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~21 .is_wysiwyg = "true";
defparam \RAM8|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N30
cyclonev_lcell_comb \RAM8|ram~609 (
// Equation(s):
// \RAM8|ram~609_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~157_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~149_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~29_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~21_q  ) ) )

	.dataa(!\RAM8|ram~149_q ),
	.datab(!\RAM8|ram~29_q ),
	.datac(!\RAM8|ram~157_q ),
	.datad(!\RAM8|ram~21_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~609 .extended_lut = "off";
defparam \RAM8|ram~609 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM8|ram~609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N38
dffeas \RAM8|ram~213 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~213 .is_wysiwyg = "true";
defparam \RAM8|ram~213 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \RAM8|ram~93feeder (
// Equation(s):
// \RAM8|ram~93feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~93feeder .extended_lut = "off";
defparam \RAM8|ram~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \RAM8|ram~93 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~93 .is_wysiwyg = "true";
defparam \RAM8|ram~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N28
dffeas \RAM8|ram~221 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~221 .is_wysiwyg = "true";
defparam \RAM8|ram~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N2
dffeas \RAM8|ram~85 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~85 .is_wysiwyg = "true";
defparam \RAM8|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N33
cyclonev_lcell_comb \RAM8|ram~611 (
// Equation(s):
// \RAM8|ram~611_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~221_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~213_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~93_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~85_q  ) ) )

	.dataa(!\RAM8|ram~213_q ),
	.datab(!\RAM8|ram~93_q ),
	.datac(!\RAM8|ram~221_q ),
	.datad(!\RAM8|ram~85_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~611 .extended_lut = "off";
defparam \RAM8|ram~611 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM8|ram~611 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \RAM8|ram~285feeder (
// Equation(s):
// \RAM8|ram~285feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~285feeder .extended_lut = "off";
defparam \RAM8|ram~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N56
dffeas \RAM8|ram~285 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~285 .is_wysiwyg = "true";
defparam \RAM8|ram~285 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N42
cyclonev_lcell_comb \RAM8|ram~277feeder (
// Equation(s):
// \RAM8|ram~277feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~277feeder .extended_lut = "off";
defparam \RAM8|ram~277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~277feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N44
dffeas \RAM8|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~277 .is_wysiwyg = "true";
defparam \RAM8|ram~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \RAM8|ram~413feeder (
// Equation(s):
// \RAM8|ram~413feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~413feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~413feeder .extended_lut = "off";
defparam \RAM8|ram~413feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~413feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N20
dffeas \RAM8|ram~413 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~413 .is_wysiwyg = "true";
defparam \RAM8|ram~413 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N6
cyclonev_lcell_comb \RAM8|ram~405feeder (
// Equation(s):
// \RAM8|ram~405feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~405feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~405feeder .extended_lut = "off";
defparam \RAM8|ram~405feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~405feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N7
dffeas \RAM8|ram~405 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~405 .is_wysiwyg = "true";
defparam \RAM8|ram~405 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \RAM8|ram~610 (
// Equation(s):
// \RAM8|ram~610_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~413_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~405_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~285_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~277_q  ) ) )

	.dataa(!\RAM8|ram~285_q ),
	.datab(!\RAM8|ram~277_q ),
	.datac(!\RAM8|ram~413_q ),
	.datad(!\RAM8|ram~405_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~610 .extended_lut = "off";
defparam \RAM8|ram~610 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM8|ram~610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \RAM8|ram~613 (
// Equation(s):
// \RAM8|ram~613_combout  = ( \RAM8|ram~611_combout  & ( \RAM8|ram~610_combout  & ( (!\ROM1|memROM~8_combout  & (((\ROM1|memROM~28_combout ) # (\RAM8|ram~609_combout )))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~28_combout )) # (\RAM8|ram~612_combout 
// ))) ) ) ) # ( !\RAM8|ram~611_combout  & ( \RAM8|ram~610_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM8|ram~609_combout  & !\ROM1|memROM~28_combout )))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~28_combout )) # (\RAM8|ram~612_combout ))) ) ) ) # ( 
// \RAM8|ram~611_combout  & ( !\RAM8|ram~610_combout  & ( (!\ROM1|memROM~8_combout  & (((\ROM1|memROM~28_combout ) # (\RAM8|ram~609_combout )))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~612_combout  & ((\ROM1|memROM~28_combout )))) ) ) ) # ( 
// !\RAM8|ram~611_combout  & ( !\RAM8|ram~610_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM8|ram~609_combout  & !\ROM1|memROM~28_combout )))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~612_combout  & ((\ROM1|memROM~28_combout )))) ) ) )

	.dataa(!\RAM8|ram~612_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM8|ram~609_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM8|ram~611_combout ),
	.dataf(!\RAM8|ram~610_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~613 .extended_lut = "off";
defparam \RAM8|ram~613 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \RAM8|ram~613 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \RAM8|dado_out[4]~13 (
// Equation(s):
// \RAM8|dado_out[4]~13_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~613_combout )) # (\ROM1|memROM~27_combout  & ((\RAM8|ram~618_combout ))))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (((\RAM8|ram~623_combout )))) # (\ROM1|memROM~27_combout  & (\RAM8|ram~628_combout ))) ) )

	.dataa(!\RAM8|ram~628_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM8|ram~623_combout ),
	.datad(!\RAM8|dado_out~0_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM8|ram~618_combout ),
	.datag(!\RAM8|ram~613_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out[4]~13 .extended_lut = "on";
defparam \RAM8|dado_out[4]~13 .lut_mask = 64'hFF0CFF1DFF3FFF1D;
defparam \RAM8|dado_out[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[4]~12 (
// Equation(s):
// \CPU|MUX1|saida_MUX[4]~12_combout  = ( \RAM4|dado_out[4]~5_combout  & ( \RAM8|dado_out[4]~13_combout  & ( \CPU|MUX1|saida_MUX[4]~0_combout  ) ) ) # ( !\RAM4|dado_out[4]~5_combout  & ( \RAM8|dado_out[4]~13_combout  & ( ((!\CPU|decoderInstru|saida~1_combout 
//  & (!\key0|saida[4]~24_combout  & !\key0|saida[4]~16_combout ))) # (\CPU|MUX1|saida_MUX[4]~0_combout ) ) ) ) # ( \RAM4|dado_out[4]~5_combout  & ( !\RAM8|dado_out[4]~13_combout  & ( \CPU|MUX1|saida_MUX[4]~0_combout  ) ) ) # ( !\RAM4|dado_out[4]~5_combout  
// & ( !\RAM8|dado_out[4]~13_combout  & ( \CPU|MUX1|saida_MUX[4]~0_combout  ) ) )

	.dataa(!\CPU|decoderInstru|saida~1_combout ),
	.datab(!\key0|saida[4]~24_combout ),
	.datac(!\key0|saida[4]~16_combout ),
	.datad(!\CPU|MUX1|saida_MUX[4]~0_combout ),
	.datae(!\RAM4|dado_out[4]~5_combout ),
	.dataf(!\RAM8|dado_out[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[4]~12 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[4]~12 .lut_mask = 64'h00FF00FF80FF00FF;
defparam \CPU|MUX1|saida_MUX[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \key0|saida[3]~30 (
// Equation(s):
// \key0|saida[3]~30_combout  = ( \hab_key0~0_combout  & ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~27_combout  ) ) ) # ( \hab_key0~0_combout  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (!\SW[3]~input_o  & !\ROM1|memROM~9_combout )) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\hab_key0~0_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[3]~30 .extended_lut = "off";
defparam \key0|saida[3]~30 .lut_mask = 64'h0000A0000000AAAA;
defparam \key0|saida[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N45
cyclonev_lcell_comb \RAM8|ram~372feeder (
// Equation(s):
// \RAM8|ram~372feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~372feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~372feeder .extended_lut = "off";
defparam \RAM8|ram~372feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~372feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N46
dffeas \RAM8|ram~372 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~372 .is_wysiwyg = "true";
defparam \RAM8|ram~372 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N33
cyclonev_lcell_comb \RAM8|ram~244feeder (
// Equation(s):
// \RAM8|ram~244feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~244feeder .extended_lut = "off";
defparam \RAM8|ram~244feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~244feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N34
dffeas \RAM8|ram~244 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~244 .is_wysiwyg = "true";
defparam \RAM8|ram~244 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N27
cyclonev_lcell_comb \RAM8|ram~116feeder (
// Equation(s):
// \RAM8|ram~116feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~116feeder .extended_lut = "off";
defparam \RAM8|ram~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N28
dffeas \RAM8|ram~116 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~116 .is_wysiwyg = "true";
defparam \RAM8|ram~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \RAM8|ram~500 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~500 .is_wysiwyg = "true";
defparam \RAM8|ram~500 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \RAM8|ram~596 (
// Equation(s):
// \RAM8|ram~596_combout  = ( \RAM8|ram~500_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~244_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM8|ram~500_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & \RAM8|ram~244_q ) ) ) ) # ( 
// \RAM8|ram~500_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~116_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~372_q )) ) ) ) # ( !\RAM8|ram~500_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & 
// ((\RAM8|ram~116_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~372_q )) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\RAM8|ram~372_q ),
	.datac(!\RAM8|ram~244_q ),
	.datad(!\RAM8|ram~116_q ),
	.datae(!\RAM8|ram~500_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~596 .extended_lut = "off";
defparam \RAM8|ram~596 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \RAM8|ram~596 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N49
dffeas \RAM8|ram~380 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~380 .is_wysiwyg = "true";
defparam \RAM8|ram~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N53
dffeas \RAM8|ram~252 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~252 .is_wysiwyg = "true";
defparam \RAM8|ram~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \RAM8|ram~124 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~124 .is_wysiwyg = "true";
defparam \RAM8|ram~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \RAM8|ram~508 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~508 .is_wysiwyg = "true";
defparam \RAM8|ram~508 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \RAM8|ram~597 (
// Equation(s):
// \RAM8|ram~597_combout  = ( \RAM8|ram~508_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~252_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM8|ram~508_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & \RAM8|ram~252_q ) ) ) ) # ( 
// \RAM8|ram~508_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~124_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~380_q )) ) ) ) # ( !\RAM8|ram~508_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & 
// ((\RAM8|ram~124_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~380_q )) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\RAM8|ram~380_q ),
	.datac(!\RAM8|ram~252_q ),
	.datad(!\RAM8|ram~124_q ),
	.datae(!\RAM8|ram~508_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~597 .extended_lut = "off";
defparam \RAM8|ram~597 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \RAM8|ram~597 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \RAM8|ram~308 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~308 .is_wysiwyg = "true";
defparam \RAM8|ram~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N4
dffeas \RAM8|ram~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~52 .is_wysiwyg = "true";
defparam \RAM8|ram~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \RAM8|ram~180feeder (
// Equation(s):
// \RAM8|ram~180feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~180feeder .extended_lut = "off";
defparam \RAM8|ram~180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~180feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \RAM8|ram~180 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~180 .is_wysiwyg = "true";
defparam \RAM8|ram~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N26
dffeas \RAM8|ram~436 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~436 .is_wysiwyg = "true";
defparam \RAM8|ram~436 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N24
cyclonev_lcell_comb \RAM8|ram~594 (
// Equation(s):
// \RAM8|ram~594_combout  = ( \RAM8|ram~436_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~180_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM8|ram~436_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & \RAM8|ram~180_q ) ) ) ) # ( 
// \RAM8|ram~436_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~52_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~308_q )) ) ) ) # ( !\RAM8|ram~436_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~52_q 
// ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~308_q )) ) ) )

	.dataa(!\RAM8|ram~308_q ),
	.datab(!\RAM8|ram~52_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~180_q ),
	.datae(!\RAM8|ram~436_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~594 .extended_lut = "off";
defparam \RAM8|ram~594 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM8|ram~594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N20
dffeas \RAM8|ram~444 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~444 .is_wysiwyg = "true";
defparam \RAM8|ram~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \RAM8|ram~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~316 .is_wysiwyg = "true";
defparam \RAM8|ram~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N41
dffeas \RAM8|ram~188 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~188 .is_wysiwyg = "true";
defparam \RAM8|ram~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \RAM8|ram~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~60 .is_wysiwyg = "true";
defparam \RAM8|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N21
cyclonev_lcell_comb \RAM8|ram~595 (
// Equation(s):
// \RAM8|ram~595_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~444_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~188_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~316_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~60_q  ) ) )

	.dataa(!\RAM8|ram~444_q ),
	.datab(!\RAM8|ram~316_q ),
	.datac(!\RAM8|ram~188_q ),
	.datad(!\RAM8|ram~60_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~595 .extended_lut = "off";
defparam \RAM8|ram~595 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM8|ram~595 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \RAM8|ram~598 (
// Equation(s):
// \RAM8|ram~598_combout  = ( \RAM8|ram~594_combout  & ( \RAM8|ram~595_combout  & ( (!\ROM1|memROM~28_combout ) # ((!\ROM1|memROM~9_combout  & (\RAM8|ram~596_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~597_combout )))) ) ) ) # ( 
// !\RAM8|ram~594_combout  & ( \RAM8|ram~595_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~9_combout )) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~596_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~597_combout ))))) 
// ) ) ) # ( \RAM8|ram~594_combout  & ( !\RAM8|ram~595_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~9_combout )) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~596_combout )) # (\ROM1|memROM~9_combout  & 
// ((\RAM8|ram~597_combout ))))) ) ) ) # ( !\RAM8|ram~594_combout  & ( !\RAM8|ram~595_combout  & ( (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~596_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~597_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM8|ram~596_combout ),
	.datad(!\RAM8|ram~597_combout ),
	.datae(!\RAM8|ram~594_combout ),
	.dataf(!\RAM8|ram~595_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~598 .extended_lut = "off";
defparam \RAM8|ram~598 .lut_mask = 64'h04158C9D2637AEBF;
defparam \RAM8|ram~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N10
dffeas \RAM8|ram~164 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~164 .is_wysiwyg = "true";
defparam \RAM8|ram~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N52
dffeas \RAM8|ram~420 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~420 .is_wysiwyg = "true";
defparam \RAM8|ram~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N43
dffeas \RAM8|ram~172 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~172 .is_wysiwyg = "true";
defparam \RAM8|ram~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \RAM8|ram~428 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~428 .is_wysiwyg = "true";
defparam \RAM8|ram~428 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \RAM8|ram~600 (
// Equation(s):
// \RAM8|ram~600_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~428_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~172_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~420_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~164_q  ) ) )

	.dataa(!\RAM8|ram~164_q ),
	.datab(!\RAM8|ram~420_q ),
	.datac(!\RAM8|ram~172_q ),
	.datad(!\RAM8|ram~428_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~600 .extended_lut = "off";
defparam \RAM8|ram~600 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM8|ram~600 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N38
dffeas \RAM8|ram~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~44 .is_wysiwyg = "true";
defparam \RAM8|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \RAM8|ram~300 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~300 .is_wysiwyg = "true";
defparam \RAM8|ram~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N21
cyclonev_lcell_comb \RAM8|ram~36feeder (
// Equation(s):
// \RAM8|ram~36feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~36feeder .extended_lut = "off";
defparam \RAM8|ram~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N22
dffeas \RAM8|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~36 .is_wysiwyg = "true";
defparam \RAM8|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \RAM8|ram~292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~292 .is_wysiwyg = "true";
defparam \RAM8|ram~292 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \RAM8|ram~599 (
// Equation(s):
// \RAM8|ram~599_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~300_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~44_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~292_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~36_q  ) ) )

	.dataa(!\RAM8|ram~44_q ),
	.datab(!\RAM8|ram~300_q ),
	.datac(!\RAM8|ram~36_q ),
	.datad(!\RAM8|ram~292_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~599 .extended_lut = "off";
defparam \RAM8|ram~599 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM8|ram~599 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N59
dffeas \RAM8|ram~100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~100 .is_wysiwyg = "true";
defparam \RAM8|ram~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N55
dffeas \RAM8|ram~356 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~356 .is_wysiwyg = "true";
defparam \RAM8|ram~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \RAM8|ram~364 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~364 .is_wysiwyg = "true";
defparam \RAM8|ram~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N28
dffeas \RAM8|ram~108 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~108 .is_wysiwyg = "true";
defparam \RAM8|ram~108 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \RAM8|ram~601 (
// Equation(s):
// \RAM8|ram~601_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~364_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~108_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~356_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~100_q  ) ) )

	.dataa(!\RAM8|ram~100_q ),
	.datab(!\RAM8|ram~356_q ),
	.datac(!\RAM8|ram~364_q ),
	.datad(!\RAM8|ram~108_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~601 .extended_lut = "off";
defparam \RAM8|ram~601 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM8|ram~601 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N52
dffeas \RAM8|ram~228 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~228 .is_wysiwyg = "true";
defparam \RAM8|ram~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N47
dffeas \RAM8|ram~484 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~484 .is_wysiwyg = "true";
defparam \RAM8|ram~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N49
dffeas \RAM8|ram~236 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~236 .is_wysiwyg = "true";
defparam \RAM8|ram~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N56
dffeas \RAM8|ram~492 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~492 .is_wysiwyg = "true";
defparam \RAM8|ram~492 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \RAM8|ram~602 (
// Equation(s):
// \RAM8|ram~602_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~492_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~484_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM8|ram~236_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM8|ram~228_q  ) ) )

	.dataa(!\RAM8|ram~228_q ),
	.datab(!\RAM8|ram~484_q ),
	.datac(!\RAM8|ram~236_q ),
	.datad(!\RAM8|ram~492_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~602 .extended_lut = "off";
defparam \RAM8|ram~602 .lut_mask = 64'h55550F0F333300FF;
defparam \RAM8|ram~602 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \RAM8|ram~603 (
// Equation(s):
// \RAM8|ram~603_combout  = ( \ROM1|memROM~29_combout  & ( \RAM8|ram~602_combout  & ( (\RAM8|ram~600_combout ) # (\ROM1|memROM~28_combout ) ) ) ) # ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~602_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM8|ram~599_combout 
// )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~601_combout ))) ) ) ) # ( \ROM1|memROM~29_combout  & ( !\RAM8|ram~602_combout  & ( (!\ROM1|memROM~28_combout  & \RAM8|ram~600_combout ) ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\RAM8|ram~602_combout  & ( 
// (!\ROM1|memROM~28_combout  & (\RAM8|ram~599_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~601_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\RAM8|ram~600_combout ),
	.datac(!\RAM8|ram~599_combout ),
	.datad(!\RAM8|ram~601_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\RAM8|ram~602_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~603 .extended_lut = "off";
defparam \RAM8|ram~603 .lut_mask = 64'h0A5F22220A5F7777;
defparam \RAM8|ram~603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N23
dffeas \RAM8|ram~132 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~132 .is_wysiwyg = "true";
defparam \RAM8|ram~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N26
dffeas \RAM8|ram~140 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~140 .is_wysiwyg = "true";
defparam \RAM8|ram~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N41
dffeas \RAM8|ram~388 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~388 .is_wysiwyg = "true";
defparam \RAM8|ram~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \RAM8|ram~396 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~396 .is_wysiwyg = "true";
defparam \RAM8|ram~396 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \RAM8|ram~606 (
// Equation(s):
// \RAM8|ram~606_combout  = ( \RAM8|ram~396_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~140_q ) ) ) ) # ( !\RAM8|ram~396_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~140_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM8|ram~396_q  
// & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~132_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~388_q ))) ) ) ) # ( !\RAM8|ram~396_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~132_q )) # 
// (\ROM1|memROM~8_combout  & ((\RAM8|ram~388_q ))) ) ) )

	.dataa(!\RAM8|ram~132_q ),
	.datab(!\RAM8|ram~140_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~388_q ),
	.datae(!\RAM8|ram~396_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~606 .extended_lut = "off";
defparam \RAM8|ram~606 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM8|ram~606 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N31
dffeas \RAM8|ram~332 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~332 .is_wysiwyg = "true";
defparam \RAM8|ram~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N53
dffeas \RAM8|ram~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~76 .is_wysiwyg = "true";
defparam \RAM8|ram~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N5
dffeas \RAM8|ram~324 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~324 .is_wysiwyg = "true";
defparam \RAM8|ram~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \RAM8|ram~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~68 .is_wysiwyg = "true";
defparam \RAM8|ram~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \RAM8|ram~604 (
// Equation(s):
// \RAM8|ram~604_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~332_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~76_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~324_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~68_q  ) ) )

	.dataa(!\RAM8|ram~332_q ),
	.datab(!\RAM8|ram~76_q ),
	.datac(!\RAM8|ram~324_q ),
	.datad(!\RAM8|ram~68_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~604 .extended_lut = "off";
defparam \RAM8|ram~604 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM8|ram~604 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N58
dffeas \RAM8|ram~460 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~460 .is_wysiwyg = "true";
defparam \RAM8|ram~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N10
dffeas \RAM8|ram~204 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~204 .is_wysiwyg = "true";
defparam \RAM8|ram~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \RAM8|ram~452 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~452 .is_wysiwyg = "true";
defparam \RAM8|ram~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \RAM8|ram~196feeder (
// Equation(s):
// \RAM8|ram~196feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~196feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~196feeder .extended_lut = "off";
defparam \RAM8|ram~196feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~196feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N52
dffeas \RAM8|ram~196 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~196 .is_wysiwyg = "true";
defparam \RAM8|ram~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \RAM8|ram~605 (
// Equation(s):
// \RAM8|ram~605_combout  = ( \RAM8|ram~452_q  & ( \RAM8|ram~196_q  & ( (!\ROM1|memROM~9_combout ) # ((!\ROM1|memROM~8_combout  & ((\RAM8|ram~204_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~460_q ))) ) ) ) # ( !\RAM8|ram~452_q  & ( \RAM8|ram~196_q  & ( 
// (!\ROM1|memROM~8_combout  & (((!\ROM1|memROM~9_combout ) # (\RAM8|ram~204_q )))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~460_q  & ((\ROM1|memROM~9_combout )))) ) ) ) # ( \RAM8|ram~452_q  & ( !\RAM8|ram~196_q  & ( (!\ROM1|memROM~8_combout  & 
// (((\RAM8|ram~204_q  & \ROM1|memROM~9_combout )))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~9_combout )) # (\RAM8|ram~460_q ))) ) ) ) # ( !\RAM8|ram~452_q  & ( !\RAM8|ram~196_q  & ( (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~8_combout  & 
// ((\RAM8|ram~204_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~460_q )))) ) ) )

	.dataa(!\RAM8|ram~460_q ),
	.datab(!\RAM8|ram~204_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~452_q ),
	.dataf(!\RAM8|ram~196_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~605 .extended_lut = "off";
defparam \RAM8|ram~605 .lut_mask = 64'h00350F35F035FF35;
defparam \RAM8|ram~605 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N44
dffeas \RAM8|ram~260 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~260 .is_wysiwyg = "true";
defparam \RAM8|ram~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N7
dffeas \RAM8|ram~516 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~516 .is_wysiwyg = "true";
defparam \RAM8|ram~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N32
dffeas \RAM8|ram~524 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~524 .is_wysiwyg = "true";
defparam \RAM8|ram~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N13
dffeas \RAM8|ram~268 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~268 .is_wysiwyg = "true";
defparam \RAM8|ram~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \RAM8|ram~607 (
// Equation(s):
// \RAM8|ram~607_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~524_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~268_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~516_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~260_q  ) ) )

	.dataa(!\RAM8|ram~260_q ),
	.datab(!\RAM8|ram~516_q ),
	.datac(!\RAM8|ram~524_q ),
	.datad(!\RAM8|ram~268_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~607 .extended_lut = "off";
defparam \RAM8|ram~607 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM8|ram~607 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \RAM8|ram~608 (
// Equation(s):
// \RAM8|ram~608_combout  = ( \RAM8|ram~605_combout  & ( \RAM8|ram~607_combout  & ( ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~604_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~606_combout ))) # (\ROM1|memROM~29_combout ) ) ) ) # ( 
// !\RAM8|ram~605_combout  & ( \RAM8|ram~607_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~29_combout  & ((\RAM8|ram~604_combout )))) # (\ROM1|memROM~28_combout  & (((\RAM8|ram~606_combout )) # (\ROM1|memROM~29_combout ))) ) ) ) # ( 
// \RAM8|ram~605_combout  & ( !\RAM8|ram~607_combout  & ( (!\ROM1|memROM~28_combout  & (((\RAM8|ram~604_combout )) # (\ROM1|memROM~29_combout ))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~29_combout  & (\RAM8|ram~606_combout ))) ) ) ) # ( 
// !\RAM8|ram~605_combout  & ( !\RAM8|ram~607_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~604_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~606_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM8|ram~606_combout ),
	.datad(!\RAM8|ram~604_combout ),
	.datae(!\RAM8|ram~605_combout ),
	.dataf(!\RAM8|ram~607_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~608 .extended_lut = "off";
defparam \RAM8|ram~608 .lut_mask = 64'h048C26AE159D37BF;
defparam \RAM8|ram~608 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N2
dffeas \RAM8|ram~156 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~156 .is_wysiwyg = "true";
defparam \RAM8|ram~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \RAM8|ram~284 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~284 .is_wysiwyg = "true";
defparam \RAM8|ram~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N8
dffeas \RAM8|ram~412 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~412 .is_wysiwyg = "true";
defparam \RAM8|ram~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N40
dffeas \RAM8|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~28 .is_wysiwyg = "true";
defparam \RAM8|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N9
cyclonev_lcell_comb \RAM8|ram~590 (
// Equation(s):
// \RAM8|ram~590_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~412_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~156_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~284_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~28_q  ) ) )

	.dataa(!\RAM8|ram~156_q ),
	.datab(!\RAM8|ram~284_q ),
	.datac(!\RAM8|ram~412_q ),
	.datad(!\RAM8|ram~28_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~590 .extended_lut = "off";
defparam \RAM8|ram~590 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM8|ram~590 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N56
dffeas \RAM8|ram~92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~92 .is_wysiwyg = "true";
defparam \RAM8|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N47
dffeas \RAM8|ram~348 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~348 .is_wysiwyg = "true";
defparam \RAM8|ram~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N41
dffeas \RAM8|ram~476 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~476 .is_wysiwyg = "true";
defparam \RAM8|ram~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N20
dffeas \RAM8|ram~220 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~220 .is_wysiwyg = "true";
defparam \RAM8|ram~220 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \RAM8|ram~592 (
// Equation(s):
// \RAM8|ram~592_combout  = ( \RAM8|ram~220_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout ) # (\RAM8|ram~476_q ) ) ) ) # ( !\RAM8|ram~220_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~8_combout  & \RAM8|ram~476_q ) ) ) ) # ( 
// \RAM8|ram~220_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~92_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~348_q ))) ) ) ) # ( !\RAM8|ram~220_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~92_q 
// )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~348_q ))) ) ) )

	.dataa(!\RAM8|ram~92_q ),
	.datab(!\RAM8|ram~348_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~476_q ),
	.datae(!\RAM8|ram~220_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~592 .extended_lut = "off";
defparam \RAM8|ram~592 .lut_mask = 64'h53535353000FF0FF;
defparam \RAM8|ram~592 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N30
cyclonev_lcell_comb \RAM8|ram~404feeder (
// Equation(s):
// \RAM8|ram~404feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~404feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~404feeder .extended_lut = "off";
defparam \RAM8|ram~404feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~404feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N32
dffeas \RAM8|ram~404 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~404 .is_wysiwyg = "true";
defparam \RAM8|ram~404 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N9
cyclonev_lcell_comb \RAM8|ram~276feeder (
// Equation(s):
// \RAM8|ram~276feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~276feeder .extended_lut = "off";
defparam \RAM8|ram~276feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~276feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N10
dffeas \RAM8|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~276 .is_wysiwyg = "true";
defparam \RAM8|ram~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N52
dffeas \RAM8|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~20 .is_wysiwyg = "true";
defparam \RAM8|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N52
dffeas \RAM8|ram~148 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~148 .is_wysiwyg = "true";
defparam \RAM8|ram~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N30
cyclonev_lcell_comb \RAM8|ram~589 (
// Equation(s):
// \RAM8|ram~589_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~404_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~148_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~276_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~20_q  ) ) )

	.dataa(!\RAM8|ram~404_q ),
	.datab(!\RAM8|ram~276_q ),
	.datac(!\RAM8|ram~20_q ),
	.datad(!\RAM8|ram~148_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~589 .extended_lut = "off";
defparam \RAM8|ram~589 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM8|ram~589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N29
dffeas \RAM8|ram~212 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~212 .is_wysiwyg = "true";
defparam \RAM8|ram~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N22
dffeas \RAM8|ram~468 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~468 .is_wysiwyg = "true";
defparam \RAM8|ram~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N43
dffeas \RAM8|ram~84 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~84 .is_wysiwyg = "true";
defparam \RAM8|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N22
dffeas \RAM8|ram~340 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~340 .is_wysiwyg = "true";
defparam \RAM8|ram~340 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N18
cyclonev_lcell_comb \RAM8|ram~591 (
// Equation(s):
// \RAM8|ram~591_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~468_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~212_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~340_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~84_q  ) ) )

	.dataa(!\RAM8|ram~212_q ),
	.datab(!\RAM8|ram~468_q ),
	.datac(!\RAM8|ram~84_q ),
	.datad(!\RAM8|ram~340_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~591 .extended_lut = "off";
defparam \RAM8|ram~591 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM8|ram~591 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \RAM8|ram~593 (
// Equation(s):
// \RAM8|ram~593_combout  = ( \RAM8|ram~589_combout  & ( \RAM8|ram~591_combout  & ( (!\ROM1|memROM~9_combout ) # ((!\ROM1|memROM~28_combout  & (\RAM8|ram~590_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~592_combout )))) ) ) ) # ( 
// !\RAM8|ram~589_combout  & ( \RAM8|ram~591_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM8|ram~590_combout  & ((\ROM1|memROM~9_combout )))) # (\ROM1|memROM~28_combout  & (((!\ROM1|memROM~9_combout ) # (\RAM8|ram~592_combout )))) ) ) ) # ( 
// \RAM8|ram~589_combout  & ( !\RAM8|ram~591_combout  & ( (!\ROM1|memROM~28_combout  & (((!\ROM1|memROM~9_combout )) # (\RAM8|ram~590_combout ))) # (\ROM1|memROM~28_combout  & (((\RAM8|ram~592_combout  & \ROM1|memROM~9_combout )))) ) ) ) # ( 
// !\RAM8|ram~589_combout  & ( !\RAM8|ram~591_combout  & ( (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & (\RAM8|ram~590_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~592_combout ))))) ) ) )

	.dataa(!\RAM8|ram~590_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM8|ram~592_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~589_combout ),
	.dataf(!\RAM8|ram~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~593 .extended_lut = "off";
defparam \RAM8|ram~593 .lut_mask = 64'h0047CC473347FF47;
defparam \RAM8|ram~593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \RAM8|dado_out[3]~17 (
// Equation(s):
// \RAM8|dado_out[3]~17_combout  = ( !\ROM1|memROM~27_combout  & ( (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~10_combout  & (((\RAM8|ram~593_combout )))) # (\ROM1|memROM~10_combout  & (\RAM8|ram~598_combout ))) ) ) # ( \ROM1|memROM~27_combout  & ( 
// ((!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~10_combout  & (\RAM8|ram~603_combout )) # (\ROM1|memROM~10_combout  & ((\RAM8|ram~608_combout ))))) ) )

	.dataa(!\RAM8|ram~598_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM8|ram~603_combout ),
	.datad(!\RAM8|dado_out~0_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\RAM8|ram~608_combout ),
	.datag(!\RAM8|ram~593_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out[3]~17 .extended_lut = "on";
defparam \RAM8|dado_out[3]~17 .lut_mask = 64'hFF1DFF0CFF1DFF3F;
defparam \RAM8|dado_out[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \RAM4|ram~116 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~116 .is_wysiwyg = "true";
defparam \RAM4|ram~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \RAM4|ram~308 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~308 .is_wysiwyg = "true";
defparam \RAM4|ram~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \RAM4|ram~372 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~372 .is_wysiwyg = "true";
defparam \RAM4|ram~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N2
dffeas \RAM4|ram~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~52 .is_wysiwyg = "true";
defparam \RAM4|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \RAM4|ram~593 (
// Equation(s):
// \RAM4|ram~593_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~372_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~116_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~308_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~52_q  ) ) )

	.dataa(!\RAM4|ram~116_q ),
	.datab(!\RAM4|ram~308_q ),
	.datac(!\RAM4|ram~372_q ),
	.datad(!\RAM4|ram~52_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~593 .extended_lut = "off";
defparam \RAM4|ram~593 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM4|ram~593 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \RAM4|ram~340feeder (
// Equation(s):
// \RAM4|ram~340feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~340feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~340feeder .extended_lut = "off";
defparam \RAM4|ram~340feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~340feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N7
dffeas \RAM4|ram~340 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~340 .is_wysiwyg = "true";
defparam \RAM4|ram~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N17
dffeas \RAM4|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~276 .is_wysiwyg = "true";
defparam \RAM4|ram~276 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \RAM4|ram~20feeder (
// Equation(s):
// \RAM4|ram~20feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~20feeder .extended_lut = "off";
defparam \RAM4|ram~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N37
dffeas \RAM4|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~20 .is_wysiwyg = "true";
defparam \RAM4|ram~20 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N27
cyclonev_lcell_comb \RAM4|ram~84feeder (
// Equation(s):
// \RAM4|ram~84feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~84feeder .extended_lut = "off";
defparam \RAM4|ram~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N28
dffeas \RAM4|ram~84 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~84 .is_wysiwyg = "true";
defparam \RAM4|ram~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N18
cyclonev_lcell_comb \RAM4|ram~592 (
// Equation(s):
// \RAM4|ram~592_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~340_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~84_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~276_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~20_q  ) ) )

	.dataa(!\RAM4|ram~340_q ),
	.datab(!\RAM4|ram~276_q ),
	.datac(!\RAM4|ram~20_q ),
	.datad(!\RAM4|ram~84_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~592 .extended_lut = "off";
defparam \RAM4|ram~592 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM4|ram~592 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N35
dffeas \RAM4|ram~388 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~388 .is_wysiwyg = "true";
defparam \RAM4|ram~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N8
dffeas \RAM4|ram~132 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~132 .is_wysiwyg = "true";
defparam \RAM4|ram~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N54
cyclonev_lcell_comb \RAM4|ram~324feeder (
// Equation(s):
// \RAM4|ram~324feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~324feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~324feeder .extended_lut = "off";
defparam \RAM4|ram~324feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~324feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N56
dffeas \RAM4|ram~324 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~324 .is_wysiwyg = "true";
defparam \RAM4|ram~324 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \RAM4|ram~68feeder (
// Equation(s):
// \RAM4|ram~68feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~68feeder .extended_lut = "off";
defparam \RAM4|ram~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N31
dffeas \RAM4|ram~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~68 .is_wysiwyg = "true";
defparam \RAM4|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N48
cyclonev_lcell_comb \RAM4|ram~595 (
// Equation(s):
// \RAM4|ram~595_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~388_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~132_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~324_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~68_q  ) ) )

	.dataa(!\RAM4|ram~388_q ),
	.datab(!\RAM4|ram~132_q ),
	.datac(!\RAM4|ram~324_q ),
	.datad(!\RAM4|ram~68_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~595 .extended_lut = "off";
defparam \RAM4|ram~595 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM4|ram~595 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \RAM4|ram~356 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~356 .is_wysiwyg = "true";
defparam \RAM4|ram~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N55
dffeas \RAM4|ram~292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~292 .is_wysiwyg = "true";
defparam \RAM4|ram~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \RAM4|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~36 .is_wysiwyg = "true";
defparam \RAM4|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N26
dffeas \RAM4|ram~100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~100 .is_wysiwyg = "true";
defparam \RAM4|ram~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \RAM4|ram~594 (
// Equation(s):
// \RAM4|ram~594_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~356_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~100_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~292_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~36_q  ) ) )

	.dataa(!\RAM4|ram~356_q ),
	.datab(!\RAM4|ram~292_q ),
	.datac(!\RAM4|ram~36_q ),
	.datad(!\RAM4|ram~100_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~594 .extended_lut = "off";
defparam \RAM4|ram~594 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM4|ram~594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \RAM4|ram~596 (
// Equation(s):
// \RAM4|ram~596_combout  = ( \RAM4|ram~595_combout  & ( \RAM4|ram~594_combout  & ( ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~592_combout ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~593_combout ))) # (\ROM1|memROM~27_combout ) ) ) ) # ( 
// !\RAM4|ram~595_combout  & ( \RAM4|ram~594_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~592_combout ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~593_combout )))) # (\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout 
// )) ) ) ) # ( \RAM4|ram~595_combout  & ( !\RAM4|ram~594_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~592_combout ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~593_combout )))) # (\ROM1|memROM~27_combout  & 
// (\ROM1|memROM~10_combout )) ) ) ) # ( !\RAM4|ram~595_combout  & ( !\RAM4|ram~594_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~592_combout ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~593_combout )))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~593_combout ),
	.datad(!\RAM4|ram~592_combout ),
	.datae(!\RAM4|ram~595_combout ),
	.dataf(!\RAM4|ram~594_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~596 .extended_lut = "off";
defparam \RAM4|ram~596 .lut_mask = 64'h028A139B46CE57DF;
defparam \RAM4|ram~596 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \RAM4|ram~260feeder (
// Equation(s):
// \RAM4|ram~260feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~260feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~260feeder .extended_lut = "off";
defparam \RAM4|ram~260feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~260feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N40
dffeas \RAM4|ram~260 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~260 .is_wysiwyg = "true";
defparam \RAM4|ram~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N8
dffeas \RAM4|ram~516 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~516 .is_wysiwyg = "true";
defparam \RAM4|ram~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N41
dffeas \RAM4|ram~196 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~196 .is_wysiwyg = "true";
defparam \RAM4|ram~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N43
dffeas \RAM4|ram~452 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~452 .is_wysiwyg = "true";
defparam \RAM4|ram~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \RAM4|ram~600 (
// Equation(s):
// \RAM4|ram~600_combout  = ( \RAM4|ram~452_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~260_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~516_q ))) ) ) ) # ( !\RAM4|ram~452_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM4|ram~260_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~516_q ))) ) ) ) # ( \RAM4|ram~452_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~196_q ) ) ) ) # ( !\RAM4|ram~452_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~196_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~260_q ),
	.datab(!\RAM4|ram~516_q ),
	.datac(!\RAM4|ram~196_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~452_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~600 .extended_lut = "off";
defparam \RAM4|ram~600 .lut_mask = 64'h0F000FFF55335533;
defparam \RAM4|ram~600 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \RAM4|ram~180 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~180 .is_wysiwyg = "true";
defparam \RAM4|ram~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N15
cyclonev_lcell_comb \RAM4|ram~244feeder (
// Equation(s):
// \RAM4|ram~244feeder_combout  = \CPU|REGS|registrador~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGS|registrador~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~244feeder .extended_lut = "off";
defparam \RAM4|ram~244feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM4|ram~244feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N16
dffeas \RAM4|ram~244 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~244 .is_wysiwyg = "true";
defparam \RAM4|ram~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N53
dffeas \RAM4|ram~500 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~500 .is_wysiwyg = "true";
defparam \RAM4|ram~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N22
dffeas \RAM4|ram~436 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~436 .is_wysiwyg = "true";
defparam \RAM4|ram~436 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N6
cyclonev_lcell_comb \RAM4|ram~598 (
// Equation(s):
// \RAM4|ram~598_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~500_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~244_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~436_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~180_q  ) ) )

	.dataa(!\RAM4|ram~180_q ),
	.datab(!\RAM4|ram~244_q ),
	.datac(!\RAM4|ram~500_q ),
	.datad(!\RAM4|ram~436_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~598 .extended_lut = "off";
defparam \RAM4|ram~598 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM4|ram~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N23
dffeas \RAM4|ram~468 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~468 .is_wysiwyg = "true";
defparam \RAM4|ram~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N41
dffeas \RAM4|ram~404 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~404 .is_wysiwyg = "true";
defparam \RAM4|ram~404 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \RAM4|ram~212feeder (
// Equation(s):
// \RAM4|ram~212feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~212feeder .extended_lut = "off";
defparam \RAM4|ram~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N56
dffeas \RAM4|ram~212 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~212 .is_wysiwyg = "true";
defparam \RAM4|ram~212 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \RAM4|ram~148feeder (
// Equation(s):
// \RAM4|ram~148feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~148feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~148feeder .extended_lut = "off";
defparam \RAM4|ram~148feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~148feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N32
dffeas \RAM4|ram~148 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~148 .is_wysiwyg = "true";
defparam \RAM4|ram~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N3
cyclonev_lcell_comb \RAM4|ram~597 (
// Equation(s):
// \RAM4|ram~597_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~468_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~212_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~404_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~148_q  ) ) )

	.dataa(!\RAM4|ram~468_q ),
	.datab(!\RAM4|ram~404_q ),
	.datac(!\RAM4|ram~212_q ),
	.datad(!\RAM4|ram~148_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~597 .extended_lut = "off";
defparam \RAM4|ram~597 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM4|ram~597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \RAM4|ram~164feeder (
// Equation(s):
// \RAM4|ram~164feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~164feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~164feeder .extended_lut = "off";
defparam \RAM4|ram~164feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~164feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N16
dffeas \RAM4|ram~164 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~164 .is_wysiwyg = "true";
defparam \RAM4|ram~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \RAM4|ram~420 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~420 .is_wysiwyg = "true";
defparam \RAM4|ram~420 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \RAM4|ram~228feeder (
// Equation(s):
// \RAM4|ram~228feeder_combout  = \CPU|REGS|registrador~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGS|registrador~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~228feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~228feeder .extended_lut = "off";
defparam \RAM4|ram~228feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM4|ram~228feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N26
dffeas \RAM4|ram~228 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~228 .is_wysiwyg = "true";
defparam \RAM4|ram~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \RAM4|ram~484 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~484 .is_wysiwyg = "true";
defparam \RAM4|ram~484 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \RAM4|ram~599 (
// Equation(s):
// \RAM4|ram~599_combout  = ( \RAM4|ram~484_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~228_q ) ) ) ) # ( !\RAM4|ram~484_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~228_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~484_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~164_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~420_q ))) ) ) ) # ( !\RAM4|ram~484_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & 
// (\RAM4|ram~164_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~420_q ))) ) ) )

	.dataa(!\RAM4|ram~164_q ),
	.datab(!\RAM4|ram~420_q ),
	.datac(!\RAM4|ram~228_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~484_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~599 .extended_lut = "off";
defparam \RAM4|ram~599 .lut_mask = 64'h553355330F000FFF;
defparam \RAM4|ram~599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \RAM4|ram~601 (
// Equation(s):
// \RAM4|ram~601_combout  = ( \RAM4|ram~597_combout  & ( \RAM4|ram~599_combout  & ( (!\ROM1|memROM~10_combout ) # ((!\ROM1|memROM~27_combout  & ((\RAM4|ram~598_combout ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~600_combout ))) ) ) ) # ( 
// !\RAM4|ram~597_combout  & ( \RAM4|ram~599_combout  & ( (!\ROM1|memROM~27_combout  & (((\RAM4|ram~598_combout  & \ROM1|memROM~10_combout )))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout )) # (\RAM4|ram~600_combout ))) ) ) ) # ( 
// \RAM4|ram~597_combout  & ( !\RAM4|ram~599_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout ) # (\RAM4|ram~598_combout )))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~600_combout  & ((\ROM1|memROM~10_combout )))) ) ) ) # ( 
// !\RAM4|ram~597_combout  & ( !\RAM4|ram~599_combout  & ( (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout  & ((\RAM4|ram~598_combout ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~600_combout )))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM4|ram~600_combout ),
	.datac(!\RAM4|ram~598_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM4|ram~597_combout ),
	.dataf(!\RAM4|ram~599_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~601 .extended_lut = "off";
defparam \RAM4|ram~601 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \RAM4|ram~601 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N38
dffeas \RAM4|ram~492 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~492 .is_wysiwyg = "true";
defparam \RAM4|ram~492 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \RAM4|ram~236feeder (
// Equation(s):
// \RAM4|ram~236feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~236feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~236feeder .extended_lut = "off";
defparam \RAM4|ram~236feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~236feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N5
dffeas \RAM4|ram~236 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~236 .is_wysiwyg = "true";
defparam \RAM4|ram~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N13
dffeas \RAM4|ram~220 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~220 .is_wysiwyg = "true";
defparam \RAM4|ram~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N4
dffeas \RAM4|ram~476 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~476 .is_wysiwyg = "true";
defparam \RAM4|ram~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \RAM4|ram~609 (
// Equation(s):
// \RAM4|ram~609_combout  = ( \RAM4|ram~476_q  & ( \ROM1|memROM~27_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~236_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~492_q )) ) ) ) # ( !\RAM4|ram~476_q  & ( \ROM1|memROM~27_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM4|ram~236_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~492_q )) ) ) ) # ( \RAM4|ram~476_q  & ( !\ROM1|memROM~27_combout  & ( (\RAM4|ram~220_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM4|ram~476_q  & ( 
// !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~8_combout  & \RAM4|ram~220_q ) ) ) )

	.dataa(!\RAM4|ram~492_q ),
	.datab(!\RAM4|ram~236_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~220_q ),
	.datae(!\RAM4|ram~476_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~609 .extended_lut = "off";
defparam \RAM4|ram~609 .lut_mask = 64'h00F00FFF35353535;
defparam \RAM4|ram~609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N40
dffeas \RAM4|ram~156 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~156 .is_wysiwyg = "true";
defparam \RAM4|ram~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N44
dffeas \RAM4|ram~412 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~412 .is_wysiwyg = "true";
defparam \RAM4|ram~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N49
dffeas \RAM4|ram~428 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~428 .is_wysiwyg = "true";
defparam \RAM4|ram~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \RAM4|ram~172 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~172 .is_wysiwyg = "true";
defparam \RAM4|ram~172 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N51
cyclonev_lcell_comb \RAM4|ram~607 (
// Equation(s):
// \RAM4|ram~607_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( \RAM4|ram~428_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( \RAM4|ram~412_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM4|ram~172_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM4|ram~156_q  ) ) )

	.dataa(!\RAM4|ram~156_q ),
	.datab(!\RAM4|ram~412_q ),
	.datac(!\RAM4|ram~428_q ),
	.datad(!\RAM4|ram~172_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~607 .extended_lut = "off";
defparam \RAM4|ram~607 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM4|ram~607 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N26
dffeas \RAM4|ram~252 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~252 .is_wysiwyg = "true";
defparam \RAM4|ram~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N8
dffeas \RAM4|ram~524 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~524 .is_wysiwyg = "true";
defparam \RAM4|ram~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \RAM4|ram~508 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~508 .is_wysiwyg = "true";
defparam \RAM4|ram~508 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \RAM4|ram~268feeder (
// Equation(s):
// \RAM4|ram~268feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~268feeder .extended_lut = "off";
defparam \RAM4|ram~268feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~268feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N10
dffeas \RAM4|ram~268 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~268 .is_wysiwyg = "true";
defparam \RAM4|ram~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \RAM4|ram~610 (
// Equation(s):
// \RAM4|ram~610_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~27_combout  & ( \RAM4|ram~524_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~27_combout  & ( \RAM4|ram~268_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM4|ram~508_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM4|ram~252_q  ) ) )

	.dataa(!\RAM4|ram~252_q ),
	.datab(!\RAM4|ram~524_q ),
	.datac(!\RAM4|ram~508_q ),
	.datad(!\RAM4|ram~268_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~610 .extended_lut = "off";
defparam \RAM4|ram~610 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM4|ram~610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N2
dffeas \RAM4|ram~460 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~460 .is_wysiwyg = "true";
defparam \RAM4|ram~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N10
dffeas \RAM4|ram~204 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~204 .is_wysiwyg = "true";
defparam \RAM4|ram~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N19
dffeas \RAM4|ram~444 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~444 .is_wysiwyg = "true";
defparam \RAM4|ram~444 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \RAM4|ram~188feeder (
// Equation(s):
// \RAM4|ram~188feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~188feeder .extended_lut = "off";
defparam \RAM4|ram~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N58
dffeas \RAM4|ram~188 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~188 .is_wysiwyg = "true";
defparam \RAM4|ram~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \RAM4|ram~608 (
// Equation(s):
// \RAM4|ram~608_combout  = ( \RAM4|ram~188_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM4|ram~444_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~460_q )) ) ) ) # ( !\RAM4|ram~188_q  & ( \ROM1|memROM~8_combout  & ( 
// (!\ROM1|memROM~27_combout  & ((\RAM4|ram~444_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~460_q )) ) ) ) # ( \RAM4|ram~188_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout ) # (\RAM4|ram~204_q ) ) ) ) # ( !\RAM4|ram~188_q  & ( 
// !\ROM1|memROM~8_combout  & ( (\RAM4|ram~204_q  & \ROM1|memROM~27_combout ) ) ) )

	.dataa(!\RAM4|ram~460_q ),
	.datab(!\RAM4|ram~204_q ),
	.datac(!\RAM4|ram~444_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM4|ram~188_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~608 .extended_lut = "off";
defparam \RAM4|ram~608 .lut_mask = 64'h0033FF330F550F55;
defparam \RAM4|ram~608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \RAM4|ram~611 (
// Equation(s):
// \RAM4|ram~611_combout  = ( \RAM4|ram~610_combout  & ( \RAM4|ram~608_combout  & ( ((!\ROM1|memROM~28_combout  & ((\RAM4|ram~607_combout ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~609_combout ))) # (\ROM1|memROM~10_combout ) ) ) ) # ( 
// !\RAM4|ram~610_combout  & ( \RAM4|ram~608_combout  & ( (!\ROM1|memROM~28_combout  & (((\ROM1|memROM~10_combout ) # (\RAM4|ram~607_combout )))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~609_combout  & ((!\ROM1|memROM~10_combout )))) ) ) ) # ( 
// \RAM4|ram~610_combout  & ( !\RAM4|ram~608_combout  & ( (!\ROM1|memROM~28_combout  & (((\RAM4|ram~607_combout  & !\ROM1|memROM~10_combout )))) # (\ROM1|memROM~28_combout  & (((\ROM1|memROM~10_combout )) # (\RAM4|ram~609_combout ))) ) ) ) # ( 
// !\RAM4|ram~610_combout  & ( !\RAM4|ram~608_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM4|ram~607_combout ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~609_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\RAM4|ram~609_combout ),
	.datac(!\RAM4|ram~607_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM4|ram~610_combout ),
	.dataf(!\RAM4|ram~608_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~611 .extended_lut = "off";
defparam \RAM4|ram~611 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \RAM4|ram~611 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N35
dffeas \RAM4|ram~92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~92 .is_wysiwyg = "true";
defparam \RAM4|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N34
dffeas \RAM4|ram~348 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~348 .is_wysiwyg = "true";
defparam \RAM4|ram~348 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \RAM4|ram~284feeder (
// Equation(s):
// \RAM4|ram~284feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~284feeder .extended_lut = "off";
defparam \RAM4|ram~284feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~284feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N32
dffeas \RAM4|ram~284 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~284 .is_wysiwyg = "true";
defparam \RAM4|ram~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N34
dffeas \RAM4|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~28 .is_wysiwyg = "true";
defparam \RAM4|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \RAM4|ram~602 (
// Equation(s):
// \RAM4|ram~602_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~348_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~92_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~284_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~28_q  ) ) )

	.dataa(!\RAM4|ram~92_q ),
	.datab(!\RAM4|ram~348_q ),
	.datac(!\RAM4|ram~284_q ),
	.datad(!\RAM4|ram~28_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~602 .extended_lut = "off";
defparam \RAM4|ram~602 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM4|ram~602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N55
dffeas \RAM4|ram~380 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~380 .is_wysiwyg = "true";
defparam \RAM4|ram~380 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \RAM4|ram~316feeder (
// Equation(s):
// \RAM4|ram~316feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~316feeder .extended_lut = "off";
defparam \RAM4|ram~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \RAM4|ram~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~316 .is_wysiwyg = "true";
defparam \RAM4|ram~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \RAM4|ram~60feeder (
// Equation(s):
// \RAM4|ram~60feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~60feeder .extended_lut = "off";
defparam \RAM4|ram~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N20
dffeas \RAM4|ram~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~60 .is_wysiwyg = "true";
defparam \RAM4|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N22
dffeas \RAM4|ram~124 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~124 .is_wysiwyg = "true";
defparam \RAM4|ram~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N39
cyclonev_lcell_comb \RAM4|ram~603 (
// Equation(s):
// \RAM4|ram~603_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~380_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~124_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~316_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~60_q  ) ) )

	.dataa(!\RAM4|ram~380_q ),
	.datab(!\RAM4|ram~316_q ),
	.datac(!\RAM4|ram~60_q ),
	.datad(!\RAM4|ram~124_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~603 .extended_lut = "off";
defparam \RAM4|ram~603 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM4|ram~603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N50
dffeas \RAM4|ram~396 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~396 .is_wysiwyg = "true";
defparam \RAM4|ram~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N52
dffeas \RAM4|ram~332 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~332 .is_wysiwyg = "true";
defparam \RAM4|ram~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \RAM4|ram~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~76 .is_wysiwyg = "true";
defparam \RAM4|ram~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N20
dffeas \RAM4|ram~140 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~140 .is_wysiwyg = "true";
defparam \RAM4|ram~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N51
cyclonev_lcell_comb \RAM4|ram~605 (
// Equation(s):
// \RAM4|ram~605_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~396_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~140_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~332_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~76_q  ) ) )

	.dataa(!\RAM4|ram~396_q ),
	.datab(!\RAM4|ram~332_q ),
	.datac(!\RAM4|ram~76_q ),
	.datad(!\RAM4|ram~140_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~605 .extended_lut = "off";
defparam \RAM4|ram~605 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM4|ram~605 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N26
dffeas \RAM4|ram~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~44 .is_wysiwyg = "true";
defparam \RAM4|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \RAM4|ram~108 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~108 .is_wysiwyg = "true";
defparam \RAM4|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \RAM4|ram~300feeder (
// Equation(s):
// \RAM4|ram~300feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~300feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~300feeder .extended_lut = "off";
defparam \RAM4|ram~300feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~300feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N4
dffeas \RAM4|ram~300 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~300 .is_wysiwyg = "true";
defparam \RAM4|ram~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N20
dffeas \RAM4|ram~364 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~364 .is_wysiwyg = "true";
defparam \RAM4|ram~364 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \RAM4|ram~604 (
// Equation(s):
// \RAM4|ram~604_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~364_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~108_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~300_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~44_q  ) ) )

	.dataa(!\RAM4|ram~44_q ),
	.datab(!\RAM4|ram~108_q ),
	.datac(!\RAM4|ram~300_q ),
	.datad(!\RAM4|ram~364_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~604 .extended_lut = "off";
defparam \RAM4|ram~604 .lut_mask = 64'h55550F0F333300FF;
defparam \RAM4|ram~604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \RAM4|ram~606 (
// Equation(s):
// \RAM4|ram~606_combout  = ( \RAM4|ram~605_combout  & ( \RAM4|ram~604_combout  & ( ((!\ROM1|memROM~10_combout  & (\RAM4|ram~602_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~603_combout )))) # (\ROM1|memROM~27_combout ) ) ) ) # ( 
// !\RAM4|ram~605_combout  & ( \RAM4|ram~604_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & (\RAM4|ram~602_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~603_combout ))))) # (\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout 
// )) ) ) ) # ( \RAM4|ram~605_combout  & ( !\RAM4|ram~604_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & (\RAM4|ram~602_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~603_combout ))))) # (\ROM1|memROM~27_combout  & 
// (\ROM1|memROM~10_combout )) ) ) ) # ( !\RAM4|ram~605_combout  & ( !\RAM4|ram~604_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & (\RAM4|ram~602_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~603_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~602_combout ),
	.datad(!\RAM4|ram~603_combout ),
	.datae(!\RAM4|ram~605_combout ),
	.dataf(!\RAM4|ram~604_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~606 .extended_lut = "off";
defparam \RAM4|ram~606 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM4|ram~606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \RAM4|ram~612 (
// Equation(s):
// \RAM4|ram~612_combout  = ( \RAM4|ram~611_combout  & ( \RAM4|ram~606_combout  & ( ((!\ROM1|memROM~29_combout  & (\RAM4|ram~596_combout )) # (\ROM1|memROM~29_combout  & ((\RAM4|ram~601_combout )))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM4|ram~611_combout  & ( \RAM4|ram~606_combout  & ( (!\ROM1|memROM~29_combout  & (((\RAM4|ram~596_combout )) # (\ROM1|memROM~9_combout ))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & ((\RAM4|ram~601_combout )))) ) ) ) # ( 
// \RAM4|ram~611_combout  & ( !\RAM4|ram~606_combout  & ( (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & (\RAM4|ram~596_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM4|ram~601_combout )) # (\ROM1|memROM~9_combout ))) ) ) ) # ( 
// !\RAM4|ram~611_combout  & ( !\RAM4|ram~606_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & (\RAM4|ram~596_combout )) # (\ROM1|memROM~29_combout  & ((\RAM4|ram~601_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM4|ram~596_combout ),
	.datad(!\RAM4|ram~601_combout ),
	.datae(!\RAM4|ram~611_combout ),
	.dataf(!\RAM4|ram~606_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~612 .extended_lut = "off";
defparam \RAM4|ram~612 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \RAM4|ram~612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \RAM4|dado_out[3]~4 (
// Equation(s):
// \RAM4|dado_out[3]~4_combout  = ( !\RAM4|ram~612_combout  & ( \RAM4|dado_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|dado_out~0_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~612_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[3]~4 .extended_lut = "off";
defparam \RAM4|dado_out[3]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \RAM4|dado_out[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N49
dffeas \RAM0|ram~492 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~492 .is_wysiwyg = "true";
defparam \RAM0|ram~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \RAM0|ram~516 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~516 .is_wysiwyg = "true";
defparam \RAM0|ram~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \RAM0|ram~484 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~484 .is_wysiwyg = "true";
defparam \RAM0|ram~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N20
dffeas \RAM0|ram~524 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~524 .is_wysiwyg = "true";
defparam \RAM0|ram~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \RAM0|ram~610 (
// Equation(s):
// \RAM0|ram~610_combout  = ( \RAM0|ram~524_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM0|ram~516_q ) ) ) ) # ( !\RAM0|ram~524_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~516_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM0|ram~524_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM0|ram~484_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~492_q )) ) ) ) # ( !\RAM0|ram~524_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM0|ram~484_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~492_q )) ) ) )

	.dataa(!\RAM0|ram~492_q ),
	.datab(!\RAM0|ram~516_q ),
	.datac(!\RAM0|ram~484_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM0|ram~524_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~610 .extended_lut = "off";
defparam \RAM0|ram~610 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM0|ram~610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \RAM0|ram~356feeder (
// Equation(s):
// \RAM0|ram~356feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~356feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~356feeder .extended_lut = "off";
defparam \RAM0|ram~356feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~356feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N10
dffeas \RAM0|ram~356 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~356 .is_wysiwyg = "true";
defparam \RAM0|ram~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N1
dffeas \RAM0|ram~364 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~364 .is_wysiwyg = "true";
defparam \RAM0|ram~364 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \RAM0|ram~388feeder (
// Equation(s):
// \RAM0|ram~388feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~388feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~388feeder .extended_lut = "off";
defparam \RAM0|ram~388feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~388feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N49
dffeas \RAM0|ram~388 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~388feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~388 .is_wysiwyg = "true";
defparam \RAM0|ram~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \RAM0|ram~396 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~396 .is_wysiwyg = "true";
defparam \RAM0|ram~396 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \RAM0|ram~608 (
// Equation(s):
// \RAM0|ram~608_combout  = ( \RAM0|ram~396_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~388_q ) # (\ROM1|memROM~9_combout ) ) ) ) # ( !\RAM0|ram~396_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & \RAM0|ram~388_q ) ) ) ) # ( 
// \RAM0|ram~396_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~356_q )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~364_q ))) ) ) ) # ( !\RAM0|ram~396_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & 
// (\RAM0|ram~356_q )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~364_q ))) ) ) )

	.dataa(!\RAM0|ram~356_q ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM0|ram~364_q ),
	.datad(!\RAM0|ram~388_q ),
	.datae(!\RAM0|ram~396_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~608 .extended_lut = "off";
defparam \RAM0|ram~608 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM0|ram~608 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N57
cyclonev_lcell_comb \RAM0|ram~476feeder (
// Equation(s):
// \RAM0|ram~476feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~476feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~476feeder .extended_lut = "off";
defparam \RAM0|ram~476feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~476feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N59
dffeas \RAM0|ram~476 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~476 .is_wysiwyg = "true";
defparam \RAM0|ram~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N34
dffeas \RAM0|ram~500 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~500 .is_wysiwyg = "true";
defparam \RAM0|ram~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N25
dffeas \RAM0|ram~468 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~468 .is_wysiwyg = "true";
defparam \RAM0|ram~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N20
dffeas \RAM0|ram~508 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~508 .is_wysiwyg = "true";
defparam \RAM0|ram~508 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \RAM0|ram~609 (
// Equation(s):
// \RAM0|ram~609_combout  = ( \RAM0|ram~508_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM0|ram~500_q ) ) ) ) # ( !\RAM0|ram~508_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~500_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM0|ram~508_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM0|ram~468_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~476_q )) ) ) ) # ( !\RAM0|ram~508_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM0|ram~468_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~476_q )) ) ) )

	.dataa(!\RAM0|ram~476_q ),
	.datab(!\RAM0|ram~500_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~468_q ),
	.datae(!\RAM0|ram~508_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~609 .extended_lut = "off";
defparam \RAM0|ram~609 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM0|ram~609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N37
dffeas \RAM0|ram~348 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~348 .is_wysiwyg = "true";
defparam \RAM0|ram~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \RAM0|ram~372 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~372 .is_wysiwyg = "true";
defparam \RAM0|ram~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \RAM0|ram~340 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~340 .is_wysiwyg = "true";
defparam \RAM0|ram~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \RAM0|ram~380 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~380 .is_wysiwyg = "true";
defparam \RAM0|ram~380 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \RAM0|ram~607 (
// Equation(s):
// \RAM0|ram~607_combout  = ( \RAM0|ram~380_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM0|ram~372_q ) ) ) ) # ( !\RAM0|ram~380_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~372_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM0|ram~380_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM0|ram~340_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~348_q )) ) ) ) # ( !\RAM0|ram~380_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM0|ram~340_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~348_q )) ) ) )

	.dataa(!\RAM0|ram~348_q ),
	.datab(!\RAM0|ram~372_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~340_q ),
	.datae(!\RAM0|ram~380_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~607 .extended_lut = "off";
defparam \RAM0|ram~607 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM0|ram~607 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \RAM0|ram~611 (
// Equation(s):
// \RAM0|ram~611_combout  = ( \RAM0|ram~609_combout  & ( \RAM0|ram~607_combout  & ( (!\ROM1|memROM~27_combout ) # ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~608_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~610_combout ))) ) ) ) # ( 
// !\RAM0|ram~609_combout  & ( \RAM0|ram~607_combout  & ( (!\ROM1|memROM~29_combout  & (((!\ROM1|memROM~27_combout ) # (\RAM0|ram~608_combout )))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~610_combout  & ((\ROM1|memROM~27_combout )))) ) ) ) # ( 
// \RAM0|ram~609_combout  & ( !\RAM0|ram~607_combout  & ( (!\ROM1|memROM~29_combout  & (((\RAM0|ram~608_combout  & \ROM1|memROM~27_combout )))) # (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~27_combout )) # (\RAM0|ram~610_combout ))) ) ) ) # ( 
// !\RAM0|ram~609_combout  & ( !\RAM0|ram~607_combout  & ( (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~608_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~610_combout )))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM0|ram~610_combout ),
	.datac(!\RAM0|ram~608_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~609_combout ),
	.dataf(!\RAM0|ram~607_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~611 .extended_lut = "off";
defparam \RAM0|ram~611 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \RAM0|ram~611 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N10
dffeas \RAM0|ram~308 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~308 .is_wysiwyg = "true";
defparam \RAM0|ram~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N31
dffeas \RAM0|ram~292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~292 .is_wysiwyg = "true";
defparam \RAM0|ram~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N5
dffeas \RAM0|ram~324 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~324 .is_wysiwyg = "true";
defparam \RAM0|ram~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N53
dffeas \RAM0|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~276 .is_wysiwyg = "true";
defparam \RAM0|ram~276 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \RAM0|ram~597 (
// Equation(s):
// \RAM0|ram~597_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~324_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~308_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~292_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~276_q  ) ) )

	.dataa(!\RAM0|ram~308_q ),
	.datab(!\RAM0|ram~292_q ),
	.datac(!\RAM0|ram~324_q ),
	.datad(!\RAM0|ram~276_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~597 .extended_lut = "off";
defparam \RAM0|ram~597 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM0|ram~597 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N3
cyclonev_lcell_comb \RAM0|ram~420feeder (
// Equation(s):
// \RAM0|ram~420feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~420feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~420feeder .extended_lut = "off";
defparam \RAM0|ram~420feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~420feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N4
dffeas \RAM0|ram~420 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~420 .is_wysiwyg = "true";
defparam \RAM0|ram~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N47
dffeas \RAM0|ram~436 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~436 .is_wysiwyg = "true";
defparam \RAM0|ram~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N25
dffeas \RAM0|ram~404 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~404 .is_wysiwyg = "true";
defparam \RAM0|ram~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N5
dffeas \RAM0|ram~452 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~452 .is_wysiwyg = "true";
defparam \RAM0|ram~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N3
cyclonev_lcell_comb \RAM0|ram~598 (
// Equation(s):
// \RAM0|ram~598_combout  = ( \RAM0|ram~452_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~436_q ) ) ) ) # ( !\RAM0|ram~452_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~436_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~452_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~404_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~420_q )) ) ) ) # ( !\RAM0|ram~452_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~404_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~420_q )) ) ) )

	.dataa(!\RAM0|ram~420_q ),
	.datab(!\RAM0|ram~436_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM0|ram~404_q ),
	.datae(!\RAM0|ram~452_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~598 .extended_lut = "off";
defparam \RAM0|ram~598 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM0|ram~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N53
dffeas \RAM0|ram~460 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~460 .is_wysiwyg = "true";
defparam \RAM0|ram~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N47
dffeas \RAM0|ram~428 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~428 .is_wysiwyg = "true";
defparam \RAM0|ram~428 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \RAM0|ram~444feeder (
// Equation(s):
// \RAM0|ram~444feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~444feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~444feeder .extended_lut = "off";
defparam \RAM0|ram~444feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~444feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N19
dffeas \RAM0|ram~444 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~444 .is_wysiwyg = "true";
defparam \RAM0|ram~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N17
dffeas \RAM0|ram~412 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~412 .is_wysiwyg = "true";
defparam \RAM0|ram~412 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \RAM0|ram~600 (
// Equation(s):
// \RAM0|ram~600_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~460_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~444_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~428_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~412_q  ) ) )

	.dataa(!\RAM0|ram~460_q ),
	.datab(!\RAM0|ram~428_q ),
	.datac(!\RAM0|ram~444_q ),
	.datad(!\RAM0|ram~412_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~600 .extended_lut = "off";
defparam \RAM0|ram~600 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM0|ram~600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \RAM0|ram~300feeder (
// Equation(s):
// \RAM0|ram~300feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~300feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~300feeder .extended_lut = "off";
defparam \RAM0|ram~300feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~300feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N8
dffeas \RAM0|ram~300 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~300 .is_wysiwyg = "true";
defparam \RAM0|ram~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \RAM0|ram~332 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~332 .is_wysiwyg = "true";
defparam \RAM0|ram~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N22
dffeas \RAM0|ram~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~316 .is_wysiwyg = "true";
defparam \RAM0|ram~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \RAM0|ram~284feeder (
// Equation(s):
// \RAM0|ram~284feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~284feeder .extended_lut = "off";
defparam \RAM0|ram~284feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~284feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N17
dffeas \RAM0|ram~284 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~284 .is_wysiwyg = "true";
defparam \RAM0|ram~284 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \RAM0|ram~599 (
// Equation(s):
// \RAM0|ram~599_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~332_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~300_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM0|ram~316_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~284_q  ) ) )

	.dataa(!\RAM0|ram~300_q ),
	.datab(!\RAM0|ram~332_q ),
	.datac(!\RAM0|ram~316_q ),
	.datad(!\RAM0|ram~284_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~599 .extended_lut = "off";
defparam \RAM0|ram~599 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM0|ram~599 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \RAM0|ram~601 (
// Equation(s):
// \RAM0|ram~601_combout  = ( \RAM0|ram~600_combout  & ( \RAM0|ram~599_combout  & ( ((!\ROM1|memROM~29_combout  & (\RAM0|ram~597_combout )) # (\ROM1|memROM~29_combout  & ((\RAM0|ram~598_combout )))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM0|ram~600_combout  & ( \RAM0|ram~599_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~9_combout )) # (\RAM0|ram~597_combout ))) # (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~9_combout  & \RAM0|ram~598_combout )))) ) ) ) # ( 
// \RAM0|ram~600_combout  & ( !\RAM0|ram~599_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM0|ram~597_combout  & (!\ROM1|memROM~9_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM0|ram~598_combout ) # (\ROM1|memROM~9_combout )))) ) ) ) # ( 
// !\RAM0|ram~600_combout  & ( !\RAM0|ram~599_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & (\RAM0|ram~597_combout )) # (\ROM1|memROM~29_combout  & ((\RAM0|ram~598_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM0|ram~597_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~598_combout ),
	.datae(!\RAM0|ram~600_combout ),
	.dataf(!\RAM0|ram~599_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~601 .extended_lut = "off";
defparam \RAM0|ram~601 .lut_mask = 64'h207025752A7A2F7F;
defparam \RAM0|ram~601 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \RAM0|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~28 .is_wysiwyg = "true";
defparam \RAM0|ram~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \RAM0|ram~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~44 .is_wysiwyg = "true";
defparam \RAM0|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \RAM0|ram~60feeder (
// Equation(s):
// \RAM0|ram~60feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~60feeder .extended_lut = "off";
defparam \RAM0|ram~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \RAM0|ram~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~60 .is_wysiwyg = "true";
defparam \RAM0|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N19
dffeas \RAM0|ram~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~76 .is_wysiwyg = "true";
defparam \RAM0|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \RAM0|ram~594 (
// Equation(s):
// \RAM0|ram~594_combout  = ( \RAM0|ram~60_q  & ( \RAM0|ram~76_q  & ( ((!\ROM1|memROM~27_combout  & (\RAM0|ram~28_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~44_q )))) # (\ROM1|memROM~10_combout ) ) ) ) # ( !\RAM0|ram~60_q  & ( \RAM0|ram~76_q  & ( 
// (!\ROM1|memROM~27_combout  & (\RAM0|ram~28_q  & (!\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM0|ram~44_q ) # (\ROM1|memROM~10_combout )))) ) ) ) # ( \RAM0|ram~60_q  & ( !\RAM0|ram~76_q  & ( (!\ROM1|memROM~27_combout  & 
// (((\ROM1|memROM~10_combout )) # (\RAM0|ram~28_q ))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout  & \RAM0|ram~44_q )))) ) ) ) # ( !\RAM0|ram~60_q  & ( !\RAM0|ram~76_q  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout  & 
// (\RAM0|ram~28_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~44_q ))))) ) ) )

	.dataa(!\RAM0|ram~28_q ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM0|ram~44_q ),
	.datae(!\RAM0|ram~60_q ),
	.dataf(!\RAM0|ram~76_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~594 .extended_lut = "off";
defparam \RAM0|ram~594 .lut_mask = 64'h40704C7C43734F7F;
defparam \RAM0|ram~594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \RAM0|ram~196 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~196 .is_wysiwyg = "true";
defparam \RAM0|ram~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N55
dffeas \RAM0|ram~148 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~148 .is_wysiwyg = "true";
defparam \RAM0|ram~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N52
dffeas \RAM0|ram~180 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~180 .is_wysiwyg = "true";
defparam \RAM0|ram~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N59
dffeas \RAM0|ram~164 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~164 .is_wysiwyg = "true";
defparam \RAM0|ram~164 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \RAM0|ram~593 (
// Equation(s):
// \RAM0|ram~593_combout  = ( \RAM0|ram~164_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~180_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~196_q )) ) ) ) # ( !\RAM0|ram~164_q  & ( \ROM1|memROM~10_combout  & ( 
// (!\ROM1|memROM~27_combout  & ((\RAM0|ram~180_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~196_q )) ) ) ) # ( \RAM0|ram~164_q  & ( !\ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~148_q ) ) ) ) # ( !\RAM0|ram~164_q  & ( 
// !\ROM1|memROM~10_combout  & ( (\RAM0|ram~148_q  & !\ROM1|memROM~27_combout ) ) ) )

	.dataa(!\RAM0|ram~196_q ),
	.datab(!\RAM0|ram~148_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM0|ram~180_q ),
	.datae(!\RAM0|ram~164_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~593 .extended_lut = "off";
defparam \RAM0|ram~593 .lut_mask = 64'h30303F3F05F505F5;
defparam \RAM0|ram~593 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \RAM0|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~36 .is_wysiwyg = "true";
defparam \RAM0|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N59
dffeas \RAM0|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~20 .is_wysiwyg = "true";
defparam \RAM0|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N4
dffeas \RAM0|ram~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~52 .is_wysiwyg = "true";
defparam \RAM0|ram~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N40
dffeas \RAM0|ram~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~68 .is_wysiwyg = "true";
defparam \RAM0|ram~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \RAM0|ram~592 (
// Equation(s):
// \RAM0|ram~592_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~68_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~52_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~36_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~20_q  ) ) )

	.dataa(!\RAM0|ram~36_q ),
	.datab(!\RAM0|ram~20_q ),
	.datac(!\RAM0|ram~52_q ),
	.datad(!\RAM0|ram~68_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~592 .extended_lut = "off";
defparam \RAM0|ram~592 .lut_mask = 64'h333355550F0F00FF;
defparam \RAM0|ram~592 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \RAM0|ram~156 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~156 .is_wysiwyg = "true";
defparam \RAM0|ram~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N8
dffeas \RAM0|ram~204 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~204 .is_wysiwyg = "true";
defparam \RAM0|ram~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N4
dffeas \RAM0|ram~172 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~172 .is_wysiwyg = "true";
defparam \RAM0|ram~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N22
dffeas \RAM0|ram~188 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~188 .is_wysiwyg = "true";
defparam \RAM0|ram~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \RAM0|ram~595 (
// Equation(s):
// \RAM0|ram~595_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~204_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~188_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~172_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~156_q  ) ) )

	.dataa(!\RAM0|ram~156_q ),
	.datab(!\RAM0|ram~204_q ),
	.datac(!\RAM0|ram~172_q ),
	.datad(!\RAM0|ram~188_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~595 .extended_lut = "off";
defparam \RAM0|ram~595 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM0|ram~595 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \RAM0|ram~596 (
// Equation(s):
// \RAM0|ram~596_combout  = ( \ROM1|memROM~29_combout  & ( \RAM0|ram~595_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM0|ram~593_combout ) ) ) ) # ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~595_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM0|ram~592_combout 
// ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~594_combout )) ) ) ) # ( \ROM1|memROM~29_combout  & ( !\RAM0|ram~595_combout  & ( (\RAM0|ram~593_combout  & !\ROM1|memROM~9_combout ) ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\RAM0|ram~595_combout  & ( 
// (!\ROM1|memROM~9_combout  & ((\RAM0|ram~592_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~594_combout )) ) ) )

	.dataa(!\RAM0|ram~594_combout ),
	.datab(!\RAM0|ram~593_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~592_combout ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\RAM0|ram~595_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~596 .extended_lut = "off";
defparam \RAM0|ram~596 .lut_mask = 64'h05F5303005F53F3F;
defparam \RAM0|ram~596 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \RAM0|ram~140 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~140 .is_wysiwyg = "true";
defparam \RAM0|ram~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N49
dffeas \RAM0|ram~268 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~268 .is_wysiwyg = "true";
defparam \RAM0|ram~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N34
dffeas \RAM0|ram~252 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~252 .is_wysiwyg = "true";
defparam \RAM0|ram~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N40
dffeas \RAM0|ram~124 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~124 .is_wysiwyg = "true";
defparam \RAM0|ram~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \RAM0|ram~605 (
// Equation(s):
// \RAM0|ram~605_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~268_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~252_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~140_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~124_q  ) ) )

	.dataa(!\RAM0|ram~140_q ),
	.datab(!\RAM0|ram~268_q ),
	.datac(!\RAM0|ram~252_q ),
	.datad(!\RAM0|ram~124_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~605 .extended_lut = "off";
defparam \RAM0|ram~605 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM0|ram~605 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N20
dffeas \RAM0|ram~260 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~260 .is_wysiwyg = "true";
defparam \RAM0|ram~260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N18
cyclonev_lcell_comb \RAM0|ram~132feeder (
// Equation(s):
// \RAM0|ram~132feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~132feeder .extended_lut = "off";
defparam \RAM0|ram~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \RAM0|ram~132 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~132 .is_wysiwyg = "true";
defparam \RAM0|ram~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N10
dffeas \RAM0|ram~244 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~244 .is_wysiwyg = "true";
defparam \RAM0|ram~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N58
dffeas \RAM0|ram~116 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~116 .is_wysiwyg = "true";
defparam \RAM0|ram~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N21
cyclonev_lcell_comb \RAM0|ram~603 (
// Equation(s):
// \RAM0|ram~603_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~260_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~244_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~132_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~116_q  ) ) )

	.dataa(!\RAM0|ram~260_q ),
	.datab(!\RAM0|ram~132_q ),
	.datac(!\RAM0|ram~244_q ),
	.datad(!\RAM0|ram~116_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~603 .extended_lut = "off";
defparam \RAM0|ram~603 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM0|ram~603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N4
dffeas \RAM0|ram~220 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~220 .is_wysiwyg = "true";
defparam \RAM0|ram~220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N3
cyclonev_lcell_comb \RAM0|ram~108feeder (
// Equation(s):
// \RAM0|ram~108feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~108feeder .extended_lut = "off";
defparam \RAM0|ram~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N5
dffeas \RAM0|ram~108 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~108 .is_wysiwyg = "true";
defparam \RAM0|ram~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N49
dffeas \RAM0|ram~92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~92 .is_wysiwyg = "true";
defparam \RAM0|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N26
dffeas \RAM0|ram~236 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~236 .is_wysiwyg = "true";
defparam \RAM0|ram~236 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \RAM0|ram~604 (
// Equation(s):
// \RAM0|ram~604_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~236_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~220_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~108_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~92_q  ) ) )

	.dataa(!\RAM0|ram~220_q ),
	.datab(!\RAM0|ram~108_q ),
	.datac(!\RAM0|ram~92_q ),
	.datad(!\RAM0|ram~236_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~604 .extended_lut = "off";
defparam \RAM0|ram~604 .lut_mask = 64'h0F0F3333555500FF;
defparam \RAM0|ram~604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \RAM0|ram~84feeder (
// Equation(s):
// \RAM0|ram~84feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~84feeder .extended_lut = "off";
defparam \RAM0|ram~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \RAM0|ram~84 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~84 .is_wysiwyg = "true";
defparam \RAM0|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N44
dffeas \RAM0|ram~212 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~212 .is_wysiwyg = "true";
defparam \RAM0|ram~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N26
dffeas \RAM0|ram~228 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~228 .is_wysiwyg = "true";
defparam \RAM0|ram~228 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \RAM0|ram~100feeder (
// Equation(s):
// \RAM0|ram~100feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~100feeder .extended_lut = "off";
defparam \RAM0|ram~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N52
dffeas \RAM0|ram~100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~100 .is_wysiwyg = "true";
defparam \RAM0|ram~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \RAM0|ram~602 (
// Equation(s):
// \RAM0|ram~602_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~228_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~212_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~100_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~84_q  ) ) )

	.dataa(!\RAM0|ram~84_q ),
	.datab(!\RAM0|ram~212_q ),
	.datac(!\RAM0|ram~228_q ),
	.datad(!\RAM0|ram~100_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~602 .extended_lut = "off";
defparam \RAM0|ram~602 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM0|ram~602 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \RAM0|ram~606 (
// Equation(s):
// \RAM0|ram~606_combout  = ( \RAM0|ram~604_combout  & ( \RAM0|ram~602_combout  & ( (!\ROM1|memROM~10_combout ) # ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~603_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~605_combout ))) ) ) ) # ( 
// !\RAM0|ram~604_combout  & ( \RAM0|ram~602_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~9_combout )) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~603_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~605_combout )))) 
// ) ) ) # ( \RAM0|ram~604_combout  & ( !\RAM0|ram~602_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~9_combout )) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~603_combout ))) # (\ROM1|memROM~9_combout  & 
// (\RAM0|ram~605_combout )))) ) ) ) # ( !\RAM0|ram~604_combout  & ( !\RAM0|ram~602_combout  & ( (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~603_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~605_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM0|ram~605_combout ),
	.datad(!\RAM0|ram~603_combout ),
	.datae(!\RAM0|ram~604_combout ),
	.dataf(!\RAM0|ram~602_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~606 .extended_lut = "off";
defparam \RAM0|ram~606 .lut_mask = 64'h0145236789CDABEF;
defparam \RAM0|ram~606 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \RAM0|ram~612 (
// Equation(s):
// \RAM0|ram~612_combout  = ( \RAM0|ram~596_combout  & ( \RAM0|ram~606_combout  & ( (!\ROM1|memROM~8_combout ) # ((!\ROM1|memROM~28_combout  & ((\RAM0|ram~601_combout ))) # (\ROM1|memROM~28_combout  & (\RAM0|ram~611_combout ))) ) ) ) # ( 
// !\RAM0|ram~596_combout  & ( \RAM0|ram~606_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout  & ((\RAM0|ram~601_combout )))) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout ) # ((\RAM0|ram~611_combout )))) ) ) ) # ( 
// \RAM0|ram~596_combout  & ( !\RAM0|ram~606_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout ) # ((\RAM0|ram~601_combout )))) # (\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout  & (\RAM0|ram~611_combout ))) ) ) ) # ( 
// !\RAM0|ram~596_combout  & ( !\RAM0|ram~606_combout  & ( (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM0|ram~601_combout ))) # (\ROM1|memROM~28_combout  & (\RAM0|ram~611_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM0|ram~611_combout ),
	.datad(!\RAM0|ram~601_combout ),
	.datae(!\RAM0|ram~596_combout ),
	.dataf(!\RAM0|ram~606_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~612 .extended_lut = "off";
defparam \RAM0|ram~612 .lut_mask = 64'h012389AB4567CDEF;
defparam \RAM0|ram~612 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \key0|saida[3]~14 (
// Equation(s):
// \key0|saida[3]~14_combout  = ( !\RAM0|ram~612_combout  & ( \RAM0|dado_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|dado_out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~612_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[3]~14 .extended_lut = "off";
defparam \key0|saida[3]~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \key0|saida[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[3]~11 (
// Equation(s):
// \CPU|MUX1|saida_MUX[3]~11_combout  = ( \RAM4|dado_out[3]~4_combout  & ( \key0|saida[3]~14_combout  & ( !\CPU|MUX1|saida_MUX[3]~4_combout  ) ) ) # ( !\RAM4|dado_out[3]~4_combout  & ( \key0|saida[3]~14_combout  & ( !\CPU|MUX1|saida_MUX[3]~4_combout  ) ) ) # 
// ( \RAM4|dado_out[3]~4_combout  & ( !\key0|saida[3]~14_combout  & ( !\CPU|MUX1|saida_MUX[3]~4_combout  ) ) ) # ( !\RAM4|dado_out[3]~4_combout  & ( !\key0|saida[3]~14_combout  & ( (!\CPU|MUX1|saida_MUX[3]~4_combout ) # ((!\key0|saida[3]~30_combout  & 
// (!\CPU|decoderInstru|saida~1_combout  & \RAM8|dado_out[3]~17_combout ))) ) ) )

	.dataa(!\key0|saida[3]~30_combout ),
	.datab(!\CPU|decoderInstru|saida~1_combout ),
	.datac(!\RAM8|dado_out[3]~17_combout ),
	.datad(!\CPU|MUX1|saida_MUX[3]~4_combout ),
	.datae(!\RAM4|dado_out[3]~4_combout ),
	.dataf(!\key0|saida[3]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[3]~11 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[3]~11 .lut_mask = 64'hFF08FF00FF00FF00;
defparam \CPU|MUX1|saida_MUX[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N15
cyclonev_lcell_comb \key0|saida[2]~28 (
// Equation(s):
// \key0|saida[2]~28_combout  = ( \hab_key0~0_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~9_combout  & !\SW[2]~input_o )) # (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\hab_key0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[2]~28 .extended_lut = "off";
defparam \key0|saida[2]~28 .lut_mask = 64'h00000000D050D050;
defparam \key0|saida[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N39
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~3 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~3_combout  = ( \key0|saida[1]~8_combout  & ( (\CPU|decoderInstru|saida~1_combout  & \ROM1|memROM~10_combout ) ) ) # ( !\key0|saida[1]~8_combout  & ( (!\CPU|decoderInstru|saida~1_combout ) # (\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|decoderInstru|saida~1_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\key0|saida[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~3 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~3 .lut_mask = 64'hCCFFCCFF00330033;
defparam \CPU|MUX1|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \RAM8|ram~307 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~307 .is_wysiwyg = "true";
defparam \RAM8|ram~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \RAM8|ram~179feeder (
// Equation(s):
// \RAM8|ram~179feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~179feeder .extended_lut = "off";
defparam \RAM8|ram~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N43
dffeas \RAM8|ram~179 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~179 .is_wysiwyg = "true";
defparam \RAM8|ram~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N18
cyclonev_lcell_comb \RAM8|ram~51feeder (
// Equation(s):
// \RAM8|ram~51feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~51feeder .extended_lut = "off";
defparam \RAM8|ram~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \RAM8|ram~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~51 .is_wysiwyg = "true";
defparam \RAM8|ram~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \RAM8|ram~435 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~435 .is_wysiwyg = "true";
defparam \RAM8|ram~435 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N51
cyclonev_lcell_comb \RAM8|ram~579 (
// Equation(s):
// \RAM8|ram~579_combout  = ( \RAM8|ram~435_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~179_q ) ) ) ) # ( !\RAM8|ram~435_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~179_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM8|ram~435_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~51_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~307_q )) ) ) ) # ( !\RAM8|ram~435_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~51_q 
// ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~307_q )) ) ) )

	.dataa(!\RAM8|ram~307_q ),
	.datab(!\RAM8|ram~179_q ),
	.datac(!\RAM8|ram~51_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM8|ram~435_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~579 .extended_lut = "off";
defparam \RAM8|ram~579 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM8|ram~579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N22
dffeas \RAM8|ram~123 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~123 .is_wysiwyg = "true";
defparam \RAM8|ram~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N52
dffeas \RAM8|ram~379 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~379 .is_wysiwyg = "true";
defparam \RAM8|ram~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N55
dffeas \RAM8|ram~251 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~251 .is_wysiwyg = "true";
defparam \RAM8|ram~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N2
dffeas \RAM8|ram~507 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~507 .is_wysiwyg = "true";
defparam \RAM8|ram~507 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \RAM8|ram~582 (
// Equation(s):
// \RAM8|ram~582_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~507_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~251_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~379_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~123_q  ) ) )

	.dataa(!\RAM8|ram~123_q ),
	.datab(!\RAM8|ram~379_q ),
	.datac(!\RAM8|ram~251_q ),
	.datad(!\RAM8|ram~507_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~582 .extended_lut = "off";
defparam \RAM8|ram~582 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM8|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N2
dffeas \RAM8|ram~443 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~443 .is_wysiwyg = "true";
defparam \RAM8|ram~443 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N27
cyclonev_lcell_comb \RAM8|ram~315feeder (
// Equation(s):
// \RAM8|ram~315feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~315feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~315feeder .extended_lut = "off";
defparam \RAM8|ram~315feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~315feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \RAM8|ram~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~315 .is_wysiwyg = "true";
defparam \RAM8|ram~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N15
cyclonev_lcell_comb \RAM8|ram~59feeder (
// Equation(s):
// \RAM8|ram~59feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~59feeder .extended_lut = "off";
defparam \RAM8|ram~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N16
dffeas \RAM8|ram~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~59 .is_wysiwyg = "true";
defparam \RAM8|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N38
dffeas \RAM8|ram~187 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~187 .is_wysiwyg = "true";
defparam \RAM8|ram~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N3
cyclonev_lcell_comb \RAM8|ram~580 (
// Equation(s):
// \RAM8|ram~580_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~443_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~187_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~315_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~59_q  ) ) )

	.dataa(!\RAM8|ram~443_q ),
	.datab(!\RAM8|ram~315_q ),
	.datac(!\RAM8|ram~59_q ),
	.datad(!\RAM8|ram~187_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~580 .extended_lut = "off";
defparam \RAM8|ram~580 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM8|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N2
dffeas \RAM8|ram~115 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~115 .is_wysiwyg = "true";
defparam \RAM8|ram~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \RAM8|ram~499 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~499 .is_wysiwyg = "true";
defparam \RAM8|ram~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \RAM8|ram~371 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~371 .is_wysiwyg = "true";
defparam \RAM8|ram~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \RAM8|ram~243 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~243 .is_wysiwyg = "true";
defparam \RAM8|ram~243 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \RAM8|ram~581 (
// Equation(s):
// \RAM8|ram~581_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~499_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~243_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~371_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~115_q  ) ) )

	.dataa(!\RAM8|ram~115_q ),
	.datab(!\RAM8|ram~499_q ),
	.datac(!\RAM8|ram~371_q ),
	.datad(!\RAM8|ram~243_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~581 .extended_lut = "off";
defparam \RAM8|ram~581 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM8|ram~581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \RAM8|ram~583 (
// Equation(s):
// \RAM8|ram~583_combout  = ( \RAM8|ram~580_combout  & ( \RAM8|ram~581_combout  & ( (!\ROM1|memROM~28_combout  & (((\RAM8|ram~579_combout )) # (\ROM1|memROM~9_combout ))) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout ) # ((\RAM8|ram~582_combout 
// )))) ) ) ) # ( !\RAM8|ram~580_combout  & ( \RAM8|ram~581_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~9_combout  & (\RAM8|ram~579_combout ))) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout ) # ((\RAM8|ram~582_combout )))) ) ) ) # ( 
// \RAM8|ram~580_combout  & ( !\RAM8|ram~581_combout  & ( (!\ROM1|memROM~28_combout  & (((\RAM8|ram~579_combout )) # (\ROM1|memROM~9_combout ))) # (\ROM1|memROM~28_combout  & (\ROM1|memROM~9_combout  & ((\RAM8|ram~582_combout )))) ) ) ) # ( 
// !\RAM8|ram~580_combout  & ( !\RAM8|ram~581_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~9_combout  & (\RAM8|ram~579_combout ))) # (\ROM1|memROM~28_combout  & (\ROM1|memROM~9_combout  & ((\RAM8|ram~582_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM8|ram~579_combout ),
	.datad(!\RAM8|ram~582_combout ),
	.datae(!\RAM8|ram~580_combout ),
	.dataf(!\RAM8|ram~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~583 .extended_lut = "off";
defparam \RAM8|ram~583 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \RAM8|ram~583 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \RAM8|ram~67feeder (
// Equation(s):
// \RAM8|ram~67feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~67feeder .extended_lut = "off";
defparam \RAM8|ram~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N26
dffeas \RAM8|ram~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~67 .is_wysiwyg = "true";
defparam \RAM8|ram~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N13
dffeas \RAM8|ram~323 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~323 .is_wysiwyg = "true";
defparam \RAM8|ram~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N41
dffeas \RAM8|ram~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~75 .is_wysiwyg = "true";
defparam \RAM8|ram~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N22
dffeas \RAM8|ram~331 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~331 .is_wysiwyg = "true";
defparam \RAM8|ram~331 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \RAM8|ram~584 (
// Equation(s):
// \RAM8|ram~584_combout  = ( \RAM8|ram~331_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~75_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM8|ram~331_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & \RAM8|ram~75_q ) ) ) ) # ( \RAM8|ram~331_q  & 
// ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~67_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~323_q ))) ) ) ) # ( !\RAM8|ram~331_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~67_q )) # 
// (\ROM1|memROM~8_combout  & ((\RAM8|ram~323_q ))) ) ) )

	.dataa(!\RAM8|ram~67_q ),
	.datab(!\RAM8|ram~323_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~75_q ),
	.datae(!\RAM8|ram~331_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~584 .extended_lut = "off";
defparam \RAM8|ram~584 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM8|ram~584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N50
dffeas \RAM8|ram~451 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~451 .is_wysiwyg = "true";
defparam \RAM8|ram~451 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \RAM8|ram~195feeder (
// Equation(s):
// \RAM8|ram~195feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~195feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~195feeder .extended_lut = "off";
defparam \RAM8|ram~195feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~195feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N40
dffeas \RAM8|ram~195 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~195 .is_wysiwyg = "true";
defparam \RAM8|ram~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N34
dffeas \RAM8|ram~203 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~203 .is_wysiwyg = "true";
defparam \RAM8|ram~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \RAM8|ram~459feeder (
// Equation(s):
// \RAM8|ram~459feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~459feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~459feeder .extended_lut = "off";
defparam \RAM8|ram~459feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~459feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N56
dffeas \RAM8|ram~459 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~459 .is_wysiwyg = "true";
defparam \RAM8|ram~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \RAM8|ram~585 (
// Equation(s):
// \RAM8|ram~585_combout  = ( \RAM8|ram~459_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~203_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM8|ram~459_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & \RAM8|ram~203_q ) ) ) ) # ( \RAM8|ram~459_q  
// & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~195_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~451_q )) ) ) ) # ( !\RAM8|ram~459_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~195_q ))) # 
// (\ROM1|memROM~8_combout  & (\RAM8|ram~451_q )) ) ) )

	.dataa(!\RAM8|ram~451_q ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM8|ram~195_q ),
	.datad(!\RAM8|ram~203_q ),
	.datae(!\RAM8|ram~459_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~585 .extended_lut = "off";
defparam \RAM8|ram~585 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RAM8|ram~585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N29
dffeas \RAM8|ram~387 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~387 .is_wysiwyg = "true";
defparam \RAM8|ram~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \RAM8|ram~131feeder (
// Equation(s):
// \RAM8|ram~131feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~131feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~131feeder .extended_lut = "off";
defparam \RAM8|ram~131feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~131feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N19
dffeas \RAM8|ram~131 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~131 .is_wysiwyg = "true";
defparam \RAM8|ram~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \RAM8|ram~395 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~395 .is_wysiwyg = "true";
defparam \RAM8|ram~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N59
dffeas \RAM8|ram~139 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~139 .is_wysiwyg = "true";
defparam \RAM8|ram~139 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \RAM8|ram~586 (
// Equation(s):
// \RAM8|ram~586_combout  = ( \RAM8|ram~139_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout ) # (\RAM8|ram~395_q ) ) ) ) # ( !\RAM8|ram~139_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout  & \RAM8|ram~395_q ) ) ) ) # ( \RAM8|ram~139_q  
// & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~131_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~387_q )) ) ) ) # ( !\RAM8|ram~139_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~131_q ))) # 
// (\ROM1|memROM~8_combout  & (\RAM8|ram~387_q )) ) ) )

	.dataa(!\RAM8|ram~387_q ),
	.datab(!\RAM8|ram~131_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~395_q ),
	.datae(!\RAM8|ram~139_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~586 .extended_lut = "off";
defparam \RAM8|ram~586 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM8|ram~586 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N7
dffeas \RAM8|ram~523 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~523 .is_wysiwyg = "true";
defparam \RAM8|ram~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N17
dffeas \RAM8|ram~267 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~267 .is_wysiwyg = "true";
defparam \RAM8|ram~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N35
dffeas \RAM8|ram~259 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~259 .is_wysiwyg = "true";
defparam \RAM8|ram~259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N3
cyclonev_lcell_comb \RAM8|ram~515feeder (
// Equation(s):
// \RAM8|ram~515feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~515feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~515feeder .extended_lut = "off";
defparam \RAM8|ram~515feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~515feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N5
dffeas \RAM8|ram~515 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~515 .is_wysiwyg = "true";
defparam \RAM8|ram~515 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \RAM8|ram~587 (
// Equation(s):
// \RAM8|ram~587_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~523_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~267_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~515_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~259_q  ) ) )

	.dataa(!\RAM8|ram~523_q ),
	.datab(!\RAM8|ram~267_q ),
	.datac(!\RAM8|ram~259_q ),
	.datad(!\RAM8|ram~515_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~587 .extended_lut = "off";
defparam \RAM8|ram~587 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM8|ram~587 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \RAM8|ram~588 (
// Equation(s):
// \RAM8|ram~588_combout  = ( \RAM8|ram~586_combout  & ( \RAM8|ram~587_combout  & ( ((!\ROM1|memROM~29_combout  & (\RAM8|ram~584_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~585_combout )))) # (\ROM1|memROM~28_combout ) ) ) ) # ( 
// !\RAM8|ram~586_combout  & ( \RAM8|ram~587_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout  & (\RAM8|ram~584_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~585_combout ))))) # (\ROM1|memROM~28_combout  & (\ROM1|memROM~29_combout 
// )) ) ) ) # ( \RAM8|ram~586_combout  & ( !\RAM8|ram~587_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout  & (\RAM8|ram~584_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~585_combout ))))) # (\ROM1|memROM~28_combout  & 
// (!\ROM1|memROM~29_combout )) ) ) ) # ( !\RAM8|ram~586_combout  & ( !\RAM8|ram~587_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout  & (\RAM8|ram~584_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~585_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM8|ram~584_combout ),
	.datad(!\RAM8|ram~585_combout ),
	.datae(!\RAM8|ram~586_combout ),
	.dataf(!\RAM8|ram~587_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~588 .extended_lut = "off";
defparam \RAM8|ram~588 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RAM8|ram~588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \RAM8|ram~171 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~171 .is_wysiwyg = "true";
defparam \RAM8|ram~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N59
dffeas \RAM8|ram~163 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~163 .is_wysiwyg = "true";
defparam \RAM8|ram~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \RAM8|ram~419feeder (
// Equation(s):
// \RAM8|ram~419feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~419feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~419feeder .extended_lut = "off";
defparam \RAM8|ram~419feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~419feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \RAM8|ram~419 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~419 .is_wysiwyg = "true";
defparam \RAM8|ram~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \RAM8|ram~427 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~427 .is_wysiwyg = "true";
defparam \RAM8|ram~427 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \RAM8|ram~575 (
// Equation(s):
// \RAM8|ram~575_combout  = ( \RAM8|ram~427_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~171_q ) ) ) ) # ( !\RAM8|ram~427_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~171_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM8|ram~427_q  
// & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~163_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~419_q ))) ) ) ) # ( !\RAM8|ram~427_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~163_q )) # 
// (\ROM1|memROM~8_combout  & ((\RAM8|ram~419_q ))) ) ) )

	.dataa(!\RAM8|ram~171_q ),
	.datab(!\RAM8|ram~163_q ),
	.datac(!\RAM8|ram~419_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM8|ram~427_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~575 .extended_lut = "off";
defparam \RAM8|ram~575 .lut_mask = 64'h330F330F550055FF;
defparam \RAM8|ram~575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N55
dffeas \RAM8|ram~99 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~99 .is_wysiwyg = "true";
defparam \RAM8|ram~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N37
dffeas \RAM8|ram~355 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~355 .is_wysiwyg = "true";
defparam \RAM8|ram~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N19
dffeas \RAM8|ram~107 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~107 .is_wysiwyg = "true";
defparam \RAM8|ram~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N26
dffeas \RAM8|ram~363 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~363 .is_wysiwyg = "true";
defparam \RAM8|ram~363 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \RAM8|ram~576 (
// Equation(s):
// \RAM8|ram~576_combout  = ( \RAM8|ram~363_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~107_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM8|ram~363_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & \RAM8|ram~107_q ) ) ) ) # ( \RAM8|ram~363_q  
// & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~99_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~355_q ))) ) ) ) # ( !\RAM8|ram~363_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~99_q )) # 
// (\ROM1|memROM~8_combout  & ((\RAM8|ram~355_q ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\RAM8|ram~99_q ),
	.datac(!\RAM8|ram~355_q ),
	.datad(!\RAM8|ram~107_q ),
	.datae(!\RAM8|ram~363_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~576 .extended_lut = "off";
defparam \RAM8|ram~576 .lut_mask = 64'h2727272700AA55FF;
defparam \RAM8|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \RAM8|ram~227feeder (
// Equation(s):
// \RAM8|ram~227feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~227feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~227feeder .extended_lut = "off";
defparam \RAM8|ram~227feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~227feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N55
dffeas \RAM8|ram~227 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~227 .is_wysiwyg = "true";
defparam \RAM8|ram~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \RAM8|ram~235 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~235 .is_wysiwyg = "true";
defparam \RAM8|ram~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N44
dffeas \RAM8|ram~483 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~483 .is_wysiwyg = "true";
defparam \RAM8|ram~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \RAM8|ram~491 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~491 .is_wysiwyg = "true";
defparam \RAM8|ram~491 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \RAM8|ram~577 (
// Equation(s):
// \RAM8|ram~577_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~491_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~483_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM8|ram~235_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM8|ram~227_q  ) ) )

	.dataa(!\RAM8|ram~227_q ),
	.datab(!\RAM8|ram~235_q ),
	.datac(!\RAM8|ram~483_q ),
	.datad(!\RAM8|ram~491_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~577 .extended_lut = "off";
defparam \RAM8|ram~577 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM8|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \RAM8|ram~35feeder (
// Equation(s):
// \RAM8|ram~35feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~35feeder .extended_lut = "off";
defparam \RAM8|ram~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N55
dffeas \RAM8|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~35 .is_wysiwyg = "true";
defparam \RAM8|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \RAM8|ram~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~43 .is_wysiwyg = "true";
defparam \RAM8|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \RAM8|ram~299 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~299 .is_wysiwyg = "true";
defparam \RAM8|ram~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \RAM8|ram~291 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~291 .is_wysiwyg = "true";
defparam \RAM8|ram~291 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \RAM8|ram~574 (
// Equation(s):
// \RAM8|ram~574_combout  = ( \RAM8|ram~291_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~43_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~299_q ))) ) ) ) # ( !\RAM8|ram~291_q  & ( \ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM8|ram~43_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~299_q ))) ) ) ) # ( \RAM8|ram~291_q  & ( !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~35_q ) ) ) ) # ( !\RAM8|ram~291_q  & ( 
// !\ROM1|memROM~9_combout  & ( (\RAM8|ram~35_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM8|ram~35_q ),
	.datab(!\RAM8|ram~43_q ),
	.datac(!\RAM8|ram~299_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM8|ram~291_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~574 .extended_lut = "off";
defparam \RAM8|ram~574 .lut_mask = 64'h550055FF330F330F;
defparam \RAM8|ram~574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \RAM8|ram~578 (
// Equation(s):
// \RAM8|ram~578_combout  = ( \RAM8|ram~577_combout  & ( \RAM8|ram~574_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM8|ram~575_combout )))) # (\ROM1|memROM~28_combout  & (((\RAM8|ram~576_combout )) # (\ROM1|memROM~29_combout 
// ))) ) ) ) # ( !\RAM8|ram~577_combout  & ( \RAM8|ram~574_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM8|ram~575_combout )))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~29_combout  & ((\RAM8|ram~576_combout )))) ) ) ) # ( 
// \RAM8|ram~577_combout  & ( !\RAM8|ram~574_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~29_combout  & (\RAM8|ram~575_combout ))) # (\ROM1|memROM~28_combout  & (((\RAM8|ram~576_combout )) # (\ROM1|memROM~29_combout ))) ) ) ) # ( 
// !\RAM8|ram~577_combout  & ( !\RAM8|ram~574_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~29_combout  & (\RAM8|ram~575_combout ))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~29_combout  & ((\RAM8|ram~576_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM8|ram~575_combout ),
	.datad(!\RAM8|ram~576_combout ),
	.datae(!\RAM8|ram~577_combout ),
	.dataf(!\RAM8|ram~574_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~578 .extended_lut = "off";
defparam \RAM8|ram~578 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM8|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \RAM8|ram~27feeder (
// Equation(s):
// \RAM8|ram~27feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~27feeder .extended_lut = "off";
defparam \RAM8|ram~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N44
dffeas \RAM8|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~27 .is_wysiwyg = "true";
defparam \RAM8|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \RAM8|ram~283 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~283 .is_wysiwyg = "true";
defparam \RAM8|ram~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N59
dffeas \RAM8|ram~411 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~411 .is_wysiwyg = "true";
defparam \RAM8|ram~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \RAM8|ram~155 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~155 .is_wysiwyg = "true";
defparam \RAM8|ram~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \RAM8|ram~570 (
// Equation(s):
// \RAM8|ram~570_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~411_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~155_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~283_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~27_q  ) ) )

	.dataa(!\RAM8|ram~27_q ),
	.datab(!\RAM8|ram~283_q ),
	.datac(!\RAM8|ram~411_q ),
	.datad(!\RAM8|ram~155_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~570 .extended_lut = "off";
defparam \RAM8|ram~570 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM8|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N14
dffeas \RAM8|ram~91 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~91 .is_wysiwyg = "true";
defparam \RAM8|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \RAM8|ram~475 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~475 .is_wysiwyg = "true";
defparam \RAM8|ram~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N23
dffeas \RAM8|ram~219 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~219 .is_wysiwyg = "true";
defparam \RAM8|ram~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N58
dffeas \RAM8|ram~347 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~347 .is_wysiwyg = "true";
defparam \RAM8|ram~347 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \RAM8|ram~572 (
// Equation(s):
// \RAM8|ram~572_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~475_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~219_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~347_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~91_q  ) ) )

	.dataa(!\RAM8|ram~91_q ),
	.datab(!\RAM8|ram~475_q ),
	.datac(!\RAM8|ram~219_q ),
	.datad(!\RAM8|ram~347_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~572 .extended_lut = "off";
defparam \RAM8|ram~572 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM8|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N2
dffeas \RAM8|ram~211 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~211 .is_wysiwyg = "true";
defparam \RAM8|ram~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N37
dffeas \RAM8|ram~467 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~467 .is_wysiwyg = "true";
defparam \RAM8|ram~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N47
dffeas \RAM8|ram~83 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~83 .is_wysiwyg = "true";
defparam \RAM8|ram~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N49
dffeas \RAM8|ram~339 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~339 .is_wysiwyg = "true";
defparam \RAM8|ram~339 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N39
cyclonev_lcell_comb \RAM8|ram~571 (
// Equation(s):
// \RAM8|ram~571_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~467_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~211_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~339_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~83_q  ) ) )

	.dataa(!\RAM8|ram~211_q ),
	.datab(!\RAM8|ram~467_q ),
	.datac(!\RAM8|ram~83_q ),
	.datad(!\RAM8|ram~339_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~571 .extended_lut = "off";
defparam \RAM8|ram~571 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM8|ram~571 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N0
cyclonev_lcell_comb \RAM8|ram~403feeder (
// Equation(s):
// \RAM8|ram~403feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~403feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~403feeder .extended_lut = "off";
defparam \RAM8|ram~403feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~403feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N2
dffeas \RAM8|ram~403 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~403 .is_wysiwyg = "true";
defparam \RAM8|ram~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N6
cyclonev_lcell_comb \RAM8|ram~275feeder (
// Equation(s):
// \RAM8|ram~275feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~275feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~275feeder .extended_lut = "off";
defparam \RAM8|ram~275feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~275feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N8
dffeas \RAM8|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~275 .is_wysiwyg = "true";
defparam \RAM8|ram~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N4
dffeas \RAM8|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~19 .is_wysiwyg = "true";
defparam \RAM8|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N44
dffeas \RAM8|ram~147 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~147 .is_wysiwyg = "true";
defparam \RAM8|ram~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N24
cyclonev_lcell_comb \RAM8|ram~569 (
// Equation(s):
// \RAM8|ram~569_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~403_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~147_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~275_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~19_q  ) ) )

	.dataa(!\RAM8|ram~403_q ),
	.datab(!\RAM8|ram~275_q ),
	.datac(!\RAM8|ram~19_q ),
	.datad(!\RAM8|ram~147_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~569 .extended_lut = "off";
defparam \RAM8|ram~569 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM8|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \RAM8|ram~573 (
// Equation(s):
// \RAM8|ram~573_combout  = ( \RAM8|ram~571_combout  & ( \RAM8|ram~569_combout  & ( (!\ROM1|memROM~9_combout ) # ((!\ROM1|memROM~28_combout  & (\RAM8|ram~570_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~572_combout )))) ) ) ) # ( 
// !\RAM8|ram~571_combout  & ( \RAM8|ram~569_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout ) # ((\RAM8|ram~570_combout )))) # (\ROM1|memROM~28_combout  & (\ROM1|memROM~9_combout  & ((\RAM8|ram~572_combout )))) ) ) ) # ( 
// \RAM8|ram~571_combout  & ( !\RAM8|ram~569_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~9_combout  & (\RAM8|ram~570_combout ))) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~9_combout ) # ((\RAM8|ram~572_combout )))) ) ) ) # ( 
// !\RAM8|ram~571_combout  & ( !\RAM8|ram~569_combout  & ( (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & (\RAM8|ram~570_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~572_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM8|ram~570_combout ),
	.datad(!\RAM8|ram~572_combout ),
	.datae(!\RAM8|ram~571_combout ),
	.dataf(!\RAM8|ram~569_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~573 .extended_lut = "off";
defparam \RAM8|ram~573 .lut_mask = 64'h021346578A9BCEDF;
defparam \RAM8|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \RAM8|dado_out[2]~21 (
// Equation(s):
// \RAM8|dado_out[2]~21_combout  = ( !\ROM1|memROM~10_combout  & ( (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~573_combout )) # (\ROM1|memROM~27_combout  & (((\RAM8|ram~578_combout ))))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~583_combout )) # (\ROM1|memROM~27_combout  & (((\RAM8|ram~588_combout ))))) ) )

	.dataa(!\RAM8|dado_out~0_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM8|ram~583_combout ),
	.datad(!\RAM8|ram~588_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM8|ram~578_combout ),
	.datag(!\RAM8|ram~573_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out[2]~21 .extended_lut = "on";
defparam \RAM8|dado_out[2]~21 .lut_mask = 64'hAEAEAEBFBFBFAEBF;
defparam \RAM8|dado_out[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N56
dffeas \RAM0|ram~459 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~459 .is_wysiwyg = "true";
defparam \RAM0|ram~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \RAM0|ram~435feeder (
// Equation(s):
// \RAM0|ram~435feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~435feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~435feeder .extended_lut = "off";
defparam \RAM0|ram~435feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~435feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N31
dffeas \RAM0|ram~435 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~435 .is_wysiwyg = "true";
defparam \RAM0|ram~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \RAM0|ram~443 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~443 .is_wysiwyg = "true";
defparam \RAM0|ram~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N35
dffeas \RAM0|ram~451 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~451 .is_wysiwyg = "true";
defparam \RAM0|ram~451 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \RAM0|ram~579 (
// Equation(s):
// \RAM0|ram~579_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~459_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~443_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~451_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~435_q  ) ) )

	.dataa(!\RAM0|ram~459_q ),
	.datab(!\RAM0|ram~435_q ),
	.datac(!\RAM0|ram~443_q ),
	.datad(!\RAM0|ram~451_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~579 .extended_lut = "off";
defparam \RAM0|ram~579 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM0|ram~579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N7
dffeas \RAM0|ram~331 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~331 .is_wysiwyg = "true";
defparam \RAM0|ram~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \RAM0|ram~323 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~323 .is_wysiwyg = "true";
defparam \RAM0|ram~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N32
dffeas \RAM0|ram~307 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~307 .is_wysiwyg = "true";
defparam \RAM0|ram~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N20
dffeas \RAM0|ram~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~315 .is_wysiwyg = "true";
defparam \RAM0|ram~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \RAM0|ram~577 (
// Equation(s):
// \RAM0|ram~577_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~331_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~315_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~323_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~307_q  ) ) )

	.dataa(!\RAM0|ram~331_q ),
	.datab(!\RAM0|ram~323_q ),
	.datac(!\RAM0|ram~307_q ),
	.datad(!\RAM0|ram~315_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~577 .extended_lut = "off";
defparam \RAM0|ram~577 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM0|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N49
dffeas \RAM0|ram~411 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~411 .is_wysiwyg = "true";
defparam \RAM0|ram~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N18
cyclonev_lcell_comb \RAM0|ram~403feeder (
// Equation(s):
// \RAM0|ram~403feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~403feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~403feeder .extended_lut = "off";
defparam \RAM0|ram~403feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~403feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N19
dffeas \RAM0|ram~403 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~403 .is_wysiwyg = "true";
defparam \RAM0|ram~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N32
dffeas \RAM0|ram~427 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~427 .is_wysiwyg = "true";
defparam \RAM0|ram~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N38
dffeas \RAM0|ram~419 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~419 .is_wysiwyg = "true";
defparam \RAM0|ram~419 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N33
cyclonev_lcell_comb \RAM0|ram~578 (
// Equation(s):
// \RAM0|ram~578_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~427_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~419_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM0|ram~411_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~403_q  ) ) )

	.dataa(!\RAM0|ram~411_q ),
	.datab(!\RAM0|ram~403_q ),
	.datac(!\RAM0|ram~427_q ),
	.datad(!\RAM0|ram~419_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~578 .extended_lut = "off";
defparam \RAM0|ram~578 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM0|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N16
dffeas \RAM0|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~275 .is_wysiwyg = "true";
defparam \RAM0|ram~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N18
cyclonev_lcell_comb \RAM0|ram~299feeder (
// Equation(s):
// \RAM0|ram~299feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~299feeder .extended_lut = "off";
defparam \RAM0|ram~299feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~299feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N19
dffeas \RAM0|ram~299 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~299 .is_wysiwyg = "true";
defparam \RAM0|ram~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N39
cyclonev_lcell_comb \RAM0|ram~291feeder (
// Equation(s):
// \RAM0|ram~291feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~291feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~291feeder .extended_lut = "off";
defparam \RAM0|ram~291feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~291feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N41
dffeas \RAM0|ram~291 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~291 .is_wysiwyg = "true";
defparam \RAM0|ram~291 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \RAM0|ram~283feeder (
// Equation(s):
// \RAM0|ram~283feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~283feeder .extended_lut = "off";
defparam \RAM0|ram~283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~283feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N1
dffeas \RAM0|ram~283 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~283 .is_wysiwyg = "true";
defparam \RAM0|ram~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N33
cyclonev_lcell_comb \RAM0|ram~576 (
// Equation(s):
// \RAM0|ram~576_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~299_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~291_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM0|ram~283_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~275_q  ) ) )

	.dataa(!\RAM0|ram~275_q ),
	.datab(!\RAM0|ram~299_q ),
	.datac(!\RAM0|ram~291_q ),
	.datad(!\RAM0|ram~283_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~576 .extended_lut = "off";
defparam \RAM0|ram~576 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM0|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \RAM0|ram~580 (
// Equation(s):
// \RAM0|ram~580_combout  = ( \RAM0|ram~578_combout  & ( \RAM0|ram~576_combout  & ( (!\ROM1|memROM~10_combout ) # ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~577_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~579_combout ))) ) ) ) # ( 
// !\RAM0|ram~578_combout  & ( \RAM0|ram~576_combout  & ( (!\ROM1|memROM~29_combout  & (((!\ROM1|memROM~10_combout ) # (\RAM0|ram~577_combout )))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~579_combout  & ((\ROM1|memROM~10_combout )))) ) ) ) # ( 
// \RAM0|ram~578_combout  & ( !\RAM0|ram~576_combout  & ( (!\ROM1|memROM~29_combout  & (((\RAM0|ram~577_combout  & \ROM1|memROM~10_combout )))) # (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~10_combout )) # (\RAM0|ram~579_combout ))) ) ) ) # ( 
// !\RAM0|ram~578_combout  & ( !\RAM0|ram~576_combout  & ( (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM0|ram~577_combout ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~579_combout )))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM0|ram~579_combout ),
	.datac(!\RAM0|ram~577_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~578_combout ),
	.dataf(!\RAM0|ram~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~580 .extended_lut = "off";
defparam \RAM0|ram~580 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \RAM0|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \RAM0|ram~523 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~523 .is_wysiwyg = "true";
defparam \RAM0|ram~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N4
dffeas \RAM0|ram~507 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~507 .is_wysiwyg = "true";
defparam \RAM0|ram~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N8
dffeas \RAM0|ram~499 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~499 .is_wysiwyg = "true";
defparam \RAM0|ram~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N59
dffeas \RAM0|ram~515 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~515 .is_wysiwyg = "true";
defparam \RAM0|ram~515 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N51
cyclonev_lcell_comb \RAM0|ram~589 (
// Equation(s):
// \RAM0|ram~589_combout  = ( \RAM0|ram~515_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~507_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~523_q )) ) ) ) # ( !\RAM0|ram~515_q  & ( \ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~27_combout  & ((\RAM0|ram~507_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~523_q )) ) ) ) # ( \RAM0|ram~515_q  & ( !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~499_q ) ) ) ) # ( !\RAM0|ram~515_q  & ( 
// !\ROM1|memROM~9_combout  & ( (\RAM0|ram~499_q  & !\ROM1|memROM~27_combout ) ) ) )

	.dataa(!\RAM0|ram~523_q ),
	.datab(!\RAM0|ram~507_q ),
	.datac(!\RAM0|ram~499_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~515_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~589 .extended_lut = "off";
defparam \RAM0|ram~589 .lut_mask = 64'h0F000FFF33553355;
defparam \RAM0|ram~589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \RAM0|ram~475 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~475 .is_wysiwyg = "true";
defparam \RAM0|ram~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N44
dffeas \RAM0|ram~491 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~491 .is_wysiwyg = "true";
defparam \RAM0|ram~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N4
dffeas \RAM0|ram~483 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~483 .is_wysiwyg = "true";
defparam \RAM0|ram~483 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \RAM0|ram~467feeder (
// Equation(s):
// \RAM0|ram~467feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~467feeder .extended_lut = "off";
defparam \RAM0|ram~467feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~467feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N35
dffeas \RAM0|ram~467 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~467 .is_wysiwyg = "true";
defparam \RAM0|ram~467 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N45
cyclonev_lcell_comb \RAM0|ram~588 (
// Equation(s):
// \RAM0|ram~588_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~491_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~483_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM0|ram~475_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~467_q  ) ) )

	.dataa(!\RAM0|ram~475_q ),
	.datab(!\RAM0|ram~491_q ),
	.datac(!\RAM0|ram~483_q ),
	.datad(!\RAM0|ram~467_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~588 .extended_lut = "off";
defparam \RAM0|ram~588 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM0|ram~588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N4
dffeas \RAM0|ram~371 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~371 .is_wysiwyg = "true";
defparam \RAM0|ram~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N59
dffeas \RAM0|ram~395 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~395 .is_wysiwyg = "true";
defparam \RAM0|ram~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \RAM0|ram~379 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~379 .is_wysiwyg = "true";
defparam \RAM0|ram~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N28
dffeas \RAM0|ram~387 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~387 .is_wysiwyg = "true";
defparam \RAM0|ram~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \RAM0|ram~587 (
// Equation(s):
// \RAM0|ram~587_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~395_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~379_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~387_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~371_q  ) ) )

	.dataa(!\RAM0|ram~371_q ),
	.datab(!\RAM0|ram~395_q ),
	.datac(!\RAM0|ram~379_q ),
	.datad(!\RAM0|ram~387_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~587 .extended_lut = "off";
defparam \RAM0|ram~587 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM0|ram~587 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N7
dffeas \RAM0|ram~355 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~355 .is_wysiwyg = "true";
defparam \RAM0|ram~355 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \RAM0|ram~347feeder (
// Equation(s):
// \RAM0|ram~347feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~347feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~347feeder .extended_lut = "off";
defparam \RAM0|ram~347feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~347feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \RAM0|ram~347 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~347 .is_wysiwyg = "true";
defparam \RAM0|ram~347 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \RAM0|ram~339feeder (
// Equation(s):
// \RAM0|ram~339feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~339feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~339feeder .extended_lut = "off";
defparam \RAM0|ram~339feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~339feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \RAM0|ram~339 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~339 .is_wysiwyg = "true";
defparam \RAM0|ram~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N8
dffeas \RAM0|ram~363 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~363 .is_wysiwyg = "true";
defparam \RAM0|ram~363 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \RAM0|ram~586 (
// Equation(s):
// \RAM0|ram~586_combout  = ( \RAM0|ram~363_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~347_q ) ) ) ) # ( !\RAM0|ram~363_q  & ( \ROM1|memROM~9_combout  & ( (\RAM0|ram~347_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~363_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~339_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~355_q )) ) ) ) # ( !\RAM0|ram~363_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~339_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~355_q )) ) ) )

	.dataa(!\RAM0|ram~355_q ),
	.datab(!\RAM0|ram~347_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM0|ram~339_q ),
	.datae(!\RAM0|ram~363_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~586 .extended_lut = "off";
defparam \RAM0|ram~586 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM0|ram~586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \RAM0|ram~590 (
// Equation(s):
// \RAM0|ram~590_combout  = ( \RAM0|ram~587_combout  & ( \RAM0|ram~586_combout  & ( (!\ROM1|memROM~29_combout ) # ((!\ROM1|memROM~10_combout  & ((\RAM0|ram~588_combout ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~589_combout ))) ) ) ) # ( 
// !\RAM0|ram~587_combout  & ( \RAM0|ram~586_combout  & ( (!\ROM1|memROM~10_combout  & (((!\ROM1|memROM~29_combout ) # (\RAM0|ram~588_combout )))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~589_combout  & (\ROM1|memROM~29_combout ))) ) ) ) # ( 
// \RAM0|ram~587_combout  & ( !\RAM0|ram~586_combout  & ( (!\ROM1|memROM~10_combout  & (((\ROM1|memROM~29_combout  & \RAM0|ram~588_combout )))) # (\ROM1|memROM~10_combout  & (((!\ROM1|memROM~29_combout )) # (\RAM0|ram~589_combout ))) ) ) ) # ( 
// !\RAM0|ram~587_combout  & ( !\RAM0|ram~586_combout  & ( (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM0|ram~588_combout ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~589_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\RAM0|ram~589_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM0|ram~588_combout ),
	.datae(!\RAM0|ram~587_combout ),
	.dataf(!\RAM0|ram~586_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~590 .extended_lut = "off";
defparam \RAM0|ram~590 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \RAM0|ram~590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N39
cyclonev_lcell_comb \RAM0|ram~51feeder (
// Equation(s):
// \RAM0|ram~51feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~51feeder .extended_lut = "off";
defparam \RAM0|ram~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N40
dffeas \RAM0|ram~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~51 .is_wysiwyg = "true";
defparam \RAM0|ram~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \RAM0|ram~19feeder (
// Equation(s):
// \RAM0|ram~19feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~19feeder .extended_lut = "off";
defparam \RAM0|ram~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N55
dffeas \RAM0|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~19 .is_wysiwyg = "true";
defparam \RAM0|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N28
dffeas \RAM0|ram~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~67 .is_wysiwyg = "true";
defparam \RAM0|ram~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N38
dffeas \RAM0|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~35 .is_wysiwyg = "true";
defparam \RAM0|ram~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \RAM0|ram~571 (
// Equation(s):
// \RAM0|ram~571_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~67_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~51_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~35_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~19_q  ) ) )

	.dataa(!\RAM0|ram~51_q ),
	.datab(!\RAM0|ram~19_q ),
	.datac(!\RAM0|ram~67_q ),
	.datad(!\RAM0|ram~35_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~571 .extended_lut = "off";
defparam \RAM0|ram~571 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM0|ram~571 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N56
dffeas \RAM0|ram~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~75 .is_wysiwyg = "true";
defparam \RAM0|ram~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N34
dffeas \RAM0|ram~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~43 .is_wysiwyg = "true";
defparam \RAM0|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \RAM0|ram~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~59 .is_wysiwyg = "true";
defparam \RAM0|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N50
dffeas \RAM0|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~27 .is_wysiwyg = "true";
defparam \RAM0|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N57
cyclonev_lcell_comb \RAM0|ram~573 (
// Equation(s):
// \RAM0|ram~573_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~75_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~59_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~43_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~27_q  ) ) )

	.dataa(!\RAM0|ram~75_q ),
	.datab(!\RAM0|ram~43_q ),
	.datac(!\RAM0|ram~59_q ),
	.datad(!\RAM0|ram~27_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~573 .extended_lut = "off";
defparam \RAM0|ram~573 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM0|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N35
dffeas \RAM0|ram~147 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~147 .is_wysiwyg = "true";
defparam \RAM0|ram~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N18
cyclonev_lcell_comb \RAM0|ram~179feeder (
// Equation(s):
// \RAM0|ram~179feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~179feeder .extended_lut = "off";
defparam \RAM0|ram~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N20
dffeas \RAM0|ram~179 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~179 .is_wysiwyg = "true";
defparam \RAM0|ram~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N40
dffeas \RAM0|ram~195 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~195 .is_wysiwyg = "true";
defparam \RAM0|ram~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N50
dffeas \RAM0|ram~163 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~163 .is_wysiwyg = "true";
defparam \RAM0|ram~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N51
cyclonev_lcell_comb \RAM0|ram~572 (
// Equation(s):
// \RAM0|ram~572_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~195_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~179_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~163_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~147_q  ) ) )

	.dataa(!\RAM0|ram~147_q ),
	.datab(!\RAM0|ram~179_q ),
	.datac(!\RAM0|ram~195_q ),
	.datad(!\RAM0|ram~163_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~572 .extended_lut = "off";
defparam \RAM0|ram~572 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM0|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N23
dffeas \RAM0|ram~155 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~155 .is_wysiwyg = "true";
defparam \RAM0|ram~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \RAM0|ram~187 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~187 .is_wysiwyg = "true";
defparam \RAM0|ram~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N8
dffeas \RAM0|ram~203 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~203 .is_wysiwyg = "true";
defparam \RAM0|ram~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N2
dffeas \RAM0|ram~171 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~171 .is_wysiwyg = "true";
defparam \RAM0|ram~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N9
cyclonev_lcell_comb \RAM0|ram~574 (
// Equation(s):
// \RAM0|ram~574_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~203_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~187_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~171_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~155_q  ) ) )

	.dataa(!\RAM0|ram~155_q ),
	.datab(!\RAM0|ram~187_q ),
	.datac(!\RAM0|ram~203_q ),
	.datad(!\RAM0|ram~171_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~574 .extended_lut = "off";
defparam \RAM0|ram~574 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM0|ram~574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \RAM0|ram~575 (
// Equation(s):
// \RAM0|ram~575_combout  = ( \RAM0|ram~572_combout  & ( \RAM0|ram~574_combout  & ( ((!\ROM1|memROM~9_combout  & (\RAM0|ram~571_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~573_combout )))) # (\ROM1|memROM~29_combout ) ) ) ) # ( !\RAM0|ram~572_combout 
//  & ( \RAM0|ram~574_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~571_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~573_combout ))))) # (\ROM1|memROM~29_combout  & (((\ROM1|memROM~9_combout )))) ) ) ) # ( 
// \RAM0|ram~572_combout  & ( !\RAM0|ram~574_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~571_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~573_combout ))))) # (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~9_combout 
// )))) ) ) ) # ( !\RAM0|ram~572_combout  & ( !\RAM0|ram~574_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~571_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~573_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM0|ram~571_combout ),
	.datac(!\RAM0|ram~573_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM0|ram~572_combout ),
	.dataf(!\RAM0|ram~574_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~575 .extended_lut = "off";
defparam \RAM0|ram~575 .lut_mask = 64'h220A770A225F775F;
defparam \RAM0|ram~575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N47
dffeas \RAM0|ram~139 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~139 .is_wysiwyg = "true";
defparam \RAM0|ram~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \RAM0|ram~267 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~267 .is_wysiwyg = "true";
defparam \RAM0|ram~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N11
dffeas \RAM0|ram~235 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~235 .is_wysiwyg = "true";
defparam \RAM0|ram~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N47
dffeas \RAM0|ram~107 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~107 .is_wysiwyg = "true";
defparam \RAM0|ram~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \RAM0|ram~584 (
// Equation(s):
// \RAM0|ram~584_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~267_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~235_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~139_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~107_q  ) ) )

	.dataa(!\RAM0|ram~139_q ),
	.datab(!\RAM0|ram~267_q ),
	.datac(!\RAM0|ram~235_q ),
	.datad(!\RAM0|ram~107_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~584 .extended_lut = "off";
defparam \RAM0|ram~584 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM0|ram~584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N5
dffeas \RAM0|ram~227 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~227 .is_wysiwyg = "true";
defparam \RAM0|ram~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N57
cyclonev_lcell_comb \RAM0|ram~131feeder (
// Equation(s):
// \RAM0|ram~131feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~131feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~131feeder .extended_lut = "off";
defparam \RAM0|ram~131feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~131feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N59
dffeas \RAM0|ram~131 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~131 .is_wysiwyg = "true";
defparam \RAM0|ram~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N42
cyclonev_lcell_comb \RAM0|ram~259feeder (
// Equation(s):
// \RAM0|ram~259feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~259feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~259feeder .extended_lut = "off";
defparam \RAM0|ram~259feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~259feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \RAM0|ram~259 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~259 .is_wysiwyg = "true";
defparam \RAM0|ram~259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \RAM0|ram~99feeder (
// Equation(s):
// \RAM0|ram~99feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~99feeder .extended_lut = "off";
defparam \RAM0|ram~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \RAM0|ram~99 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~99 .is_wysiwyg = "true";
defparam \RAM0|ram~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N15
cyclonev_lcell_comb \RAM0|ram~582 (
// Equation(s):
// \RAM0|ram~582_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~259_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~131_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~227_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~99_q  ) ) )

	.dataa(!\RAM0|ram~227_q ),
	.datab(!\RAM0|ram~131_q ),
	.datac(!\RAM0|ram~259_q ),
	.datad(!\RAM0|ram~99_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~582 .extended_lut = "off";
defparam \RAM0|ram~582 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM0|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \RAM0|ram~115feeder (
// Equation(s):
// \RAM0|ram~115feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~115feeder .extended_lut = "off";
defparam \RAM0|ram~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~115feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N10
dffeas \RAM0|ram~115 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~115 .is_wysiwyg = "true";
defparam \RAM0|ram~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N10
dffeas \RAM0|ram~211 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~211 .is_wysiwyg = "true";
defparam \RAM0|ram~211 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N51
cyclonev_lcell_comb \RAM0|ram~243feeder (
// Equation(s):
// \RAM0|ram~243feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~243feeder .extended_lut = "off";
defparam \RAM0|ram~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N53
dffeas \RAM0|ram~243 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~243 .is_wysiwyg = "true";
defparam \RAM0|ram~243 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \RAM0|ram~83feeder (
// Equation(s):
// \RAM0|ram~83feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~83feeder .extended_lut = "off";
defparam \RAM0|ram~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N28
dffeas \RAM0|ram~83 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~83 .is_wysiwyg = "true";
defparam \RAM0|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N6
cyclonev_lcell_comb \RAM0|ram~581 (
// Equation(s):
// \RAM0|ram~581_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~243_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~115_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~211_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~83_q  ) ) )

	.dataa(!\RAM0|ram~115_q ),
	.datab(!\RAM0|ram~211_q ),
	.datac(!\RAM0|ram~243_q ),
	.datad(!\RAM0|ram~83_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~581 .extended_lut = "off";
defparam \RAM0|ram~581 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM0|ram~581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N50
dffeas \RAM0|ram~251 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~251 .is_wysiwyg = "true";
defparam \RAM0|ram~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N52
dffeas \RAM0|ram~123 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~123 .is_wysiwyg = "true";
defparam \RAM0|ram~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N28
dffeas \RAM0|ram~219 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~219 .is_wysiwyg = "true";
defparam \RAM0|ram~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N28
dffeas \RAM0|ram~91 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~91 .is_wysiwyg = "true";
defparam \RAM0|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \RAM0|ram~583 (
// Equation(s):
// \RAM0|ram~583_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~251_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~123_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~219_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~91_q  ) ) )

	.dataa(!\RAM0|ram~251_q ),
	.datab(!\RAM0|ram~123_q ),
	.datac(!\RAM0|ram~219_q ),
	.datad(!\RAM0|ram~91_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~583 .extended_lut = "off";
defparam \RAM0|ram~583 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM0|ram~583 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \RAM0|ram~585 (
// Equation(s):
// \RAM0|ram~585_combout  = ( \RAM0|ram~581_combout  & ( \RAM0|ram~583_combout  & ( (!\ROM1|memROM~27_combout ) # ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~582_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~584_combout ))) ) ) ) # ( 
// !\RAM0|ram~581_combout  & ( \RAM0|ram~583_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~9_combout )))) # (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~582_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~584_combout 
// )))) ) ) ) # ( \RAM0|ram~581_combout  & ( !\RAM0|ram~583_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~9_combout )))) # (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~582_combout ))) # (\ROM1|memROM~9_combout  & 
// (\RAM0|ram~584_combout )))) ) ) ) # ( !\RAM0|ram~581_combout  & ( !\RAM0|ram~583_combout  & ( (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & ((\RAM0|ram~582_combout ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~584_combout )))) ) ) )

	.dataa(!\RAM0|ram~584_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM0|ram~582_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM0|ram~581_combout ),
	.dataf(!\RAM0|ram~583_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~585 .extended_lut = "off";
defparam \RAM0|ram~585 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \RAM0|ram~585 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \RAM0|ram~591 (
// Equation(s):
// \RAM0|ram~591_combout  = ( \RAM0|ram~575_combout  & ( \RAM0|ram~585_combout  & ( (!\ROM1|memROM~8_combout ) # ((!\ROM1|memROM~28_combout  & (\RAM0|ram~580_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~590_combout )))) ) ) ) # ( 
// !\RAM0|ram~575_combout  & ( \RAM0|ram~585_combout  & ( (!\ROM1|memROM~8_combout  & (((\ROM1|memROM~28_combout )))) # (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~580_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~590_combout 
// ))))) ) ) ) # ( \RAM0|ram~575_combout  & ( !\RAM0|ram~585_combout  & ( (!\ROM1|memROM~8_combout  & (((!\ROM1|memROM~28_combout )))) # (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~580_combout )) # (\ROM1|memROM~28_combout  & 
// ((\RAM0|ram~590_combout ))))) ) ) ) # ( !\RAM0|ram~575_combout  & ( !\RAM0|ram~585_combout  & ( (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~580_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~590_combout ))))) ) ) )

	.dataa(!\RAM0|ram~580_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM0|ram~590_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM0|ram~575_combout ),
	.dataf(!\RAM0|ram~585_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~591 .extended_lut = "off";
defparam \RAM0|ram~591 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \RAM0|ram~591 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \key0|saida[2]~12 (
// Equation(s):
// \key0|saida[2]~12_combout  = ( \RAM0|dado_out~1_combout  & ( !\RAM0|ram~591_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM0|dado_out~1_combout ),
	.dataf(!\RAM0|ram~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[2]~12 .extended_lut = "off";
defparam \key0|saida[2]~12 .lut_mask = 64'h0000FFFF00000000;
defparam \key0|saida[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N38
dffeas \RAM4|ram~523 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~523 .is_wysiwyg = "true";
defparam \RAM4|ram~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N22
dffeas \RAM4|ram~459 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~459 .is_wysiwyg = "true";
defparam \RAM4|ram~459 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N30
cyclonev_lcell_comb \RAM4|ram~203feeder (
// Equation(s):
// \RAM4|ram~203feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~203feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~203feeder .extended_lut = "off";
defparam \RAM4|ram~203feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~203feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N32
dffeas \RAM4|ram~203 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~203 .is_wysiwyg = "true";
defparam \RAM4|ram~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N21
cyclonev_lcell_comb \RAM4|ram~267feeder (
// Equation(s):
// \RAM4|ram~267feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~267feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~267feeder .extended_lut = "off";
defparam \RAM4|ram~267feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~267feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N22
dffeas \RAM4|ram~267 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~267 .is_wysiwyg = "true";
defparam \RAM4|ram~267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \RAM4|ram~589 (
// Equation(s):
// \RAM4|ram~589_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~523_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~267_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~459_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~203_q  ) ) )

	.dataa(!\RAM4|ram~523_q ),
	.datab(!\RAM4|ram~459_q ),
	.datac(!\RAM4|ram~203_q ),
	.datad(!\RAM4|ram~267_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~589 .extended_lut = "off";
defparam \RAM4|ram~589 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM4|ram~589 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N15
cyclonev_lcell_comb \RAM4|ram~235feeder (
// Equation(s):
// \RAM4|ram~235feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~235feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~235feeder .extended_lut = "off";
defparam \RAM4|ram~235feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~235feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N16
dffeas \RAM4|ram~235 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~235 .is_wysiwyg = "true";
defparam \RAM4|ram~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N44
dffeas \RAM4|ram~491 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~491 .is_wysiwyg = "true";
defparam \RAM4|ram~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \RAM4|ram~171 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~171 .is_wysiwyg = "true";
defparam \RAM4|ram~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N16
dffeas \RAM4|ram~427 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~427 .is_wysiwyg = "true";
defparam \RAM4|ram~427 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \RAM4|ram~588 (
// Equation(s):
// \RAM4|ram~588_combout  = ( \RAM4|ram~427_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~235_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~491_q ))) ) ) ) # ( !\RAM4|ram~427_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM4|ram~235_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~491_q ))) ) ) ) # ( \RAM4|ram~427_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~171_q ) ) ) ) # ( !\RAM4|ram~427_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~171_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~235_q ),
	.datab(!\RAM4|ram~491_q ),
	.datac(!\RAM4|ram~171_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~427_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~588 .extended_lut = "off";
defparam \RAM4|ram~588 .lut_mask = 64'h0F000FFF55335533;
defparam \RAM4|ram~588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N50
dffeas \RAM4|ram~475 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~475 .is_wysiwyg = "true";
defparam \RAM4|ram~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N58
dffeas \RAM4|ram~219 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~219 .is_wysiwyg = "true";
defparam \RAM4|ram~219 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N27
cyclonev_lcell_comb \RAM4|ram~155feeder (
// Equation(s):
// \RAM4|ram~155feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~155feeder .extended_lut = "off";
defparam \RAM4|ram~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N28
dffeas \RAM4|ram~155 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~155 .is_wysiwyg = "true";
defparam \RAM4|ram~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N18
cyclonev_lcell_comb \RAM4|ram~411feeder (
// Equation(s):
// \RAM4|ram~411feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~411feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~411feeder .extended_lut = "off";
defparam \RAM4|ram~411feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~411feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \RAM4|ram~411 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~411 .is_wysiwyg = "true";
defparam \RAM4|ram~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N9
cyclonev_lcell_comb \RAM4|ram~586 (
// Equation(s):
// \RAM4|ram~586_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~475_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~219_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~411_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~155_q  ) ) )

	.dataa(!\RAM4|ram~475_q ),
	.datab(!\RAM4|ram~219_q ),
	.datac(!\RAM4|ram~155_q ),
	.datad(!\RAM4|ram~411_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~586 .extended_lut = "off";
defparam \RAM4|ram~586 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM4|ram~586 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N56
dffeas \RAM4|ram~507 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~507 .is_wysiwyg = "true";
defparam \RAM4|ram~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N41
dffeas \RAM4|ram~443 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~443 .is_wysiwyg = "true";
defparam \RAM4|ram~443 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \RAM4|ram~187feeder (
// Equation(s):
// \RAM4|ram~187feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~187feeder .extended_lut = "off";
defparam \RAM4|ram~187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \RAM4|ram~187 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~187 .is_wysiwyg = "true";
defparam \RAM4|ram~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N16
dffeas \RAM4|ram~251 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~251 .is_wysiwyg = "true";
defparam \RAM4|ram~251 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \RAM4|ram~587 (
// Equation(s):
// \RAM4|ram~587_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~507_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~251_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~443_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~187_q  ) ) )

	.dataa(!\RAM4|ram~507_q ),
	.datab(!\RAM4|ram~443_q ),
	.datac(!\RAM4|ram~187_q ),
	.datad(!\RAM4|ram~251_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~587 .extended_lut = "off";
defparam \RAM4|ram~587 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM4|ram~587 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N39
cyclonev_lcell_comb \RAM4|ram~590 (
// Equation(s):
// \RAM4|ram~590_combout  = ( \RAM4|ram~586_combout  & ( \RAM4|ram~587_combout  & ( (!\ROM1|memROM~27_combout ) # ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~588_combout ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~589_combout ))) ) ) ) # ( 
// !\RAM4|ram~586_combout  & ( \RAM4|ram~587_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~10_combout )))) # (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~588_combout ))) # (\ROM1|memROM~10_combout  & 
// (\RAM4|ram~589_combout )))) ) ) ) # ( \RAM4|ram~586_combout  & ( !\RAM4|ram~587_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout )))) # (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~588_combout ))) # 
// (\ROM1|memROM~10_combout  & (\RAM4|ram~589_combout )))) ) ) ) # ( !\RAM4|ram~586_combout  & ( !\RAM4|ram~587_combout  & ( (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~588_combout ))) # (\ROM1|memROM~10_combout  & 
// (\RAM4|ram~589_combout )))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM4|ram~589_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM4|ram~588_combout ),
	.datae(!\RAM4|ram~586_combout ),
	.dataf(!\RAM4|ram~587_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~590 .extended_lut = "off";
defparam \RAM4|ram~590 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \RAM4|ram~590 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N50
dffeas \RAM4|ram~307 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~307 .is_wysiwyg = "true";
defparam \RAM4|ram~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \RAM4|ram~115feeder (
// Equation(s):
// \RAM4|ram~115feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~115feeder .extended_lut = "off";
defparam \RAM4|ram~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~115feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N40
dffeas \RAM4|ram~115 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~115 .is_wysiwyg = "true";
defparam \RAM4|ram~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \RAM4|ram~51feeder (
// Equation(s):
// \RAM4|ram~51feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~51feeder .extended_lut = "off";
defparam \RAM4|ram~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N47
dffeas \RAM4|ram~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~51 .is_wysiwyg = "true";
defparam \RAM4|ram~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N50
dffeas \RAM4|ram~371 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~371 .is_wysiwyg = "true";
defparam \RAM4|ram~371 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \RAM4|ram~572 (
// Equation(s):
// \RAM4|ram~572_combout  = ( \RAM4|ram~371_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~115_q ) ) ) ) # ( !\RAM4|ram~371_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~115_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~371_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~51_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~307_q )) ) ) ) # ( !\RAM4|ram~371_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~51_q 
// ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~307_q )) ) ) )

	.dataa(!\RAM4|ram~307_q ),
	.datab(!\RAM4|ram~115_q ),
	.datac(!\RAM4|ram~51_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~371_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~572 .extended_lut = "off";
defparam \RAM4|ram~572 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM4|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N47
dffeas \RAM4|ram~355 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~355 .is_wysiwyg = "true";
defparam \RAM4|ram~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N59
dffeas \RAM4|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~35 .is_wysiwyg = "true";
defparam \RAM4|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N7
dffeas \RAM4|ram~291 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~291 .is_wysiwyg = "true";
defparam \RAM4|ram~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N53
dffeas \RAM4|ram~99 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~99 .is_wysiwyg = "true";
defparam \RAM4|ram~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N12
cyclonev_lcell_comb \RAM4|ram~573 (
// Equation(s):
// \RAM4|ram~573_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~355_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~99_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~291_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~35_q  ) ) )

	.dataa(!\RAM4|ram~355_q ),
	.datab(!\RAM4|ram~35_q ),
	.datac(!\RAM4|ram~291_q ),
	.datad(!\RAM4|ram~99_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~573 .extended_lut = "off";
defparam \RAM4|ram~573 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM4|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N2
dffeas \RAM4|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~275 .is_wysiwyg = "true";
defparam \RAM4|ram~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \RAM4|ram~339feeder (
// Equation(s):
// \RAM4|ram~339feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~339feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~339feeder .extended_lut = "off";
defparam \RAM4|ram~339feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~339feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N28
dffeas \RAM4|ram~339 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~339 .is_wysiwyg = "true";
defparam \RAM4|ram~339 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \RAM4|ram~19feeder (
// Equation(s):
// \RAM4|ram~19feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~19feeder .extended_lut = "off";
defparam \RAM4|ram~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N40
dffeas \RAM4|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~19 .is_wysiwyg = "true";
defparam \RAM4|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N7
dffeas \RAM4|ram~83 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~83 .is_wysiwyg = "true";
defparam \RAM4|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N3
cyclonev_lcell_comb \RAM4|ram~571 (
// Equation(s):
// \RAM4|ram~571_combout  = ( \RAM4|ram~83_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout ) # (\RAM4|ram~339_q ) ) ) ) # ( !\RAM4|ram~83_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~339_q  & \ROM1|memROM~8_combout ) ) ) ) # ( \RAM4|ram~83_q  
// & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~19_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~275_q )) ) ) ) # ( !\RAM4|ram~83_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~19_q ))) # 
// (\ROM1|memROM~8_combout  & (\RAM4|ram~275_q )) ) ) )

	.dataa(!\RAM4|ram~275_q ),
	.datab(!\RAM4|ram~339_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~19_q ),
	.datae(!\RAM4|ram~83_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~571 .extended_lut = "off";
defparam \RAM4|ram~571 .lut_mask = 64'h05F505F50303F3F3;
defparam \RAM4|ram~571 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N2
dffeas \RAM4|ram~387 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~387 .is_wysiwyg = "true";
defparam \RAM4|ram~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \RAM4|ram~323feeder (
// Equation(s):
// \RAM4|ram~323feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~323feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~323feeder .extended_lut = "off";
defparam \RAM4|ram~323feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~323feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N14
dffeas \RAM4|ram~323 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~323 .is_wysiwyg = "true";
defparam \RAM4|ram~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \RAM4|ram~131 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~131 .is_wysiwyg = "true";
defparam \RAM4|ram~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N52
dffeas \RAM4|ram~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~67 .is_wysiwyg = "true";
defparam \RAM4|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N3
cyclonev_lcell_comb \RAM4|ram~574 (
// Equation(s):
// \RAM4|ram~574_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~387_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~131_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~323_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~67_q  ) ) )

	.dataa(!\RAM4|ram~387_q ),
	.datab(!\RAM4|ram~323_q ),
	.datac(!\RAM4|ram~131_q ),
	.datad(!\RAM4|ram~67_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~574 .extended_lut = "off";
defparam \RAM4|ram~574 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM4|ram~574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \RAM4|ram~575 (
// Equation(s):
// \RAM4|ram~575_combout  = ( \RAM4|ram~571_combout  & ( \RAM4|ram~574_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout )) # (\RAM4|ram~572_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM4|ram~573_combout ) # (\ROM1|memROM~10_combout 
// )))) ) ) ) # ( !\RAM4|ram~571_combout  & ( \RAM4|ram~574_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~572_combout  & (\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM4|ram~573_combout ) # (\ROM1|memROM~10_combout )))) ) ) ) # ( 
// \RAM4|ram~571_combout  & ( !\RAM4|ram~574_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout )) # (\RAM4|ram~572_combout ))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout  & \RAM4|ram~573_combout )))) ) ) ) # ( 
// !\RAM4|ram~571_combout  & ( !\RAM4|ram~574_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~572_combout  & (\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~10_combout  & \RAM4|ram~573_combout )))) ) ) )

	.dataa(!\RAM4|ram~572_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM4|ram~573_combout ),
	.datae(!\RAM4|ram~571_combout ),
	.dataf(!\RAM4|ram~574_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~575 .extended_lut = "off";
defparam \RAM4|ram~575 .lut_mask = 64'h0434C4F40737C7F7;
defparam \RAM4|ram~575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N56
dffeas \RAM4|ram~467 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~467 .is_wysiwyg = "true";
defparam \RAM4|ram~467 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N9
cyclonev_lcell_comb \RAM4|ram~211feeder (
// Equation(s):
// \RAM4|ram~211feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~211feeder .extended_lut = "off";
defparam \RAM4|ram~211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N11
dffeas \RAM4|ram~211 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~211 .is_wysiwyg = "true";
defparam \RAM4|ram~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N32
dffeas \RAM4|ram~403 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~403 .is_wysiwyg = "true";
defparam \RAM4|ram~403 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N45
cyclonev_lcell_comb \RAM4|ram~147feeder (
// Equation(s):
// \RAM4|ram~147feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~147feeder .extended_lut = "off";
defparam \RAM4|ram~147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~147feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N46
dffeas \RAM4|ram~147 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~147 .is_wysiwyg = "true";
defparam \RAM4|ram~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N33
cyclonev_lcell_comb \RAM4|ram~576 (
// Equation(s):
// \RAM4|ram~576_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~467_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~211_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~403_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~147_q  ) ) )

	.dataa(!\RAM4|ram~467_q ),
	.datab(!\RAM4|ram~211_q ),
	.datac(!\RAM4|ram~403_q ),
	.datad(!\RAM4|ram~147_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~576 .extended_lut = "off";
defparam \RAM4|ram~576 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM4|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \RAM4|ram~195 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~195 .is_wysiwyg = "true";
defparam \RAM4|ram~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N47
dffeas \RAM4|ram~451 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~451 .is_wysiwyg = "true";
defparam \RAM4|ram~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N46
dffeas \RAM4|ram~259 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~259 .is_wysiwyg = "true";
defparam \RAM4|ram~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N40
dffeas \RAM4|ram~515 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~515 .is_wysiwyg = "true";
defparam \RAM4|ram~515 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \RAM4|ram~579 (
// Equation(s):
// \RAM4|ram~579_combout  = ( \RAM4|ram~515_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~259_q ) ) ) ) # ( !\RAM4|ram~515_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~259_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~515_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~195_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~451_q ))) ) ) ) # ( !\RAM4|ram~515_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & 
// (\RAM4|ram~195_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~451_q ))) ) ) )

	.dataa(!\RAM4|ram~195_q ),
	.datab(!\RAM4|ram~451_q ),
	.datac(!\RAM4|ram~259_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~515_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~579 .extended_lut = "off";
defparam \RAM4|ram~579 .lut_mask = 64'h553355330F000FFF;
defparam \RAM4|ram~579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N47
dffeas \RAM4|ram~483 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~483 .is_wysiwyg = "true";
defparam \RAM4|ram~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N17
dffeas \RAM4|ram~419 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~419 .is_wysiwyg = "true";
defparam \RAM4|ram~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N29
dffeas \RAM4|ram~227 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~227 .is_wysiwyg = "true";
defparam \RAM4|ram~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N39
cyclonev_lcell_comb \RAM4|ram~163feeder (
// Equation(s):
// \RAM4|ram~163feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~163feeder .extended_lut = "off";
defparam \RAM4|ram~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N40
dffeas \RAM4|ram~163 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~163 .is_wysiwyg = "true";
defparam \RAM4|ram~163 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \RAM4|ram~578 (
// Equation(s):
// \RAM4|ram~578_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~483_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~227_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~419_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~163_q  ) ) )

	.dataa(!\RAM4|ram~483_q ),
	.datab(!\RAM4|ram~419_q ),
	.datac(!\RAM4|ram~227_q ),
	.datad(!\RAM4|ram~163_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~578 .extended_lut = "off";
defparam \RAM4|ram~578 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM4|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N38
dffeas \RAM4|ram~179 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~179 .is_wysiwyg = "true";
defparam \RAM4|ram~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \RAM4|ram~435 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~435 .is_wysiwyg = "true";
defparam \RAM4|ram~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N14
dffeas \RAM4|ram~243 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~243 .is_wysiwyg = "true";
defparam \RAM4|ram~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N28
dffeas \RAM4|ram~499 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~499 .is_wysiwyg = "true";
defparam \RAM4|ram~499 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N51
cyclonev_lcell_comb \RAM4|ram~577 (
// Equation(s):
// \RAM4|ram~577_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~499_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~243_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~435_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~179_q  ) ) )

	.dataa(!\RAM4|ram~179_q ),
	.datab(!\RAM4|ram~435_q ),
	.datac(!\RAM4|ram~243_q ),
	.datad(!\RAM4|ram~499_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~577 .extended_lut = "off";
defparam \RAM4|ram~577 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM4|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N54
cyclonev_lcell_comb \RAM4|ram~580 (
// Equation(s):
// \RAM4|ram~580_combout  = ( \RAM4|ram~578_combout  & ( \RAM4|ram~577_combout  & ( (!\ROM1|memROM~27_combout  & (((\RAM4|ram~576_combout )) # (\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout ) # ((\RAM4|ram~579_combout 
// )))) ) ) ) # ( !\RAM4|ram~578_combout  & ( \RAM4|ram~577_combout  & ( (!\ROM1|memROM~27_combout  & (((\RAM4|ram~576_combout )) # (\ROM1|memROM~10_combout ))) # (\ROM1|memROM~27_combout  & (\ROM1|memROM~10_combout  & ((\RAM4|ram~579_combout )))) ) ) ) # ( 
// \RAM4|ram~578_combout  & ( !\RAM4|ram~577_combout  & ( (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & (\RAM4|ram~576_combout ))) # (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout ) # ((\RAM4|ram~579_combout )))) ) ) ) # ( 
// !\RAM4|ram~578_combout  & ( !\RAM4|ram~577_combout  & ( (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~10_combout  & (\RAM4|ram~576_combout ))) # (\ROM1|memROM~27_combout  & (\ROM1|memROM~10_combout  & ((\RAM4|ram~579_combout )))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~576_combout ),
	.datad(!\RAM4|ram~579_combout ),
	.datae(!\RAM4|ram~578_combout ),
	.dataf(!\RAM4|ram~577_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~580 .extended_lut = "off";
defparam \RAM4|ram~580 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \RAM4|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N35
dffeas \RAM4|ram~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~75 .is_wysiwyg = "true";
defparam \RAM4|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \RAM4|ram~299feeder (
// Equation(s):
// \RAM4|ram~299feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~299feeder .extended_lut = "off";
defparam \RAM4|ram~299feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~299feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N1
dffeas \RAM4|ram~299 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~299 .is_wysiwyg = "true";
defparam \RAM4|ram~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \RAM4|ram~43feeder (
// Equation(s):
// \RAM4|ram~43feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~43feeder .extended_lut = "off";
defparam \RAM4|ram~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N52
dffeas \RAM4|ram~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~43 .is_wysiwyg = "true";
defparam \RAM4|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N58
dffeas \RAM4|ram~331 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~331 .is_wysiwyg = "true";
defparam \RAM4|ram~331 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \RAM4|ram~582 (
// Equation(s):
// \RAM4|ram~582_combout  = ( \RAM4|ram~331_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~75_q ) ) ) ) # ( !\RAM4|ram~331_q  & ( \ROM1|memROM~10_combout  & ( (\RAM4|ram~75_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM4|ram~331_q  
// & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~43_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~299_q )) ) ) ) # ( !\RAM4|ram~331_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~43_q ))) # 
// (\ROM1|memROM~8_combout  & (\RAM4|ram~299_q )) ) ) )

	.dataa(!\RAM4|ram~75_q ),
	.datab(!\RAM4|ram~299_q ),
	.datac(!\RAM4|ram~43_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~331_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~582 .extended_lut = "off";
defparam \RAM4|ram~582 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM4|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N35
dffeas \RAM4|ram~363 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~363 .is_wysiwyg = "true";
defparam \RAM4|ram~363 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N21
cyclonev_lcell_comb \RAM4|ram~139feeder (
// Equation(s):
// \RAM4|ram~139feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~139feeder .extended_lut = "off";
defparam \RAM4|ram~139feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~139feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N22
dffeas \RAM4|ram~139 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~139 .is_wysiwyg = "true";
defparam \RAM4|ram~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \RAM4|ram~107feeder (
// Equation(s):
// \RAM4|ram~107feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~107feeder .extended_lut = "off";
defparam \RAM4|ram~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N7
dffeas \RAM4|ram~107 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~107 .is_wysiwyg = "true";
defparam \RAM4|ram~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \RAM4|ram~395 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~395 .is_wysiwyg = "true";
defparam \RAM4|ram~395 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \RAM4|ram~584 (
// Equation(s):
// \RAM4|ram~584_combout  = ( \RAM4|ram~395_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~139_q ) ) ) ) # ( !\RAM4|ram~395_q  & ( \ROM1|memROM~10_combout  & ( (\RAM4|ram~139_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~395_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~107_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~363_q )) ) ) ) # ( !\RAM4|ram~395_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~8_combout  & 
// ((\RAM4|ram~107_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~363_q )) ) ) )

	.dataa(!\RAM4|ram~363_q ),
	.datab(!\RAM4|ram~139_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~107_q ),
	.datae(!\RAM4|ram~395_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~584 .extended_lut = "off";
defparam \RAM4|ram~584 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM4|ram~584 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \RAM4|ram~91feeder (
// Equation(s):
// \RAM4|ram~91feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~91feeder .extended_lut = "off";
defparam \RAM4|ram~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N43
dffeas \RAM4|ram~91 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~91 .is_wysiwyg = "true";
defparam \RAM4|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N59
dffeas \RAM4|ram~379 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~379 .is_wysiwyg = "true";
defparam \RAM4|ram~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \RAM4|ram~347 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~347 .is_wysiwyg = "true";
defparam \RAM4|ram~347 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \RAM4|ram~123feeder (
// Equation(s):
// \RAM4|ram~123feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~123feeder .extended_lut = "off";
defparam \RAM4|ram~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N20
dffeas \RAM4|ram~123 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~123 .is_wysiwyg = "true";
defparam \RAM4|ram~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N39
cyclonev_lcell_comb \RAM4|ram~583 (
// Equation(s):
// \RAM4|ram~583_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~379_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~123_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM4|ram~347_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~91_q  ) ) )

	.dataa(!\RAM4|ram~91_q ),
	.datab(!\RAM4|ram~379_q ),
	.datac(!\RAM4|ram~347_q ),
	.datad(!\RAM4|ram~123_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~583 .extended_lut = "off";
defparam \RAM4|ram~583 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM4|ram~583 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \RAM4|ram~27feeder (
// Equation(s):
// \RAM4|ram~27feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~27feeder .extended_lut = "off";
defparam \RAM4|ram~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N14
dffeas \RAM4|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~27 .is_wysiwyg = "true";
defparam \RAM4|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \RAM4|ram~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~315 .is_wysiwyg = "true";
defparam \RAM4|ram~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N38
dffeas \RAM4|ram~283 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~283 .is_wysiwyg = "true";
defparam \RAM4|ram~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \RAM4|ram~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~59 .is_wysiwyg = "true";
defparam \RAM4|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N6
cyclonev_lcell_comb \RAM4|ram~581 (
// Equation(s):
// \RAM4|ram~581_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~315_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~59_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM4|ram~283_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~27_q  ) ) )

	.dataa(!\RAM4|ram~27_q ),
	.datab(!\RAM4|ram~315_q ),
	.datac(!\RAM4|ram~283_q ),
	.datad(!\RAM4|ram~59_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~581 .extended_lut = "off";
defparam \RAM4|ram~581 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM4|ram~581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \RAM4|ram~585 (
// Equation(s):
// \RAM4|ram~585_combout  = ( \RAM4|ram~583_combout  & ( \RAM4|ram~581_combout  & ( (!\ROM1|memROM~27_combout ) # ((!\ROM1|memROM~28_combout  & (\RAM4|ram~582_combout )) # (\ROM1|memROM~28_combout  & ((\RAM4|ram~584_combout )))) ) ) ) # ( 
// !\RAM4|ram~583_combout  & ( \RAM4|ram~581_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM4|ram~582_combout )))) # (\ROM1|memROM~28_combout  & (\ROM1|memROM~27_combout  & ((\RAM4|ram~584_combout )))) ) ) ) # ( 
// \RAM4|ram~583_combout  & ( !\RAM4|ram~581_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~27_combout  & (\RAM4|ram~582_combout ))) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM4|ram~584_combout )))) ) ) ) # ( 
// !\RAM4|ram~583_combout  & ( !\RAM4|ram~581_combout  & ( (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~28_combout  & (\RAM4|ram~582_combout )) # (\ROM1|memROM~28_combout  & ((\RAM4|ram~584_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~582_combout ),
	.datad(!\RAM4|ram~584_combout ),
	.datae(!\RAM4|ram~583_combout ),
	.dataf(!\RAM4|ram~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~585 .extended_lut = "off";
defparam \RAM4|ram~585 .lut_mask = 64'h021346578A9BCEDF;
defparam \RAM4|ram~585 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \RAM4|ram~591 (
// Equation(s):
// \RAM4|ram~591_combout  = ( \RAM4|ram~580_combout  & ( \RAM4|ram~585_combout  & ( (!\ROM1|memROM~9_combout  & (((\RAM4|ram~575_combout ) # (\ROM1|memROM~29_combout )))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout )) # (\RAM4|ram~590_combout 
// ))) ) ) ) # ( !\RAM4|ram~580_combout  & ( \RAM4|ram~585_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout  & \RAM4|ram~575_combout )))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout )) # (\RAM4|ram~590_combout ))) ) ) ) # ( 
// \RAM4|ram~580_combout  & ( !\RAM4|ram~585_combout  & ( (!\ROM1|memROM~9_combout  & (((\RAM4|ram~575_combout ) # (\ROM1|memROM~29_combout )))) # (\ROM1|memROM~9_combout  & (\RAM4|ram~590_combout  & (\ROM1|memROM~29_combout ))) ) ) ) # ( 
// !\RAM4|ram~580_combout  & ( !\RAM4|ram~585_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout  & \RAM4|ram~575_combout )))) # (\ROM1|memROM~9_combout  & (\RAM4|ram~590_combout  & (\ROM1|memROM~29_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\RAM4|ram~590_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM4|ram~575_combout ),
	.datae(!\RAM4|ram~580_combout ),
	.dataf(!\RAM4|ram~585_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~591 .extended_lut = "off";
defparam \RAM4|ram~591 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \RAM4|ram~591 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \RAM4|dado_out[2]~3 (
// Equation(s):
// \RAM4|dado_out[2]~3_combout  = ( !\RAM4|ram~591_combout  & ( \RAM4|dado_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|dado_out~0_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[2]~3 .extended_lut = "off";
defparam \RAM4|dado_out[2]~3 .lut_mask = 64'h00FF00FF00000000;
defparam \RAM4|dado_out[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N27
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~7 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~7_combout  = ( \key0|saida[2]~12_combout  & ( \RAM4|dado_out[2]~3_combout  & ( \CPU|MUX1|saida_MUX[2]~3_combout  ) ) ) # ( !\key0|saida[2]~12_combout  & ( \RAM4|dado_out[2]~3_combout  & ( \CPU|MUX1|saida_MUX[2]~3_combout  ) ) ) # ( 
// \key0|saida[2]~12_combout  & ( !\RAM4|dado_out[2]~3_combout  & ( \CPU|MUX1|saida_MUX[2]~3_combout  ) ) ) # ( !\key0|saida[2]~12_combout  & ( !\RAM4|dado_out[2]~3_combout  & ( ((!\key0|saida[2]~28_combout  & (\RAM8|dado_out[2]~21_combout  & 
// !\CPU|decoderInstru|saida~1_combout ))) # (\CPU|MUX1|saida_MUX[2]~3_combout ) ) ) )

	.dataa(!\key0|saida[2]~28_combout ),
	.datab(!\CPU|MUX1|saida_MUX[2]~3_combout ),
	.datac(!\RAM8|dado_out[2]~21_combout ),
	.datad(!\CPU|decoderInstru|saida~1_combout ),
	.datae(!\key0|saida[2]~12_combout ),
	.dataf(!\RAM4|dado_out[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~7 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~7 .lut_mask = 64'h3B33333333333333;
defparam \CPU|MUX1|saida_MUX[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \key0|saida[1]~26 (
// Equation(s):
// \key0|saida[1]~26_combout  = ( \hab_key0~0_combout  & ( (!\ROM1|memROM~27_combout  & (((!\SW[1]~input_o  & !\ROM1|memROM~9_combout )) # (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(gnd),
	.dataf(!\hab_key0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[1]~26 .extended_lut = "off";
defparam \key0|saida[1]~26 .lut_mask = 64'h00000000B300B300;
defparam \key0|saida[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \RAM8|ram~202 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~202 .is_wysiwyg = "true";
defparam \RAM8|ram~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \RAM8|ram~458 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~458 .is_wysiwyg = "true";
defparam \RAM8|ram~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \RAM8|ram~330 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~330 .is_wysiwyg = "true";
defparam \RAM8|ram~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \RAM8|ram~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~74 .is_wysiwyg = "true";
defparam \RAM8|ram~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \RAM8|ram~565 (
// Equation(s):
// \RAM8|ram~565_combout  = ( \RAM8|ram~330_q  & ( \RAM8|ram~74_q  & ( (!\ROM1|memROM~29_combout ) # ((!\ROM1|memROM~8_combout  & (\RAM8|ram~202_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~458_q )))) ) ) ) # ( !\RAM8|ram~330_q  & ( \RAM8|ram~74_q  & ( 
// (!\ROM1|memROM~29_combout  & (((!\ROM1|memROM~8_combout )))) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~202_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~458_q ))))) ) ) ) # ( \RAM8|ram~330_q  & ( !\RAM8|ram~74_q  & ( 
// (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~8_combout )))) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~202_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~458_q ))))) ) ) ) # ( !\RAM8|ram~330_q  & ( !\RAM8|ram~74_q  & ( 
// (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~8_combout  & (\RAM8|ram~202_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~458_q ))))) ) ) )

	.dataa(!\RAM8|ram~202_q ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM8|ram~458_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM8|ram~330_q ),
	.dataf(!\RAM8|ram~74_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~565 .extended_lut = "off";
defparam \RAM8|ram~565 .lut_mask = 64'h110311CFDD03DDCF;
defparam \RAM8|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N50
dffeas \RAM8|ram~522 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~522 .is_wysiwyg = "true";
defparam \RAM8|ram~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N10
dffeas \RAM8|ram~394 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~394 .is_wysiwyg = "true";
defparam \RAM8|ram~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N20
dffeas \RAM8|ram~266 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~266 .is_wysiwyg = "true";
defparam \RAM8|ram~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \RAM8|ram~138 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~138 .is_wysiwyg = "true";
defparam \RAM8|ram~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \RAM8|ram~567 (
// Equation(s):
// \RAM8|ram~567_combout  = ( \RAM8|ram~138_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~266_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~522_q )) ) ) ) # ( !\RAM8|ram~138_q  & ( \ROM1|memROM~29_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM8|ram~266_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~522_q )) ) ) ) # ( \RAM8|ram~138_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout ) # (\RAM8|ram~394_q ) ) ) ) # ( !\RAM8|ram~138_q  & ( 
// !\ROM1|memROM~29_combout  & ( (\RAM8|ram~394_q  & \ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM8|ram~522_q ),
	.datab(!\RAM8|ram~394_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~266_q ),
	.datae(!\RAM8|ram~138_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~567 .extended_lut = "off";
defparam \RAM8|ram~567 .lut_mask = 64'h0303F3F305F505F5;
defparam \RAM8|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N26
dffeas \RAM8|ram~514 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~514 .is_wysiwyg = "true";
defparam \RAM8|ram~514 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N55
dffeas \RAM8|ram~386 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~386 .is_wysiwyg = "true";
defparam \RAM8|ram~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \RAM8|ram~130 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~130 .is_wysiwyg = "true";
defparam \RAM8|ram~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N31
dffeas \RAM8|ram~258 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~258 .is_wysiwyg = "true";
defparam \RAM8|ram~258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N27
cyclonev_lcell_comb \RAM8|ram~566 (
// Equation(s):
// \RAM8|ram~566_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~514_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~258_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~386_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~130_q  ) ) )

	.dataa(!\RAM8|ram~514_q ),
	.datab(!\RAM8|ram~386_q ),
	.datac(!\RAM8|ram~130_q ),
	.datad(!\RAM8|ram~258_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~566 .extended_lut = "off";
defparam \RAM8|ram~566 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM8|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N3
cyclonev_lcell_comb \RAM8|ram~194feeder (
// Equation(s):
// \RAM8|ram~194feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~194feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~194feeder .extended_lut = "off";
defparam \RAM8|ram~194feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~194feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N4
dffeas \RAM8|ram~194 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~194 .is_wysiwyg = "true";
defparam \RAM8|ram~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N47
dffeas \RAM8|ram~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~66 .is_wysiwyg = "true";
defparam \RAM8|ram~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N37
dffeas \RAM8|ram~450 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~450 .is_wysiwyg = "true";
defparam \RAM8|ram~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \RAM8|ram~322 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~322 .is_wysiwyg = "true";
defparam \RAM8|ram~322 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \RAM8|ram~564 (
// Equation(s):
// \RAM8|ram~564_combout  = ( \RAM8|ram~322_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM8|ram~194_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~450_q ))) ) ) ) # ( !\RAM8|ram~322_q  & ( \ROM1|memROM~29_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM8|ram~194_q )) # (\ROM1|memROM~8_combout  & ((\RAM8|ram~450_q ))) ) ) ) # ( \RAM8|ram~322_q  & ( !\ROM1|memROM~29_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~66_q ) ) ) ) # ( !\RAM8|ram~322_q  & ( 
// !\ROM1|memROM~29_combout  & ( (\RAM8|ram~66_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM8|ram~194_q ),
	.datab(!\RAM8|ram~66_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~450_q ),
	.datae(!\RAM8|ram~322_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~564 .extended_lut = "off";
defparam \RAM8|ram~564 .lut_mask = 64'h30303F3F505F505F;
defparam \RAM8|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \RAM8|ram~568 (
// Equation(s):
// \RAM8|ram~568_combout  = ( \RAM8|ram~566_combout  & ( \RAM8|ram~564_combout  & ( (!\ROM1|memROM~9_combout ) # ((!\ROM1|memROM~28_combout  & (\RAM8|ram~565_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~567_combout )))) ) ) ) # ( 
// !\RAM8|ram~566_combout  & ( \RAM8|ram~564_combout  & ( (!\ROM1|memROM~28_combout  & (((!\ROM1|memROM~9_combout )) # (\RAM8|ram~565_combout ))) # (\ROM1|memROM~28_combout  & (((\RAM8|ram~567_combout  & \ROM1|memROM~9_combout )))) ) ) ) # ( 
// \RAM8|ram~566_combout  & ( !\RAM8|ram~564_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM8|ram~565_combout  & ((\ROM1|memROM~9_combout )))) # (\ROM1|memROM~28_combout  & (((!\ROM1|memROM~9_combout ) # (\RAM8|ram~567_combout )))) ) ) ) # ( 
// !\RAM8|ram~566_combout  & ( !\RAM8|ram~564_combout  & ( (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & (\RAM8|ram~565_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~567_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\RAM8|ram~565_combout ),
	.datac(!\RAM8|ram~567_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~566_combout ),
	.dataf(!\RAM8|ram~564_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~568 .extended_lut = "off";
defparam \RAM8|ram~568 .lut_mask = 64'h00275527AA27FF27;
defparam \RAM8|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N42
cyclonev_lcell_comb \RAM8|ram~314feeder (
// Equation(s):
// \RAM8|ram~314feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~314feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~314feeder .extended_lut = "off";
defparam \RAM8|ram~314feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~314feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N43
dffeas \RAM8|ram~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~314 .is_wysiwyg = "true";
defparam \RAM8|ram~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \RAM8|ram~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~50 .is_wysiwyg = "true";
defparam \RAM8|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \RAM8|ram~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~58 .is_wysiwyg = "true";
defparam \RAM8|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N47
dffeas \RAM8|ram~306 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~306 .is_wysiwyg = "true";
defparam \RAM8|ram~306 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \RAM8|ram~559 (
// Equation(s):
// \RAM8|ram~559_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~314_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~306_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM8|ram~58_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM8|ram~50_q  ) ) )

	.dataa(!\RAM8|ram~314_q ),
	.datab(!\RAM8|ram~50_q ),
	.datac(!\RAM8|ram~58_q ),
	.datad(!\RAM8|ram~306_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~559 .extended_lut = "off";
defparam \RAM8|ram~559 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM8|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \RAM8|ram~498 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~498 .is_wysiwyg = "true";
defparam \RAM8|ram~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \RAM8|ram~506 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~506 .is_wysiwyg = "true";
defparam \RAM8|ram~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \RAM8|ram~250 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~250 .is_wysiwyg = "true";
defparam \RAM8|ram~250 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N54
cyclonev_lcell_comb \RAM8|ram~242feeder (
// Equation(s):
// \RAM8|ram~242feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~242feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~242feeder .extended_lut = "off";
defparam \RAM8|ram~242feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~242feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N55
dffeas \RAM8|ram~242 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~242 .is_wysiwyg = "true";
defparam \RAM8|ram~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \RAM8|ram~562 (
// Equation(s):
// \RAM8|ram~562_combout  = ( \RAM8|ram~242_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~250_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~506_q )) ) ) ) # ( !\RAM8|ram~242_q  & ( \ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM8|ram~250_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~506_q )) ) ) ) # ( \RAM8|ram~242_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout ) # (\RAM8|ram~498_q ) ) ) ) # ( !\RAM8|ram~242_q  & ( 
// !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout  & \RAM8|ram~498_q ) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\RAM8|ram~498_q ),
	.datac(!\RAM8|ram~506_q ),
	.datad(!\RAM8|ram~250_q ),
	.datae(!\RAM8|ram~242_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~562 .extended_lut = "off";
defparam \RAM8|ram~562 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \RAM8|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N54
cyclonev_lcell_comb \RAM8|ram~186feeder (
// Equation(s):
// \RAM8|ram~186feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~186feeder .extended_lut = "off";
defparam \RAM8|ram~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N56
dffeas \RAM8|ram~186 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~186 .is_wysiwyg = "true";
defparam \RAM8|ram~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N44
dffeas \RAM8|ram~442 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~442 .is_wysiwyg = "true";
defparam \RAM8|ram~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N35
dffeas \RAM8|ram~434 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~434 .is_wysiwyg = "true";
defparam \RAM8|ram~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N39
cyclonev_lcell_comb \RAM8|ram~178feeder (
// Equation(s):
// \RAM8|ram~178feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~178feeder .extended_lut = "off";
defparam \RAM8|ram~178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~178feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N40
dffeas \RAM8|ram~178 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~178 .is_wysiwyg = "true";
defparam \RAM8|ram~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N6
cyclonev_lcell_comb \RAM8|ram~560 (
// Equation(s):
// \RAM8|ram~560_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~442_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~186_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~434_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~178_q  ) ) )

	.dataa(!\RAM8|ram~186_q ),
	.datab(!\RAM8|ram~442_q ),
	.datac(!\RAM8|ram~434_q ),
	.datad(!\RAM8|ram~178_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~560 .extended_lut = "off";
defparam \RAM8|ram~560 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM8|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N54
cyclonev_lcell_comb \RAM8|ram~370feeder (
// Equation(s):
// \RAM8|ram~370feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~370feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~370feeder .extended_lut = "off";
defparam \RAM8|ram~370feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~370feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N56
dffeas \RAM8|ram~370 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~370 .is_wysiwyg = "true";
defparam \RAM8|ram~370 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N36
cyclonev_lcell_comb \RAM8|ram~122feeder (
// Equation(s):
// \RAM8|ram~122feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~122feeder .extended_lut = "off";
defparam \RAM8|ram~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N37
dffeas \RAM8|ram~122 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~122 .is_wysiwyg = "true";
defparam \RAM8|ram~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N51
cyclonev_lcell_comb \RAM8|ram~114feeder (
// Equation(s):
// \RAM8|ram~114feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~114feeder .extended_lut = "off";
defparam \RAM8|ram~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N52
dffeas \RAM8|ram~114 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~114 .is_wysiwyg = "true";
defparam \RAM8|ram~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N12
cyclonev_lcell_comb \RAM8|ram~378feeder (
// Equation(s):
// \RAM8|ram~378feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~378feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~378feeder .extended_lut = "off";
defparam \RAM8|ram~378feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~378feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N14
dffeas \RAM8|ram~378 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~378 .is_wysiwyg = "true";
defparam \RAM8|ram~378 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N6
cyclonev_lcell_comb \RAM8|ram~561 (
// Equation(s):
// \RAM8|ram~561_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~378_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~122_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~370_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~114_q  ) ) )

	.dataa(!\RAM8|ram~370_q ),
	.datab(!\RAM8|ram~122_q ),
	.datac(!\RAM8|ram~114_q ),
	.datad(!\RAM8|ram~378_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~561 .extended_lut = "off";
defparam \RAM8|ram~561 .lut_mask = 64'h0F0F5555333300FF;
defparam \RAM8|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \RAM8|ram~563 (
// Equation(s):
// \RAM8|ram~563_combout  = ( \RAM8|ram~560_combout  & ( \RAM8|ram~561_combout  & ( (!\ROM1|memROM~28_combout  & (((\ROM1|memROM~29_combout )) # (\RAM8|ram~559_combout ))) # (\ROM1|memROM~28_combout  & (((!\ROM1|memROM~29_combout ) # (\RAM8|ram~562_combout 
// )))) ) ) ) # ( !\RAM8|ram~560_combout  & ( \RAM8|ram~561_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM8|ram~559_combout  & ((!\ROM1|memROM~29_combout )))) # (\ROM1|memROM~28_combout  & (((!\ROM1|memROM~29_combout ) # (\RAM8|ram~562_combout )))) ) ) ) # 
// ( \RAM8|ram~560_combout  & ( !\RAM8|ram~561_combout  & ( (!\ROM1|memROM~28_combout  & (((\ROM1|memROM~29_combout )) # (\RAM8|ram~559_combout ))) # (\ROM1|memROM~28_combout  & (((\RAM8|ram~562_combout  & \ROM1|memROM~29_combout )))) ) ) ) # ( 
// !\RAM8|ram~560_combout  & ( !\RAM8|ram~561_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM8|ram~559_combout  & ((!\ROM1|memROM~29_combout )))) # (\ROM1|memROM~28_combout  & (((\RAM8|ram~562_combout  & \ROM1|memROM~29_combout )))) ) ) )

	.dataa(!\RAM8|ram~559_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM8|ram~562_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\RAM8|ram~560_combout ),
	.dataf(!\RAM8|ram~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~563 .extended_lut = "off";
defparam \RAM8|ram~563 .lut_mask = 64'h440344CF770377CF;
defparam \RAM8|ram~563 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N26
dffeas \RAM8|ram~170 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~170 .is_wysiwyg = "true";
defparam \RAM8|ram~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \RAM8|ram~418 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~418 .is_wysiwyg = "true";
defparam \RAM8|ram~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N55
dffeas \RAM8|ram~426 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~426 .is_wysiwyg = "true";
defparam \RAM8|ram~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N55
dffeas \RAM8|ram~162 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~162 .is_wysiwyg = "true";
defparam \RAM8|ram~162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \RAM8|ram~555 (
// Equation(s):
// \RAM8|ram~555_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~426_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~170_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~418_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~162_q  ) ) )

	.dataa(!\RAM8|ram~170_q ),
	.datab(!\RAM8|ram~418_q ),
	.datac(!\RAM8|ram~426_q ),
	.datad(!\RAM8|ram~162_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~555 .extended_lut = "off";
defparam \RAM8|ram~555 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM8|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N14
dffeas \RAM8|ram~226 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~226 .is_wysiwyg = "true";
defparam \RAM8|ram~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \RAM8|ram~482 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~482 .is_wysiwyg = "true";
defparam \RAM8|ram~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \RAM8|ram~490 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~490 .is_wysiwyg = "true";
defparam \RAM8|ram~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N26
dffeas \RAM8|ram~234 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~234 .is_wysiwyg = "true";
defparam \RAM8|ram~234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \RAM8|ram~557 (
// Equation(s):
// \RAM8|ram~557_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~490_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~482_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM8|ram~234_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM8|ram~226_q  ) ) )

	.dataa(!\RAM8|ram~226_q ),
	.datab(!\RAM8|ram~482_q ),
	.datac(!\RAM8|ram~490_q ),
	.datad(!\RAM8|ram~234_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~557 .extended_lut = "off";
defparam \RAM8|ram~557 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM8|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N34
dffeas \RAM8|ram~362 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~362 .is_wysiwyg = "true";
defparam \RAM8|ram~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N4
dffeas \RAM8|ram~106 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~106 .is_wysiwyg = "true";
defparam \RAM8|ram~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N40
dffeas \RAM8|ram~98 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~98 .is_wysiwyg = "true";
defparam \RAM8|ram~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N14
dffeas \RAM8|ram~354 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~354 .is_wysiwyg = "true";
defparam \RAM8|ram~354 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \RAM8|ram~556 (
// Equation(s):
// \RAM8|ram~556_combout  = ( \RAM8|ram~354_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~106_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~362_q )) ) ) ) # ( !\RAM8|ram~354_q  & ( \ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~8_combout  & ((\RAM8|ram~106_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~362_q )) ) ) ) # ( \RAM8|ram~354_q  & ( !\ROM1|memROM~9_combout  & ( (\RAM8|ram~98_q ) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM8|ram~354_q  & ( 
// !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & \RAM8|ram~98_q ) ) ) )

	.dataa(!\RAM8|ram~362_q ),
	.datab(!\RAM8|ram~106_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~98_q ),
	.datae(!\RAM8|ram~354_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~556 .extended_lut = "off";
defparam \RAM8|ram~556 .lut_mask = 64'h00F00FFF35353535;
defparam \RAM8|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N49
dffeas \RAM8|ram~290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~290 .is_wysiwyg = "true";
defparam \RAM8|ram~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \RAM8|ram~298 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~298 .is_wysiwyg = "true";
defparam \RAM8|ram~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \RAM8|ram~34feeder (
// Equation(s):
// \RAM8|ram~34feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~34feeder .extended_lut = "off";
defparam \RAM8|ram~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N5
dffeas \RAM8|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~34 .is_wysiwyg = "true";
defparam \RAM8|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N16
dffeas \RAM8|ram~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~42 .is_wysiwyg = "true";
defparam \RAM8|ram~42 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \RAM8|ram~554 (
// Equation(s):
// \RAM8|ram~554_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~298_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~42_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~290_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~34_q  ) ) )

	.dataa(!\RAM8|ram~290_q ),
	.datab(!\RAM8|ram~298_q ),
	.datac(!\RAM8|ram~34_q ),
	.datad(!\RAM8|ram~42_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~554 .extended_lut = "off";
defparam \RAM8|ram~554 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM8|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \RAM8|ram~558 (
// Equation(s):
// \RAM8|ram~558_combout  = ( \RAM8|ram~556_combout  & ( \RAM8|ram~554_combout  & ( (!\ROM1|memROM~29_combout ) # ((!\ROM1|memROM~28_combout  & (\RAM8|ram~555_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~557_combout )))) ) ) ) # ( 
// !\RAM8|ram~556_combout  & ( \RAM8|ram~554_combout  & ( (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~28_combout )) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout  & (\RAM8|ram~555_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~557_combout 
// ))))) ) ) ) # ( \RAM8|ram~556_combout  & ( !\RAM8|ram~554_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~28_combout )) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout  & (\RAM8|ram~555_combout )) # (\ROM1|memROM~28_combout  & 
// ((\RAM8|ram~557_combout ))))) ) ) ) # ( !\RAM8|ram~556_combout  & ( !\RAM8|ram~554_combout  & ( (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout  & (\RAM8|ram~555_combout )) # (\ROM1|memROM~28_combout  & ((\RAM8|ram~557_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM8|ram~555_combout ),
	.datad(!\RAM8|ram~557_combout ),
	.datae(!\RAM8|ram~556_combout ),
	.dataf(!\RAM8|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~558 .extended_lut = "off";
defparam \RAM8|ram~558 .lut_mask = 64'h041526378C9DAEBF;
defparam \RAM8|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N31
dffeas \RAM8|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~26 .is_wysiwyg = "true";
defparam \RAM8|ram~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N55
dffeas \RAM8|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~274 .is_wysiwyg = "true";
defparam \RAM8|ram~274 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N18
cyclonev_lcell_comb \RAM8|ram~18feeder (
// Equation(s):
// \RAM8|ram~18feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~18feeder .extended_lut = "off";
defparam \RAM8|ram~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \RAM8|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~18 .is_wysiwyg = "true";
defparam \RAM8|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N35
dffeas \RAM8|ram~282 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~282 .is_wysiwyg = "true";
defparam \RAM8|ram~282 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \RAM8|ram~549 (
// Equation(s):
// \RAM8|ram~549_combout  = ( \RAM8|ram~282_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~26_q ) ) ) ) # ( !\RAM8|ram~282_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~26_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM8|ram~282_q  & 
// ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~18_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~274_q )) ) ) ) # ( !\RAM8|ram~282_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~18_q ))) # 
// (\ROM1|memROM~8_combout  & (\RAM8|ram~274_q )) ) ) )

	.dataa(!\RAM8|ram~26_q ),
	.datab(!\RAM8|ram~274_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~18_q ),
	.datae(!\RAM8|ram~282_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~549 .extended_lut = "off";
defparam \RAM8|ram~549 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM8|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \RAM8|ram~154 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~154 .is_wysiwyg = "true";
defparam \RAM8|ram~154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N39
cyclonev_lcell_comb \RAM8|ram~402feeder (
// Equation(s):
// \RAM8|ram~402feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~402feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~402feeder .extended_lut = "off";
defparam \RAM8|ram~402feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~402feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N40
dffeas \RAM8|ram~402 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~402 .is_wysiwyg = "true";
defparam \RAM8|ram~402 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N21
cyclonev_lcell_comb \RAM8|ram~146feeder (
// Equation(s):
// \RAM8|ram~146feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~146feeder .extended_lut = "off";
defparam \RAM8|ram~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N22
dffeas \RAM8|ram~146 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~146 .is_wysiwyg = "true";
defparam \RAM8|ram~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N56
dffeas \RAM8|ram~410 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~410 .is_wysiwyg = "true";
defparam \RAM8|ram~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \RAM8|ram~550 (
// Equation(s):
// \RAM8|ram~550_combout  = ( \RAM8|ram~410_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM8|ram~154_q ) ) ) ) # ( !\RAM8|ram~410_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~154_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM8|ram~410_q  
// & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~146_q ))) # (\ROM1|memROM~8_combout  & (\RAM8|ram~402_q )) ) ) ) # ( !\RAM8|ram~410_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM8|ram~146_q ))) # 
// (\ROM1|memROM~8_combout  & (\RAM8|ram~402_q )) ) ) )

	.dataa(!\RAM8|ram~154_q ),
	.datab(!\RAM8|ram~402_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM8|ram~146_q ),
	.datae(!\RAM8|ram~410_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~550 .extended_lut = "off";
defparam \RAM8|ram~550 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM8|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N25
dffeas \RAM8|ram~210 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~210 .is_wysiwyg = "true";
defparam \RAM8|ram~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N11
dffeas \RAM8|ram~218 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~218 .is_wysiwyg = "true";
defparam \RAM8|ram~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N25
dffeas \RAM8|ram~474 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~474 .is_wysiwyg = "true";
defparam \RAM8|ram~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N16
dffeas \RAM8|ram~466 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~466 .is_wysiwyg = "true";
defparam \RAM8|ram~466 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \RAM8|ram~552 (
// Equation(s):
// \RAM8|ram~552_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~474_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~218_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~466_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~210_q  ) ) )

	.dataa(!\RAM8|ram~210_q ),
	.datab(!\RAM8|ram~218_q ),
	.datac(!\RAM8|ram~474_q ),
	.datad(!\RAM8|ram~466_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~552 .extended_lut = "off";
defparam \RAM8|ram~552 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM8|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N20
dffeas \RAM8|ram~338 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~338 .is_wysiwyg = "true";
defparam \RAM8|ram~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N49
dffeas \RAM8|ram~82 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~82 .is_wysiwyg = "true";
defparam \RAM8|ram~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N58
dffeas \RAM8|ram~90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~90 .is_wysiwyg = "true";
defparam \RAM8|ram~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \RAM8|ram~346 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~346 .is_wysiwyg = "true";
defparam \RAM8|ram~346 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \RAM8|ram~551 (
// Equation(s):
// \RAM8|ram~551_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~346_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~90_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~338_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~82_q  ) ) )

	.dataa(!\RAM8|ram~338_q ),
	.datab(!\RAM8|ram~82_q ),
	.datac(!\RAM8|ram~90_q ),
	.datad(!\RAM8|ram~346_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~551 .extended_lut = "off";
defparam \RAM8|ram~551 .lut_mask = 64'h333355550F0F00FF;
defparam \RAM8|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \RAM8|ram~553 (
// Equation(s):
// \RAM8|ram~553_combout  = ( \RAM8|ram~552_combout  & ( \RAM8|ram~551_combout  & ( ((!\ROM1|memROM~29_combout  & (\RAM8|ram~549_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~550_combout )))) # (\ROM1|memROM~28_combout ) ) ) ) # ( 
// !\RAM8|ram~552_combout  & ( \RAM8|ram~551_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout  & (\RAM8|ram~549_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~550_combout ))))) # (\ROM1|memROM~28_combout  & 
// (((!\ROM1|memROM~29_combout )))) ) ) ) # ( \RAM8|ram~552_combout  & ( !\RAM8|ram~551_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout  & (\RAM8|ram~549_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~550_combout ))))) # 
// (\ROM1|memROM~28_combout  & (((\ROM1|memROM~29_combout )))) ) ) ) # ( !\RAM8|ram~552_combout  & ( !\RAM8|ram~551_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout  & (\RAM8|ram~549_combout )) # (\ROM1|memROM~29_combout  & 
// ((\RAM8|ram~550_combout ))))) ) ) )

	.dataa(!\RAM8|ram~549_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM8|ram~550_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\RAM8|ram~552_combout ),
	.dataf(!\RAM8|ram~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~553 .extended_lut = "off";
defparam \RAM8|ram~553 .lut_mask = 64'h440C443F770C773F;
defparam \RAM8|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \RAM8|dado_out[1]~25 (
// Equation(s):
// \RAM8|dado_out[1]~25_combout  = ( !\ROM1|memROM~10_combout  & ( ((!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~553_combout )) # (\ROM1|memROM~27_combout  & ((\RAM8|ram~558_combout ))))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (((\RAM8|ram~563_combout )))) # (\ROM1|memROM~27_combout  & (\RAM8|ram~568_combout ))) ) )

	.dataa(!\RAM8|ram~568_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM8|ram~563_combout ),
	.datad(!\RAM8|dado_out~0_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM8|ram~558_combout ),
	.datag(!\RAM8|ram~553_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out[1]~25 .extended_lut = "on";
defparam \RAM8|dado_out[1]~25 .lut_mask = 64'hFF0CFF1DFF3FFF1D;
defparam \RAM8|dado_out[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \RAM0|ram~466feeder (
// Equation(s):
// \RAM0|ram~466feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~466feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~466feeder .extended_lut = "off";
defparam \RAM0|ram~466feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~466feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N1
dffeas \RAM0|ram~466 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~466 .is_wysiwyg = "true";
defparam \RAM0|ram~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \RAM0|ram~514 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~514 .is_wysiwyg = "true";
defparam \RAM0|ram~514 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N59
dffeas \RAM0|ram~482 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~482 .is_wysiwyg = "true";
defparam \RAM0|ram~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N5
dffeas \RAM0|ram~498 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~498 .is_wysiwyg = "true";
defparam \RAM0|ram~498 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \RAM0|ram~566 (
// Equation(s):
// \RAM0|ram~566_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~514_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~498_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~482_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~466_q  ) ) )

	.dataa(!\RAM0|ram~466_q ),
	.datab(!\RAM0|ram~514_q ),
	.datac(!\RAM0|ram~482_q ),
	.datad(!\RAM0|ram~498_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~566 .extended_lut = "off";
defparam \RAM0|ram~566 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM0|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N22
dffeas \RAM0|ram~378 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~378 .is_wysiwyg = "true";
defparam \RAM0|ram~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N53
dffeas \RAM0|ram~362 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~362 .is_wysiwyg = "true";
defparam \RAM0|ram~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N49
dffeas \RAM0|ram~394 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~394 .is_wysiwyg = "true";
defparam \RAM0|ram~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N34
dffeas \RAM0|ram~346 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~346 .is_wysiwyg = "true";
defparam \RAM0|ram~346 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \RAM0|ram~567 (
// Equation(s):
// \RAM0|ram~567_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~394_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~378_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~362_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~346_q  ) ) )

	.dataa(!\RAM0|ram~378_q ),
	.datab(!\RAM0|ram~362_q ),
	.datac(!\RAM0|ram~394_q ),
	.datad(!\RAM0|ram~346_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~567 .extended_lut = "off";
defparam \RAM0|ram~567 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM0|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N28
dffeas \RAM0|ram~474 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~474 .is_wysiwyg = "true";
defparam \RAM0|ram~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \RAM0|ram~506 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~506 .is_wysiwyg = "true";
defparam \RAM0|ram~506 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N51
cyclonev_lcell_comb \RAM0|ram~522feeder (
// Equation(s):
// \RAM0|ram~522feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~522feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~522feeder .extended_lut = "off";
defparam \RAM0|ram~522feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~522feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N53
dffeas \RAM0|ram~522 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~522 .is_wysiwyg = "true";
defparam \RAM0|ram~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N40
dffeas \RAM0|ram~490 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~490 .is_wysiwyg = "true";
defparam \RAM0|ram~490 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \RAM0|ram~568 (
// Equation(s):
// \RAM0|ram~568_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~522_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~490_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM0|ram~506_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~474_q  ) ) )

	.dataa(!\RAM0|ram~474_q ),
	.datab(!\RAM0|ram~506_q ),
	.datac(!\RAM0|ram~522_q ),
	.datad(!\RAM0|ram~490_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~568 .extended_lut = "off";
defparam \RAM0|ram~568 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM0|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N47
dffeas \RAM0|ram~354 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~354 .is_wysiwyg = "true";
defparam \RAM0|ram~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N28
dffeas \RAM0|ram~338 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~338 .is_wysiwyg = "true";
defparam \RAM0|ram~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N23
dffeas \RAM0|ram~386 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~386 .is_wysiwyg = "true";
defparam \RAM0|ram~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N17
dffeas \RAM0|ram~370 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~370 .is_wysiwyg = "true";
defparam \RAM0|ram~370 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \RAM0|ram~565 (
// Equation(s):
// \RAM0|ram~565_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~386_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~370_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~354_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~338_q  ) ) )

	.dataa(!\RAM0|ram~354_q ),
	.datab(!\RAM0|ram~338_q ),
	.datac(!\RAM0|ram~386_q ),
	.datad(!\RAM0|ram~370_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~565 .extended_lut = "off";
defparam \RAM0|ram~565 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM0|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \RAM0|ram~569 (
// Equation(s):
// \RAM0|ram~569_combout  = ( \RAM0|ram~568_combout  & ( \RAM0|ram~565_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout )) # (\RAM0|ram~566_combout ))) # (\ROM1|memROM~9_combout  & (((\RAM0|ram~567_combout ) # (\ROM1|memROM~29_combout 
// )))) ) ) ) # ( !\RAM0|ram~568_combout  & ( \RAM0|ram~565_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout )) # (\RAM0|ram~566_combout ))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout  & \RAM0|ram~567_combout )))) ) ) ) # ( 
// \RAM0|ram~568_combout  & ( !\RAM0|ram~565_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~566_combout  & (\ROM1|memROM~29_combout ))) # (\ROM1|memROM~9_combout  & (((\RAM0|ram~567_combout ) # (\ROM1|memROM~29_combout )))) ) ) ) # ( 
// !\RAM0|ram~568_combout  & ( !\RAM0|ram~565_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~566_combout  & (\ROM1|memROM~29_combout ))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout  & \RAM0|ram~567_combout )))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\RAM0|ram~566_combout ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM0|ram~567_combout ),
	.datae(!\RAM0|ram~568_combout ),
	.dataf(!\RAM0|ram~565_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~569 .extended_lut = "off";
defparam \RAM0|ram~569 .lut_mask = 64'h02520757A2F2A7F7;
defparam \RAM0|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N9
cyclonev_lcell_comb \RAM0|ram~450feeder (
// Equation(s):
// \RAM0|ram~450feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~450feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~450feeder .extended_lut = "off";
defparam \RAM0|ram~450feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~450feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N11
dffeas \RAM0|ram~450 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~450 .is_wysiwyg = "true";
defparam \RAM0|ram~450 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \RAM0|ram~290feeder (
// Equation(s):
// \RAM0|ram~290feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~290feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~290feeder .extended_lut = "off";
defparam \RAM0|ram~290feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~290feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N38
dffeas \RAM0|ram~290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~290 .is_wysiwyg = "true";
defparam \RAM0|ram~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N37
dffeas \RAM0|ram~322 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~322 .is_wysiwyg = "true";
defparam \RAM0|ram~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N32
dffeas \RAM0|ram~418 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~418 .is_wysiwyg = "true";
defparam \RAM0|ram~418 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \RAM0|ram~556 (
// Equation(s):
// \RAM0|ram~556_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~450_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~322_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~418_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~290_q  ) ) )

	.dataa(!\RAM0|ram~450_q ),
	.datab(!\RAM0|ram~290_q ),
	.datac(!\RAM0|ram~322_q ),
	.datad(!\RAM0|ram~418_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~556 .extended_lut = "off";
defparam \RAM0|ram~556 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM0|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N55
dffeas \RAM0|ram~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~314 .is_wysiwyg = "true";
defparam \RAM0|ram~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N14
dffeas \RAM0|ram~442 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~442 .is_wysiwyg = "true";
defparam \RAM0|ram~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N53
dffeas \RAM0|ram~410 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~410 .is_wysiwyg = "true";
defparam \RAM0|ram~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N40
dffeas \RAM0|ram~282 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~282 .is_wysiwyg = "true";
defparam \RAM0|ram~282 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N0
cyclonev_lcell_comb \RAM0|ram~557 (
// Equation(s):
// \RAM0|ram~557_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~442_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~314_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~410_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~282_q  ) ) )

	.dataa(!\RAM0|ram~314_q ),
	.datab(!\RAM0|ram~442_q ),
	.datac(!\RAM0|ram~410_q ),
	.datad(!\RAM0|ram~282_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~557 .extended_lut = "off";
defparam \RAM0|ram~557 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM0|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \RAM0|ram~330feeder (
// Equation(s):
// \RAM0|ram~330feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~330feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~330feeder .extended_lut = "off";
defparam \RAM0|ram~330feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~330feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N11
dffeas \RAM0|ram~330 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~330 .is_wysiwyg = "true";
defparam \RAM0|ram~330 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N9
cyclonev_lcell_comb \RAM0|ram~458feeder (
// Equation(s):
// \RAM0|ram~458feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~458feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~458feeder .extended_lut = "off";
defparam \RAM0|ram~458feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~458feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N11
dffeas \RAM0|ram~458 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~458 .is_wysiwyg = "true";
defparam \RAM0|ram~458 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N18
cyclonev_lcell_comb \RAM0|ram~426feeder (
// Equation(s):
// \RAM0|ram~426feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~426feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~426feeder .extended_lut = "off";
defparam \RAM0|ram~426feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~426feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N20
dffeas \RAM0|ram~426 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~426feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~426 .is_wysiwyg = "true";
defparam \RAM0|ram~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N56
dffeas \RAM0|ram~298 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~298 .is_wysiwyg = "true";
defparam \RAM0|ram~298 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N54
cyclonev_lcell_comb \RAM0|ram~558 (
// Equation(s):
// \RAM0|ram~558_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~458_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~330_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~426_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~298_q  ) ) )

	.dataa(!\RAM0|ram~330_q ),
	.datab(!\RAM0|ram~458_q ),
	.datac(!\RAM0|ram~426_q ),
	.datad(!\RAM0|ram~298_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~558 .extended_lut = "off";
defparam \RAM0|ram~558 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM0|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \RAM0|ram~434feeder (
// Equation(s):
// \RAM0|ram~434feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~434feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~434feeder .extended_lut = "off";
defparam \RAM0|ram~434feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~434feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \RAM0|ram~434 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~434 .is_wysiwyg = "true";
defparam \RAM0|ram~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N42
cyclonev_lcell_comb \RAM0|ram~402feeder (
// Equation(s):
// \RAM0|ram~402feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~402feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~402feeder .extended_lut = "off";
defparam \RAM0|ram~402feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~402feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N44
dffeas \RAM0|ram~402 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~402 .is_wysiwyg = "true";
defparam \RAM0|ram~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N47
dffeas \RAM0|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~274 .is_wysiwyg = "true";
defparam \RAM0|ram~274 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \RAM0|ram~306feeder (
// Equation(s):
// \RAM0|ram~306feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~306feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~306feeder .extended_lut = "off";
defparam \RAM0|ram~306feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~306feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N20
dffeas \RAM0|ram~306 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~306 .is_wysiwyg = "true";
defparam \RAM0|ram~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \RAM0|ram~555 (
// Equation(s):
// \RAM0|ram~555_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~434_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~402_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~306_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~274_q  ) ) )

	.dataa(!\RAM0|ram~434_q ),
	.datab(!\RAM0|ram~402_q ),
	.datac(!\RAM0|ram~274_q ),
	.datad(!\RAM0|ram~306_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~555 .extended_lut = "off";
defparam \RAM0|ram~555 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM0|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N39
cyclonev_lcell_comb \RAM0|ram~559 (
// Equation(s):
// \RAM0|ram~559_combout  = ( \RAM0|ram~558_combout  & ( \RAM0|ram~555_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~9_combout ) # (\RAM0|ram~557_combout )))) # (\ROM1|memROM~27_combout  & (((\ROM1|memROM~9_combout )) # (\RAM0|ram~556_combout 
// ))) ) ) ) # ( !\RAM0|ram~558_combout  & ( \RAM0|ram~555_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~9_combout ) # (\RAM0|ram~557_combout )))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~556_combout  & (!\ROM1|memROM~9_combout ))) ) ) ) # ( 
// \RAM0|ram~558_combout  & ( !\RAM0|ram~555_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~9_combout  & \RAM0|ram~557_combout )))) # (\ROM1|memROM~27_combout  & (((\ROM1|memROM~9_combout )) # (\RAM0|ram~556_combout ))) ) ) ) # ( 
// !\RAM0|ram~558_combout  & ( !\RAM0|ram~555_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~9_combout  & \RAM0|ram~557_combout )))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~556_combout  & (!\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\RAM0|ram~556_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~557_combout ),
	.datae(!\RAM0|ram~558_combout ),
	.dataf(!\RAM0|ram~555_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~559 .extended_lut = "off";
defparam \RAM0|ram~559 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \RAM0|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N19
dffeas \RAM0|ram~90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~90 .is_wysiwyg = "true";
defparam \RAM0|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N57
cyclonev_lcell_comb \RAM0|ram~114feeder (
// Equation(s):
// \RAM0|ram~114feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~114feeder .extended_lut = "off";
defparam \RAM0|ram~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \RAM0|ram~114 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~114 .is_wysiwyg = "true";
defparam \RAM0|ram~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N31
dffeas \RAM0|ram~122 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~122 .is_wysiwyg = "true";
defparam \RAM0|ram~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \RAM0|ram~82feeder (
// Equation(s):
// \RAM0|ram~82feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~82feeder .extended_lut = "off";
defparam \RAM0|ram~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \RAM0|ram~82 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~82 .is_wysiwyg = "true";
defparam \RAM0|ram~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N0
cyclonev_lcell_comb \RAM0|ram~560 (
// Equation(s):
// \RAM0|ram~560_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~122_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~90_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~114_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~82_q  ) ) )

	.dataa(!\RAM0|ram~90_q ),
	.datab(!\RAM0|ram~114_q ),
	.datac(!\RAM0|ram~122_q ),
	.datad(!\RAM0|ram~82_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~560 .extended_lut = "off";
defparam \RAM0|ram~560 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM0|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N34
dffeas \RAM0|ram~106 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~106 .is_wysiwyg = "true";
defparam \RAM0|ram~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N8
dffeas \RAM0|ram~138 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~138 .is_wysiwyg = "true";
defparam \RAM0|ram~138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N12
cyclonev_lcell_comb \RAM0|ram~98feeder (
// Equation(s):
// \RAM0|ram~98feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~98feeder .extended_lut = "off";
defparam \RAM0|ram~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N13
dffeas \RAM0|ram~98 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~98 .is_wysiwyg = "true";
defparam \RAM0|ram~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N4
dffeas \RAM0|ram~130 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~130 .is_wysiwyg = "true";
defparam \RAM0|ram~130 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N24
cyclonev_lcell_comb \RAM0|ram~561 (
// Equation(s):
// \RAM0|ram~561_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~138_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( \RAM0|ram~106_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM0|ram~130_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM0|ram~98_q  ) ) )

	.dataa(!\RAM0|ram~106_q ),
	.datab(!\RAM0|ram~138_q ),
	.datac(!\RAM0|ram~98_q ),
	.datad(!\RAM0|ram~130_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~561 .extended_lut = "off";
defparam \RAM0|ram~561 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM0|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N56
dffeas \RAM0|ram~266 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~266 .is_wysiwyg = "true";
defparam \RAM0|ram~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \RAM0|ram~258 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~258 .is_wysiwyg = "true";
defparam \RAM0|ram~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N25
dffeas \RAM0|ram~226 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~226 .is_wysiwyg = "true";
defparam \RAM0|ram~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N34
dffeas \RAM0|ram~234 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~234 .is_wysiwyg = "true";
defparam \RAM0|ram~234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \RAM0|ram~563 (
// Equation(s):
// \RAM0|ram~563_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~266_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~258_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~234_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~226_q  ) ) )

	.dataa(!\RAM0|ram~266_q ),
	.datab(!\RAM0|ram~258_q ),
	.datac(!\RAM0|ram~226_q ),
	.datad(!\RAM0|ram~234_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~563 .extended_lut = "off";
defparam \RAM0|ram~563 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM0|ram~563 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N31
dffeas \RAM0|ram~250 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~250 .is_wysiwyg = "true";
defparam \RAM0|ram~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N8
dffeas \RAM0|ram~242 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~242 .is_wysiwyg = "true";
defparam \RAM0|ram~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N24
cyclonev_lcell_comb \RAM0|ram~210feeder (
// Equation(s):
// \RAM0|ram~210feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~210feeder .extended_lut = "off";
defparam \RAM0|ram~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N25
dffeas \RAM0|ram~210 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~210 .is_wysiwyg = "true";
defparam \RAM0|ram~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N26
dffeas \RAM0|ram~218 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~218 .is_wysiwyg = "true";
defparam \RAM0|ram~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \RAM0|ram~562 (
// Equation(s):
// \RAM0|ram~562_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~250_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~242_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~218_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~210_q  ) ) )

	.dataa(!\RAM0|ram~250_q ),
	.datab(!\RAM0|ram~242_q ),
	.datac(!\RAM0|ram~210_q ),
	.datad(!\RAM0|ram~218_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~562 .extended_lut = "off";
defparam \RAM0|ram~562 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM0|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \RAM0|ram~564 (
// Equation(s):
// \RAM0|ram~564_combout  = ( \RAM0|ram~563_combout  & ( \RAM0|ram~562_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM0|ram~560_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~561_combout )))) # (\ROM1|memROM~29_combout ) ) ) ) # ( 
// !\RAM0|ram~563_combout  & ( \RAM0|ram~562_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM0|ram~560_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~561_combout ))))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout 
// )) ) ) ) # ( \RAM0|ram~563_combout  & ( !\RAM0|ram~562_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM0|ram~560_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~561_combout ))))) # (\ROM1|memROM~29_combout  & 
// (\ROM1|memROM~27_combout )) ) ) ) # ( !\RAM0|ram~563_combout  & ( !\RAM0|ram~562_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM0|ram~560_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~561_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM0|ram~560_combout ),
	.datad(!\RAM0|ram~561_combout ),
	.datae(!\RAM0|ram~563_combout ),
	.dataf(!\RAM0|ram~562_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~564 .extended_lut = "off";
defparam \RAM0|ram~564 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM0|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N54
cyclonev_lcell_comb \RAM0|ram~178feeder (
// Equation(s):
// \RAM0|ram~178feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~178feeder .extended_lut = "off";
defparam \RAM0|ram~178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~178feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N56
dffeas \RAM0|ram~178 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~178 .is_wysiwyg = "true";
defparam \RAM0|ram~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N24
cyclonev_lcell_comb \RAM0|ram~146feeder (
// Equation(s):
// \RAM0|ram~146feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~146feeder .extended_lut = "off";
defparam \RAM0|ram~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N25
dffeas \RAM0|ram~146 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~146 .is_wysiwyg = "true";
defparam \RAM0|ram~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N19
dffeas \RAM0|ram~194 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~194 .is_wysiwyg = "true";
defparam \RAM0|ram~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \RAM0|ram~162 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~162 .is_wysiwyg = "true";
defparam \RAM0|ram~162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N33
cyclonev_lcell_comb \RAM0|ram~551 (
// Equation(s):
// \RAM0|ram~551_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~194_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~178_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~162_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~146_q  ) ) )

	.dataa(!\RAM0|ram~178_q ),
	.datab(!\RAM0|ram~146_q ),
	.datac(!\RAM0|ram~194_q ),
	.datad(!\RAM0|ram~162_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~551 .extended_lut = "off";
defparam \RAM0|ram~551 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM0|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \RAM0|ram~154 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~154 .is_wysiwyg = "true";
defparam \RAM0|ram~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N55
dffeas \RAM0|ram~202 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~202 .is_wysiwyg = "true";
defparam \RAM0|ram~202 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N33
cyclonev_lcell_comb \RAM0|ram~186feeder (
// Equation(s):
// \RAM0|ram~186feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~186feeder .extended_lut = "off";
defparam \RAM0|ram~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N34
dffeas \RAM0|ram~186 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~186 .is_wysiwyg = "true";
defparam \RAM0|ram~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N38
dffeas \RAM0|ram~170 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~170 .is_wysiwyg = "true";
defparam \RAM0|ram~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \RAM0|ram~553 (
// Equation(s):
// \RAM0|ram~553_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~202_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~186_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~170_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~154_q  ) ) )

	.dataa(!\RAM0|ram~154_q ),
	.datab(!\RAM0|ram~202_q ),
	.datac(!\RAM0|ram~186_q ),
	.datad(!\RAM0|ram~170_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~553 .extended_lut = "off";
defparam \RAM0|ram~553 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM0|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \RAM0|ram~18feeder (
// Equation(s):
// \RAM0|ram~18feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~18feeder .extended_lut = "off";
defparam \RAM0|ram~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \RAM0|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~18 .is_wysiwyg = "true";
defparam \RAM0|ram~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \RAM0|ram~50feeder (
// Equation(s):
// \RAM0|ram~50feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~50feeder .extended_lut = "off";
defparam \RAM0|ram~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \RAM0|ram~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~50 .is_wysiwyg = "true";
defparam \RAM0|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \RAM0|ram~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~66 .is_wysiwyg = "true";
defparam \RAM0|ram~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \RAM0|ram~34feeder (
// Equation(s):
// \RAM0|ram~34feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~34feeder .extended_lut = "off";
defparam \RAM0|ram~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N49
dffeas \RAM0|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~34 .is_wysiwyg = "true";
defparam \RAM0|ram~34 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N54
cyclonev_lcell_comb \RAM0|ram~550 (
// Equation(s):
// \RAM0|ram~550_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~66_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~34_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM0|ram~50_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~18_q  ) ) )

	.dataa(!\RAM0|ram~18_q ),
	.datab(!\RAM0|ram~50_q ),
	.datac(!\RAM0|ram~66_q ),
	.datad(!\RAM0|ram~34_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~550 .extended_lut = "off";
defparam \RAM0|ram~550 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM0|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N21
cyclonev_lcell_comb \RAM0|ram~58feeder (
// Equation(s):
// \RAM0|ram~58feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~58feeder .extended_lut = "off";
defparam \RAM0|ram~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N22
dffeas \RAM0|ram~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~58 .is_wysiwyg = "true";
defparam \RAM0|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N47
dffeas \RAM0|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~26 .is_wysiwyg = "true";
defparam \RAM0|ram~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N46
dffeas \RAM0|ram~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~42 .is_wysiwyg = "true";
defparam \RAM0|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N10
dffeas \RAM0|ram~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~74 .is_wysiwyg = "true";
defparam \RAM0|ram~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \RAM0|ram~552 (
// Equation(s):
// \RAM0|ram~552_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~74_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~58_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~42_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~26_q  ) ) )

	.dataa(!\RAM0|ram~58_q ),
	.datab(!\RAM0|ram~26_q ),
	.datac(!\RAM0|ram~42_q ),
	.datad(!\RAM0|ram~74_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~552 .extended_lut = "off";
defparam \RAM0|ram~552 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM0|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \RAM0|ram~554 (
// Equation(s):
// \RAM0|ram~554_combout  = ( \RAM0|ram~550_combout  & ( \RAM0|ram~552_combout  & ( (!\ROM1|memROM~29_combout ) # ((!\ROM1|memROM~9_combout  & (\RAM0|ram~551_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~553_combout )))) ) ) ) # ( 
// !\RAM0|ram~550_combout  & ( \RAM0|ram~552_combout  & ( (!\ROM1|memROM~9_combout  & (\ROM1|memROM~29_combout  & (\RAM0|ram~551_combout ))) # (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM0|ram~553_combout )))) ) ) ) # ( 
// \RAM0|ram~550_combout  & ( !\RAM0|ram~552_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM0|ram~551_combout )))) # (\ROM1|memROM~9_combout  & (\ROM1|memROM~29_combout  & ((\RAM0|ram~553_combout )))) ) ) ) # ( 
// !\RAM0|ram~550_combout  & ( !\RAM0|ram~552_combout  & ( (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~9_combout  & (\RAM0|ram~551_combout )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~553_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM0|ram~551_combout ),
	.datad(!\RAM0|ram~553_combout ),
	.datae(!\RAM0|ram~550_combout ),
	.dataf(!\RAM0|ram~552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~554 .extended_lut = "off";
defparam \RAM0|ram~554 .lut_mask = 64'h02138A9B4657CEDF;
defparam \RAM0|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \RAM0|ram~570 (
// Equation(s):
// \RAM0|ram~570_combout  = ( \RAM0|ram~564_combout  & ( \RAM0|ram~554_combout  & ( (!\ROM1|memROM~8_combout ) # ((!\ROM1|memROM~28_combout  & ((\RAM0|ram~559_combout ))) # (\ROM1|memROM~28_combout  & (\RAM0|ram~569_combout ))) ) ) ) # ( 
// !\RAM0|ram~564_combout  & ( \RAM0|ram~554_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout ) # ((\RAM0|ram~559_combout )))) # (\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout  & (\RAM0|ram~569_combout ))) ) ) ) # ( 
// \RAM0|ram~564_combout  & ( !\RAM0|ram~554_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~8_combout  & ((\RAM0|ram~559_combout )))) # (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~8_combout ) # ((\RAM0|ram~569_combout )))) ) ) ) # ( 
// !\RAM0|ram~564_combout  & ( !\RAM0|ram~554_combout  & ( (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM0|ram~559_combout ))) # (\ROM1|memROM~28_combout  & (\RAM0|ram~569_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM0|ram~569_combout ),
	.datad(!\RAM0|ram~559_combout ),
	.datae(!\RAM0|ram~564_combout ),
	.dataf(!\RAM0|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~570 .extended_lut = "off";
defparam \RAM0|ram~570 .lut_mask = 64'h0123456789ABCDEF;
defparam \RAM0|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \key0|saida[1]~10 (
// Equation(s):
// \key0|saida[1]~10_combout  = ( !\RAM0|ram~570_combout  & ( \RAM0|dado_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM0|dado_out~1_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[1]~10 .extended_lut = "off";
defparam \key0|saida[1]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \key0|saida[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N45
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~2 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~2_combout  = ( \key0|saida[1]~8_combout  & ( (\ROM1|memROM~27_combout  & \CPU|decoderInstru|saida~1_combout ) ) ) # ( !\key0|saida[1]~8_combout  & ( (!\CPU|decoderInstru|saida~1_combout ) # (\ROM1|memROM~27_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\CPU|decoderInstru|saida~1_combout ),
	.datae(gnd),
	.dataf(!\key0|saida[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~2 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~2 .lut_mask = 64'hFF0FFF0F000F000F;
defparam \CPU|MUX1|saida_MUX[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N56
dffeas \RAM4|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~274 .is_wysiwyg = "true";
defparam \RAM4|ram~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N8
dffeas \RAM4|ram~338 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~338 .is_wysiwyg = "true";
defparam \RAM4|ram~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N22
dffeas \RAM4|ram~370 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~370 .is_wysiwyg = "true";
defparam \RAM4|ram~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N16
dffeas \RAM4|ram~306 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~306 .is_wysiwyg = "true";
defparam \RAM4|ram~306 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N57
cyclonev_lcell_comb \RAM4|ram~555 (
// Equation(s):
// \RAM4|ram~555_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~370_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~338_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM4|ram~306_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~274_q  ) ) )

	.dataa(!\RAM4|ram~274_q ),
	.datab(!\RAM4|ram~338_q ),
	.datac(!\RAM4|ram~370_q ),
	.datad(!\RAM4|ram~306_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~555 .extended_lut = "off";
defparam \RAM4|ram~555 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM4|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N52
dffeas \RAM4|ram~386 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~386 .is_wysiwyg = "true";
defparam \RAM4|ram~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N4
dffeas \RAM4|ram~354 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~354 .is_wysiwyg = "true";
defparam \RAM4|ram~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N59
dffeas \RAM4|ram~322 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~322 .is_wysiwyg = "true";
defparam \RAM4|ram~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N21
cyclonev_lcell_comb \RAM4|ram~290feeder (
// Equation(s):
// \RAM4|ram~290feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~290feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~290feeder .extended_lut = "off";
defparam \RAM4|ram~290feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~290feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N22
dffeas \RAM4|ram~290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~290 .is_wysiwyg = "true";
defparam \RAM4|ram~290 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N57
cyclonev_lcell_comb \RAM4|ram~556 (
// Equation(s):
// \RAM4|ram~556_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~386_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~354_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM4|ram~322_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~290_q  ) ) )

	.dataa(!\RAM4|ram~386_q ),
	.datab(!\RAM4|ram~354_q ),
	.datac(!\RAM4|ram~322_q ),
	.datad(!\RAM4|ram~290_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~556 .extended_lut = "off";
defparam \RAM4|ram~556 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM4|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N37
dffeas \RAM4|ram~402 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~402 .is_wysiwyg = "true";
defparam \RAM4|ram~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N31
dffeas \RAM4|ram~466 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~466 .is_wysiwyg = "true";
defparam \RAM4|ram~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N58
dffeas \RAM4|ram~434 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~434 .is_wysiwyg = "true";
defparam \RAM4|ram~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N26
dffeas \RAM4|ram~498 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~498 .is_wysiwyg = "true";
defparam \RAM4|ram~498 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \RAM4|ram~557 (
// Equation(s):
// \RAM4|ram~557_combout  = ( \RAM4|ram~498_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM4|ram~466_q ) ) ) ) # ( !\RAM4|ram~498_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~466_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM4|ram~498_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM4|ram~402_q )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~434_q ))) ) ) ) # ( !\RAM4|ram~498_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & 
// (\RAM4|ram~402_q )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~434_q ))) ) ) )

	.dataa(!\RAM4|ram~402_q ),
	.datab(!\RAM4|ram~466_q ),
	.datac(!\RAM4|ram~434_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM4|ram~498_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~557 .extended_lut = "off";
defparam \RAM4|ram~557 .lut_mask = 64'h550F550F330033FF;
defparam \RAM4|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas \RAM4|ram~482 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~482 .is_wysiwyg = "true";
defparam \RAM4|ram~482 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \RAM4|ram~450feeder (
// Equation(s):
// \RAM4|ram~450feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~450feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~450feeder .extended_lut = "off";
defparam \RAM4|ram~450feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~450feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N44
dffeas \RAM4|ram~450 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~450 .is_wysiwyg = "true";
defparam \RAM4|ram~450 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \RAM4|ram~514feeder (
// Equation(s):
// \RAM4|ram~514feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~514feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~514feeder .extended_lut = "off";
defparam \RAM4|ram~514feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~514feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N37
dffeas \RAM4|ram~514 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~514feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~514 .is_wysiwyg = "true";
defparam \RAM4|ram~514 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N22
dffeas \RAM4|ram~418 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~418 .is_wysiwyg = "true";
defparam \RAM4|ram~418 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \RAM4|ram~558 (
// Equation(s):
// \RAM4|ram~558_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~514_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~450_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~482_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~418_q  ) ) )

	.dataa(!\RAM4|ram~482_q ),
	.datab(!\RAM4|ram~450_q ),
	.datac(!\RAM4|ram~514_q ),
	.datad(!\RAM4|ram~418_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~558 .extended_lut = "off";
defparam \RAM4|ram~558 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM4|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \RAM4|ram~559 (
// Equation(s):
// \RAM4|ram~559_combout  = ( \RAM4|ram~557_combout  & ( \RAM4|ram~558_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM4|ram~555_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~556_combout )))) # (\ROM1|memROM~29_combout ) ) ) ) # ( 
// !\RAM4|ram~557_combout  & ( \RAM4|ram~558_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~555_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~556_combout ))))) # (\ROM1|memROM~29_combout  & (\ROM1|memROM~27_combout 
// )) ) ) ) # ( \RAM4|ram~557_combout  & ( !\RAM4|ram~558_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~555_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~556_combout ))))) # (\ROM1|memROM~29_combout  & 
// (!\ROM1|memROM~27_combout )) ) ) ) # ( !\RAM4|ram~557_combout  & ( !\RAM4|ram~558_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~555_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~556_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~555_combout ),
	.datad(!\RAM4|ram~556_combout ),
	.datae(!\RAM4|ram~557_combout ),
	.dataf(!\RAM4|ram~558_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~559 .extended_lut = "off";
defparam \RAM4|ram~559 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RAM4|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \RAM4|ram~394 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~394 .is_wysiwyg = "true";
defparam \RAM4|ram~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N47
dffeas \RAM4|ram~330 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~330 .is_wysiwyg = "true";
defparam \RAM4|ram~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N38
dffeas \RAM4|ram~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~314 .is_wysiwyg = "true";
defparam \RAM4|ram~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \RAM4|ram~378feeder (
// Equation(s):
// \RAM4|ram~378feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~378feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~378feeder .extended_lut = "off";
defparam \RAM4|ram~378feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~378feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \RAM4|ram~378 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~378 .is_wysiwyg = "true";
defparam \RAM4|ram~378 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \RAM4|ram~566 (
// Equation(s):
// \RAM4|ram~566_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~394_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~378_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM4|ram~330_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~314_q  ) ) )

	.dataa(!\RAM4|ram~394_q ),
	.datab(!\RAM4|ram~330_q ),
	.datac(!\RAM4|ram~314_q ),
	.datad(!\RAM4|ram~378_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~566 .extended_lut = "off";
defparam \RAM4|ram~566 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM4|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \RAM4|ram~458 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~458 .is_wysiwyg = "true";
defparam \RAM4|ram~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \RAM4|ram~506 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~506 .is_wysiwyg = "true";
defparam \RAM4|ram~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N22
dffeas \RAM4|ram~442 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~442 .is_wysiwyg = "true";
defparam \RAM4|ram~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N50
dffeas \RAM4|ram~522 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~522 .is_wysiwyg = "true";
defparam \RAM4|ram~522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \RAM4|ram~568 (
// Equation(s):
// \RAM4|ram~568_combout  = ( \RAM4|ram~522_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM4|ram~506_q ) ) ) ) # ( !\RAM4|ram~522_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~506_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM4|ram~522_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM4|ram~442_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~458_q )) ) ) ) # ( !\RAM4|ram~522_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM4|ram~442_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~458_q )) ) ) )

	.dataa(!\RAM4|ram~458_q ),
	.datab(!\RAM4|ram~506_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM4|ram~442_q ),
	.datae(!\RAM4|ram~522_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~568 .extended_lut = "off";
defparam \RAM4|ram~568 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM4|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N55
dffeas \RAM4|ram~346 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~346 .is_wysiwyg = "true";
defparam \RAM4|ram~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N28
dffeas \RAM4|ram~298 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~298 .is_wysiwyg = "true";
defparam \RAM4|ram~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N27
cyclonev_lcell_comb \RAM4|ram~282feeder (
// Equation(s):
// \RAM4|ram~282feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~282feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~282feeder .extended_lut = "off";
defparam \RAM4|ram~282feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~282feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N28
dffeas \RAM4|ram~282 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~282 .is_wysiwyg = "true";
defparam \RAM4|ram~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \RAM4|ram~362 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~362 .is_wysiwyg = "true";
defparam \RAM4|ram~362 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \RAM4|ram~565 (
// Equation(s):
// \RAM4|ram~565_combout  = ( \RAM4|ram~362_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM4|ram~346_q ) ) ) ) # ( !\RAM4|ram~362_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~346_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM4|ram~362_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM4|ram~282_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~298_q )) ) ) ) # ( !\RAM4|ram~362_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM4|ram~282_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~298_q )) ) ) )

	.dataa(!\RAM4|ram~346_q ),
	.datab(!\RAM4|ram~298_q ),
	.datac(!\RAM4|ram~282_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM4|ram~362_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~565 .extended_lut = "off";
defparam \RAM4|ram~565 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM4|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \RAM4|ram~410 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~410 .is_wysiwyg = "true";
defparam \RAM4|ram~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N59
dffeas \RAM4|ram~490 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~490 .is_wysiwyg = "true";
defparam \RAM4|ram~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N43
dffeas \RAM4|ram~426 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~426 .is_wysiwyg = "true";
defparam \RAM4|ram~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N52
dffeas \RAM4|ram~474 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~474 .is_wysiwyg = "true";
defparam \RAM4|ram~474 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N54
cyclonev_lcell_comb \RAM4|ram~567 (
// Equation(s):
// \RAM4|ram~567_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~490_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~474_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM4|ram~426_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~410_q  ) ) )

	.dataa(!\RAM4|ram~410_q ),
	.datab(!\RAM4|ram~490_q ),
	.datac(!\RAM4|ram~426_q ),
	.datad(!\RAM4|ram~474_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~567 .extended_lut = "off";
defparam \RAM4|ram~567 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM4|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \RAM4|ram~569 (
// Equation(s):
// \RAM4|ram~569_combout  = ( \RAM4|ram~565_combout  & ( \RAM4|ram~567_combout  & ( (!\ROM1|memROM~10_combout ) # ((!\ROM1|memROM~29_combout  & (\RAM4|ram~566_combout )) # (\ROM1|memROM~29_combout  & ((\RAM4|ram~568_combout )))) ) ) ) # ( 
// !\RAM4|ram~565_combout  & ( \RAM4|ram~567_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~10_combout  & (\RAM4|ram~566_combout ))) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~10_combout ) # ((\RAM4|ram~568_combout )))) ) ) ) # ( 
// \RAM4|ram~565_combout  & ( !\RAM4|ram~567_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~10_combout ) # ((\RAM4|ram~566_combout )))) # (\ROM1|memROM~29_combout  & (\ROM1|memROM~10_combout  & ((\RAM4|ram~568_combout )))) ) ) ) # ( 
// !\RAM4|ram~565_combout  & ( !\RAM4|ram~567_combout  & ( (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~29_combout  & (\RAM4|ram~566_combout )) # (\ROM1|memROM~29_combout  & ((\RAM4|ram~568_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~566_combout ),
	.datad(!\RAM4|ram~568_combout ),
	.datae(!\RAM4|ram~565_combout ),
	.dataf(!\RAM4|ram~567_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~569 .extended_lut = "off";
defparam \RAM4|ram~569 .lut_mask = 64'h02138A9B4657CEDF;
defparam \RAM4|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N31
dffeas \RAM4|ram~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~74 .is_wysiwyg = "true";
defparam \RAM4|ram~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N8
dffeas \RAM4|ram~266 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~266 .is_wysiwyg = "true";
defparam \RAM4|ram~266 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N15
cyclonev_lcell_comb \RAM4|ram~138feeder (
// Equation(s):
// \RAM4|ram~138feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~138feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~138feeder .extended_lut = "off";
defparam \RAM4|ram~138feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~138feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N16
dffeas \RAM4|ram~138 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~138 .is_wysiwyg = "true";
defparam \RAM4|ram~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N23
dffeas \RAM4|ram~202 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~202 .is_wysiwyg = "true";
defparam \RAM4|ram~202 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \RAM4|ram~563 (
// Equation(s):
// \RAM4|ram~563_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~266_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~202_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM4|ram~138_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM4|ram~74_q  ) ) )

	.dataa(!\RAM4|ram~74_q ),
	.datab(!\RAM4|ram~266_q ),
	.datac(!\RAM4|ram~138_q ),
	.datad(!\RAM4|ram~202_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~563 .extended_lut = "off";
defparam \RAM4|ram~563 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM4|ram~563 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N2
dffeas \RAM4|ram~154 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~154 .is_wysiwyg = "true";
defparam \RAM4|ram~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \RAM4|ram~90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~90 .is_wysiwyg = "true";
defparam \RAM4|ram~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N14
dffeas \RAM4|ram~218 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~218 .is_wysiwyg = "true";
defparam \RAM4|ram~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N10
dffeas \RAM4|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~26 .is_wysiwyg = "true";
defparam \RAM4|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \RAM4|ram~560 (
// Equation(s):
// \RAM4|ram~560_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~218_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~90_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~154_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~26_q  ) ) )

	.dataa(!\RAM4|ram~154_q ),
	.datab(!\RAM4|ram~90_q ),
	.datac(!\RAM4|ram~218_q ),
	.datad(!\RAM4|ram~26_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~560 .extended_lut = "off";
defparam \RAM4|ram~560 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM4|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \RAM4|ram~122feeder (
// Equation(s):
// \RAM4|ram~122feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~122feeder .extended_lut = "off";
defparam \RAM4|ram~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N46
dffeas \RAM4|ram~122 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~122 .is_wysiwyg = "true";
defparam \RAM4|ram~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N12
cyclonev_lcell_comb \RAM4|ram~186feeder (
// Equation(s):
// \RAM4|ram~186feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~186feeder .extended_lut = "off";
defparam \RAM4|ram~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N13
dffeas \RAM4|ram~186 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~186 .is_wysiwyg = "true";
defparam \RAM4|ram~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N55
dffeas \RAM4|ram~250 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~250 .is_wysiwyg = "true";
defparam \RAM4|ram~250 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N48
cyclonev_lcell_comb \RAM4|ram~58feeder (
// Equation(s):
// \RAM4|ram~58feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~58feeder .extended_lut = "off";
defparam \RAM4|ram~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N49
dffeas \RAM4|ram~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~58 .is_wysiwyg = "true";
defparam \RAM4|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \RAM4|ram~561 (
// Equation(s):
// \RAM4|ram~561_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~250_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~186_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM4|ram~122_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM4|ram~58_q  ) ) )

	.dataa(!\RAM4|ram~122_q ),
	.datab(!\RAM4|ram~186_q ),
	.datac(!\RAM4|ram~250_q ),
	.datad(!\RAM4|ram~58_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~561 .extended_lut = "off";
defparam \RAM4|ram~561 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM4|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \RAM4|ram~42feeder (
// Equation(s):
// \RAM4|ram~42feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~42feeder .extended_lut = "off";
defparam \RAM4|ram~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N56
dffeas \RAM4|ram~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~42 .is_wysiwyg = "true";
defparam \RAM4|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N32
dffeas \RAM4|ram~234 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~234 .is_wysiwyg = "true";
defparam \RAM4|ram~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N46
dffeas \RAM4|ram~106 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~106 .is_wysiwyg = "true";
defparam \RAM4|ram~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N55
dffeas \RAM4|ram~170 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~170 .is_wysiwyg = "true";
defparam \RAM4|ram~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \RAM4|ram~562 (
// Equation(s):
// \RAM4|ram~562_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~234_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~106_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM4|ram~170_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~42_q  ) ) )

	.dataa(!\RAM4|ram~42_q ),
	.datab(!\RAM4|ram~234_q ),
	.datac(!\RAM4|ram~106_q ),
	.datad(!\RAM4|ram~170_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~562 .extended_lut = "off";
defparam \RAM4|ram~562 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM4|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \RAM4|ram~564 (
// Equation(s):
// \RAM4|ram~564_combout  = ( \RAM4|ram~561_combout  & ( \RAM4|ram~562_combout  & ( (!\ROM1|memROM~10_combout  & (((\RAM4|ram~560_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM4|ram~563_combout 
// )))) ) ) ) # ( !\RAM4|ram~561_combout  & ( \RAM4|ram~562_combout  & ( (!\ROM1|memROM~10_combout  & (((\RAM4|ram~560_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & (\RAM4|ram~563_combout ))) ) ) ) # ( 
// \RAM4|ram~561_combout  & ( !\RAM4|ram~562_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & ((\RAM4|ram~560_combout )))) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM4|ram~563_combout )))) ) ) ) # ( 
// !\RAM4|ram~561_combout  & ( !\RAM4|ram~562_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & ((\RAM4|ram~560_combout )))) # (\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & (\RAM4|ram~563_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~563_combout ),
	.datad(!\RAM4|ram~560_combout ),
	.datae(!\RAM4|ram~561_combout ),
	.dataf(!\RAM4|ram~562_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~564 .extended_lut = "off";
defparam \RAM4|ram~564 .lut_mask = 64'h018945CD23AB67EF;
defparam \RAM4|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N50
dffeas \RAM4|ram~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~50 .is_wysiwyg = "true";
defparam \RAM4|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N37
dffeas \RAM4|ram~82 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~82 .is_wysiwyg = "true";
defparam \RAM4|ram~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \RAM4|ram~114feeder (
// Equation(s):
// \RAM4|ram~114feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~114feeder .extended_lut = "off";
defparam \RAM4|ram~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N37
dffeas \RAM4|ram~114 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~114 .is_wysiwyg = "true";
defparam \RAM4|ram~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N56
dffeas \RAM4|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~18 .is_wysiwyg = "true";
defparam \RAM4|ram~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N51
cyclonev_lcell_comb \RAM4|ram~550 (
// Equation(s):
// \RAM4|ram~550_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~114_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~82_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~50_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~18_q  ) ) )

	.dataa(!\RAM4|ram~50_q ),
	.datab(!\RAM4|ram~82_q ),
	.datac(!\RAM4|ram~114_q ),
	.datad(!\RAM4|ram~18_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~550 .extended_lut = "off";
defparam \RAM4|ram~550 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM4|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N39
cyclonev_lcell_comb \RAM4|ram~130feeder (
// Equation(s):
// \RAM4|ram~130feeder_combout  = \CPU|REGS|registrador~80_combout 

	.dataa(!\CPU|REGS|registrador~80_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~130feeder .extended_lut = "off";
defparam \RAM4|ram~130feeder .lut_mask = 64'h5555555555555555;
defparam \RAM4|ram~130feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N40
dffeas \RAM4|ram~130 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~130 .is_wysiwyg = "true";
defparam \RAM4|ram~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N8
dffeas \RAM4|ram~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~66 .is_wysiwyg = "true";
defparam \RAM4|ram~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N29
dffeas \RAM4|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~34 .is_wysiwyg = "true";
defparam \RAM4|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \RAM4|ram~98feeder (
// Equation(s):
// \RAM4|ram~98feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~98feeder .extended_lut = "off";
defparam \RAM4|ram~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N25
dffeas \RAM4|ram~98 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~98 .is_wysiwyg = "true";
defparam \RAM4|ram~98 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \RAM4|ram~551 (
// Equation(s):
// \RAM4|ram~551_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~130_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~66_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM4|ram~98_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~34_q  ) ) )

	.dataa(!\RAM4|ram~130_q ),
	.datab(!\RAM4|ram~66_q ),
	.datac(!\RAM4|ram~34_q ),
	.datad(!\RAM4|ram~98_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~551 .extended_lut = "off";
defparam \RAM4|ram~551 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM4|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N14
dffeas \RAM4|ram~162 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~162 .is_wysiwyg = "true";
defparam \RAM4|ram~162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N51
cyclonev_lcell_comb \RAM4|ram~226feeder (
// Equation(s):
// \RAM4|ram~226feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~226feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~226feeder .extended_lut = "off";
defparam \RAM4|ram~226feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~226feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N52
dffeas \RAM4|ram~226 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~226 .is_wysiwyg = "true";
defparam \RAM4|ram~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \RAM4|ram~258 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~258 .is_wysiwyg = "true";
defparam \RAM4|ram~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N37
dffeas \RAM4|ram~194 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~194 .is_wysiwyg = "true";
defparam \RAM4|ram~194 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \RAM4|ram~553 (
// Equation(s):
// \RAM4|ram~553_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~258_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~226_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM4|ram~194_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~162_q  ) ) )

	.dataa(!\RAM4|ram~162_q ),
	.datab(!\RAM4|ram~226_q ),
	.datac(!\RAM4|ram~258_q ),
	.datad(!\RAM4|ram~194_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~553 .extended_lut = "off";
defparam \RAM4|ram~553 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM4|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N26
dffeas \RAM4|ram~178 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~178 .is_wysiwyg = "true";
defparam \RAM4|ram~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N41
dffeas \RAM4|ram~146 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~146 .is_wysiwyg = "true";
defparam \RAM4|ram~146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \RAM4|ram~210feeder (
// Equation(s):
// \RAM4|ram~210feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~210feeder .extended_lut = "off";
defparam \RAM4|ram~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N8
dffeas \RAM4|ram~210 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~210 .is_wysiwyg = "true";
defparam \RAM4|ram~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N2
dffeas \RAM4|ram~242 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~242 .is_wysiwyg = "true";
defparam \RAM4|ram~242 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \RAM4|ram~552 (
// Equation(s):
// \RAM4|ram~552_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~242_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~210_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM4|ram~178_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~146_q  ) ) )

	.dataa(!\RAM4|ram~178_q ),
	.datab(!\RAM4|ram~146_q ),
	.datac(!\RAM4|ram~210_q ),
	.datad(!\RAM4|ram~242_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~552 .extended_lut = "off";
defparam \RAM4|ram~552 .lut_mask = 64'h333355550F0F00FF;
defparam \RAM4|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \RAM4|ram~554 (
// Equation(s):
// \RAM4|ram~554_combout  = ( \RAM4|ram~553_combout  & ( \RAM4|ram~552_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM4|ram~550_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~551_combout )))) # (\ROM1|memROM~29_combout ) ) ) ) # ( 
// !\RAM4|ram~553_combout  & ( \RAM4|ram~552_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~550_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~551_combout ))))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~27_combout 
// )) ) ) ) # ( \RAM4|ram~553_combout  & ( !\RAM4|ram~552_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~550_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~551_combout ))))) # (\ROM1|memROM~29_combout  & 
// (\ROM1|memROM~27_combout )) ) ) ) # ( !\RAM4|ram~553_combout  & ( !\RAM4|ram~552_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~550_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~551_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~550_combout ),
	.datad(!\RAM4|ram~551_combout ),
	.datae(!\RAM4|ram~553_combout ),
	.dataf(!\RAM4|ram~552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~554 .extended_lut = "off";
defparam \RAM4|ram~554 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM4|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \RAM4|ram~570 (
// Equation(s):
// \RAM4|ram~570_combout  = ( \RAM4|ram~564_combout  & ( \RAM4|ram~554_combout  & ( (!\ROM1|memROM~8_combout ) # ((!\ROM1|memROM~9_combout  & (\RAM4|ram~559_combout )) # (\ROM1|memROM~9_combout  & ((\RAM4|ram~569_combout )))) ) ) ) # ( !\RAM4|ram~564_combout 
//  & ( \RAM4|ram~554_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~8_combout )) # (\RAM4|ram~559_combout ))) # (\ROM1|memROM~9_combout  & (((\RAM4|ram~569_combout  & \ROM1|memROM~8_combout )))) ) ) ) # ( \RAM4|ram~564_combout  & ( 
// !\RAM4|ram~554_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM4|ram~559_combout  & ((\ROM1|memROM~8_combout )))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~8_combout ) # (\RAM4|ram~569_combout )))) ) ) ) # ( !\RAM4|ram~564_combout  & ( 
// !\RAM4|ram~554_combout  & ( (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~9_combout  & (\RAM4|ram~559_combout )) # (\ROM1|memROM~9_combout  & ((\RAM4|ram~569_combout ))))) ) ) )

	.dataa(!\RAM4|ram~559_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM4|ram~569_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~564_combout ),
	.dataf(!\RAM4|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~570 .extended_lut = "off";
defparam \RAM4|ram~570 .lut_mask = 64'h00473347CC47FF47;
defparam \RAM4|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \RAM4|dado_out[1]~2 (
// Equation(s):
// \RAM4|dado_out[1]~2_combout  = ( !\RAM4|ram~570_combout  & ( \RAM4|dado_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|dado_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[1]~2 .extended_lut = "off";
defparam \RAM4|dado_out[1]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \RAM4|dado_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~10 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~10_combout  = ( \CPU|MUX1|saida_MUX[1]~2_combout  & ( \RAM4|dado_out[1]~2_combout  ) ) # ( \CPU|MUX1|saida_MUX[1]~2_combout  & ( !\RAM4|dado_out[1]~2_combout  ) ) # ( !\CPU|MUX1|saida_MUX[1]~2_combout  & ( 
// !\RAM4|dado_out[1]~2_combout  & ( (!\CPU|decoderInstru|saida~1_combout  & (!\key0|saida[1]~26_combout  & (\RAM8|dado_out[1]~25_combout  & !\key0|saida[1]~10_combout ))) ) ) )

	.dataa(!\CPU|decoderInstru|saida~1_combout ),
	.datab(!\key0|saida[1]~26_combout ),
	.datac(!\RAM8|dado_out[1]~25_combout ),
	.datad(!\key0|saida[1]~10_combout ),
	.datae(!\CPU|MUX1|saida_MUX[1]~2_combout ),
	.dataf(!\RAM4|dado_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~10 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~10 .lut_mask = 64'h0800FFFF0000FFFF;
defparam \CPU|MUX1|saida_MUX[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N40
dffeas \RAM8|ram~249 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~249 .is_wysiwyg = "true";
defparam \RAM8|ram~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N47
dffeas \RAM8|ram~265 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~265 .is_wysiwyg = "true";
defparam \RAM8|ram~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N46
dffeas \RAM8|ram~201 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~201 .is_wysiwyg = "true";
defparam \RAM8|ram~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N10
dffeas \RAM8|ram~185 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~185 .is_wysiwyg = "true";
defparam \RAM8|ram~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \RAM8|ram~542 (
// Equation(s):
// \RAM8|ram~542_combout  = ( \RAM8|ram~185_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM8|ram~249_q )) # (\ROM1|memROM~27_combout  & ((\RAM8|ram~265_q ))) ) ) ) # ( !\RAM8|ram~185_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~27_combout  & (\RAM8|ram~249_q )) # (\ROM1|memROM~27_combout  & ((\RAM8|ram~265_q ))) ) ) ) # ( \RAM8|ram~185_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout ) # (\RAM8|ram~201_q ) ) ) ) # ( !\RAM8|ram~185_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM8|ram~201_q  & \ROM1|memROM~27_combout ) ) ) )

	.dataa(!\RAM8|ram~249_q ),
	.datab(!\RAM8|ram~265_q ),
	.datac(!\RAM8|ram~201_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM8|ram~185_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~542 .extended_lut = "off";
defparam \RAM8|ram~542 .lut_mask = 64'h000FFF0F55335533;
defparam \RAM8|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N34
dffeas \RAM8|ram~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~73 .is_wysiwyg = "true";
defparam \RAM8|ram~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N27
cyclonev_lcell_comb \RAM8|ram~121feeder (
// Equation(s):
// \RAM8|ram~121feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~121feeder .extended_lut = "off";
defparam \RAM8|ram~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N28
dffeas \RAM8|ram~121 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~121 .is_wysiwyg = "true";
defparam \RAM8|ram~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N52
dffeas \RAM8|ram~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~57 .is_wysiwyg = "true";
defparam \RAM8|ram~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N41
dffeas \RAM8|ram~137 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~137 .is_wysiwyg = "true";
defparam \RAM8|ram~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \RAM8|ram~541 (
// Equation(s):
// \RAM8|ram~541_combout  = ( \RAM8|ram~137_q  & ( \ROM1|memROM~28_combout  & ( (\RAM8|ram~121_q ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM8|ram~137_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & \RAM8|ram~121_q ) ) ) ) # ( 
// \RAM8|ram~137_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM8|ram~57_q ))) # (\ROM1|memROM~27_combout  & (\RAM8|ram~73_q )) ) ) ) # ( !\RAM8|ram~137_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM8|ram~57_q ))) # (\ROM1|memROM~27_combout  & (\RAM8|ram~73_q )) ) ) )

	.dataa(!\RAM8|ram~73_q ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM8|ram~121_q ),
	.datad(!\RAM8|ram~57_q ),
	.datae(!\RAM8|ram~137_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~541 .extended_lut = "off";
defparam \RAM8|ram~541 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \RAM8|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N53
dffeas \RAM8|ram~129 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~129 .is_wysiwyg = "true";
defparam \RAM8|ram~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N43
dffeas \RAM8|ram~113 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~113 .is_wysiwyg = "true";
defparam \RAM8|ram~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N28
dffeas \RAM8|ram~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~65 .is_wysiwyg = "true";
defparam \RAM8|ram~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N23
dffeas \RAM8|ram~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~49 .is_wysiwyg = "true";
defparam \RAM8|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \RAM8|ram~539 (
// Equation(s):
// \RAM8|ram~539_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~129_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~113_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM8|ram~65_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~49_q  ) ) )

	.dataa(!\RAM8|ram~129_q ),
	.datab(!\RAM8|ram~113_q ),
	.datac(!\RAM8|ram~65_q ),
	.datad(!\RAM8|ram~49_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~539 .extended_lut = "off";
defparam \RAM8|ram~539 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM8|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N27
cyclonev_lcell_comb \RAM8|ram~177feeder (
// Equation(s):
// \RAM8|ram~177feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~177feeder .extended_lut = "off";
defparam \RAM8|ram~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \RAM8|ram~177 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~177 .is_wysiwyg = "true";
defparam \RAM8|ram~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N47
dffeas \RAM8|ram~257 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~257 .is_wysiwyg = "true";
defparam \RAM8|ram~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \RAM8|ram~241 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~241 .is_wysiwyg = "true";
defparam \RAM8|ram~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N44
dffeas \RAM8|ram~193 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~193 .is_wysiwyg = "true";
defparam \RAM8|ram~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \RAM8|ram~540 (
// Equation(s):
// \RAM8|ram~540_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~257_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~241_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM8|ram~193_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~177_q  ) ) )

	.dataa(!\RAM8|ram~177_q ),
	.datab(!\RAM8|ram~257_q ),
	.datac(!\RAM8|ram~241_q ),
	.datad(!\RAM8|ram~193_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~540 .extended_lut = "off";
defparam \RAM8|ram~540 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM8|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \RAM8|ram~543 (
// Equation(s):
// \RAM8|ram~543_combout  = ( \RAM8|ram~539_combout  & ( \RAM8|ram~540_combout  & ( (!\ROM1|memROM~9_combout ) # ((!\ROM1|memROM~29_combout  & ((\RAM8|ram~541_combout ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~542_combout ))) ) ) ) # ( 
// !\RAM8|ram~539_combout  & ( \RAM8|ram~540_combout  & ( (!\ROM1|memROM~9_combout  & (((\ROM1|memROM~29_combout )))) # (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM8|ram~541_combout ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~542_combout 
// )))) ) ) ) # ( \RAM8|ram~539_combout  & ( !\RAM8|ram~540_combout  & ( (!\ROM1|memROM~9_combout  & (((!\ROM1|memROM~29_combout )))) # (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM8|ram~541_combout ))) # (\ROM1|memROM~29_combout  & 
// (\RAM8|ram~542_combout )))) ) ) ) # ( !\RAM8|ram~539_combout  & ( !\RAM8|ram~540_combout  & ( (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM8|ram~541_combout ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~542_combout )))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\RAM8|ram~542_combout ),
	.datac(!\RAM8|ram~541_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(!\RAM8|ram~539_combout ),
	.dataf(!\RAM8|ram~540_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~543 .extended_lut = "off";
defparam \RAM8|ram~543 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \RAM8|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \RAM8|ram~369 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~369 .is_wysiwyg = "true";
defparam \RAM8|ram~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N49
dffeas \RAM8|ram~433 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~433 .is_wysiwyg = "true";
defparam \RAM8|ram~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N40
dffeas \RAM8|ram~305 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~305 .is_wysiwyg = "true";
defparam \RAM8|ram~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N28
dffeas \RAM8|ram~497 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~497 .is_wysiwyg = "true";
defparam \RAM8|ram~497 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \RAM8|ram~544 (
// Equation(s):
// \RAM8|ram~544_combout  = ( \RAM8|ram~497_q  & ( \ROM1|memROM~28_combout  & ( (\RAM8|ram~369_q ) # (\ROM1|memROM~29_combout ) ) ) ) # ( !\RAM8|ram~497_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~29_combout  & \RAM8|ram~369_q ) ) ) ) # ( 
// \RAM8|ram~497_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~29_combout  & ((\RAM8|ram~305_q ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~433_q )) ) ) ) # ( !\RAM8|ram~497_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~29_combout  & 
// ((\RAM8|ram~305_q ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~433_q )) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM8|ram~369_q ),
	.datac(!\RAM8|ram~433_q ),
	.datad(!\RAM8|ram~305_q ),
	.datae(!\RAM8|ram~497_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~544 .extended_lut = "off";
defparam \RAM8|ram~544 .lut_mask = 64'h05AF05AF22227777;
defparam \RAM8|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N45
cyclonev_lcell_comb \RAM8|ram~377feeder (
// Equation(s):
// \RAM8|ram~377feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~377feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~377feeder .extended_lut = "off";
defparam \RAM8|ram~377feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~377feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N46
dffeas \RAM8|ram~377 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~377 .is_wysiwyg = "true";
defparam \RAM8|ram~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \RAM8|ram~505 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~505 .is_wysiwyg = "true";
defparam \RAM8|ram~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N16
dffeas \RAM8|ram~441 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~441 .is_wysiwyg = "true";
defparam \RAM8|ram~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N58
dffeas \RAM8|ram~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~313 .is_wysiwyg = "true";
defparam \RAM8|ram~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \RAM8|ram~546 (
// Equation(s):
// \RAM8|ram~546_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~505_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~377_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM8|ram~441_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~313_q  ) ) )

	.dataa(!\RAM8|ram~377_q ),
	.datab(!\RAM8|ram~505_q ),
	.datac(!\RAM8|ram~441_q ),
	.datad(!\RAM8|ram~313_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~546 .extended_lut = "off";
defparam \RAM8|ram~546 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM8|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N26
dffeas \RAM8|ram~521 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~521 .is_wysiwyg = "true";
defparam \RAM8|ram~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N44
dffeas \RAM8|ram~457 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~457 .is_wysiwyg = "true";
defparam \RAM8|ram~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N25
dffeas \RAM8|ram~393 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~393 .is_wysiwyg = "true";
defparam \RAM8|ram~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N34
dffeas \RAM8|ram~329 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~329 .is_wysiwyg = "true";
defparam \RAM8|ram~329 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \RAM8|ram~547 (
// Equation(s):
// \RAM8|ram~547_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~521_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~457_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM8|ram~393_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~329_q  ) ) )

	.dataa(!\RAM8|ram~521_q ),
	.datab(!\RAM8|ram~457_q ),
	.datac(!\RAM8|ram~393_q ),
	.datad(!\RAM8|ram~329_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~547 .extended_lut = "off";
defparam \RAM8|ram~547 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM8|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N26
dffeas \RAM8|ram~385 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~385 .is_wysiwyg = "true";
defparam \RAM8|ram~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N52
dffeas \RAM8|ram~449 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~449 .is_wysiwyg = "true";
defparam \RAM8|ram~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N16
dffeas \RAM8|ram~321 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~321 .is_wysiwyg = "true";
defparam \RAM8|ram~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N58
dffeas \RAM8|ram~513 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~513 .is_wysiwyg = "true";
defparam \RAM8|ram~513 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N39
cyclonev_lcell_comb \RAM8|ram~545 (
// Equation(s):
// \RAM8|ram~545_combout  = ( \ROM1|memROM~28_combout  & ( \RAM8|ram~513_q  & ( (\ROM1|memROM~29_combout ) # (\RAM8|ram~385_q ) ) ) ) # ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~513_q  & ( (!\ROM1|memROM~29_combout  & ((\RAM8|ram~321_q ))) # 
// (\ROM1|memROM~29_combout  & (\RAM8|ram~449_q )) ) ) ) # ( \ROM1|memROM~28_combout  & ( !\RAM8|ram~513_q  & ( (\RAM8|ram~385_q  & !\ROM1|memROM~29_combout ) ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\RAM8|ram~513_q  & ( (!\ROM1|memROM~29_combout  & 
// ((\RAM8|ram~321_q ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~449_q )) ) ) )

	.dataa(!\RAM8|ram~385_q ),
	.datab(!\RAM8|ram~449_q ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM8|ram~321_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\RAM8|ram~513_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~545 .extended_lut = "off";
defparam \RAM8|ram~545 .lut_mask = 64'h03F3505003F35F5F;
defparam \RAM8|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \RAM8|ram~548 (
// Equation(s):
// \RAM8|ram~548_combout  = ( \RAM8|ram~547_combout  & ( \RAM8|ram~545_combout  & ( ((!\ROM1|memROM~9_combout  & (\RAM8|ram~544_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~546_combout )))) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM8|ram~547_combout 
//  & ( \RAM8|ram~545_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~544_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~546_combout ))))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~9_combout )))) ) ) ) # ( 
// \RAM8|ram~547_combout  & ( !\RAM8|ram~545_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~544_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~546_combout ))))) # (\ROM1|memROM~27_combout  & (((\ROM1|memROM~9_combout 
// )))) ) ) ) # ( !\RAM8|ram~547_combout  & ( !\RAM8|ram~545_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & (\RAM8|ram~544_combout )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~546_combout ))))) ) ) )

	.dataa(!\RAM8|ram~544_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM8|ram~546_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~547_combout ),
	.dataf(!\RAM8|ram~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~548 .extended_lut = "off";
defparam \RAM8|ram~548 .lut_mask = 64'h440C443F770C773F;
defparam \RAM8|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N52
dffeas \RAM8|ram~409 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~409 .is_wysiwyg = "true";
defparam \RAM8|ram~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N16
dffeas \RAM8|ram~401 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~401 .is_wysiwyg = "true";
defparam \RAM8|ram~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \RAM8|ram~417 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~417 .is_wysiwyg = "true";
defparam \RAM8|ram~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \RAM8|ram~425 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~425 .is_wysiwyg = "true";
defparam \RAM8|ram~425 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \RAM8|ram~535 (
// Equation(s):
// \RAM8|ram~535_combout  = ( \RAM8|ram~425_q  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM8|ram~409_q ) ) ) ) # ( !\RAM8|ram~425_q  & ( \ROM1|memROM~9_combout  & ( (\RAM8|ram~409_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM8|ram~425_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM8|ram~401_q )) # (\ROM1|memROM~27_combout  & ((\RAM8|ram~417_q ))) ) ) ) # ( !\RAM8|ram~425_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM8|ram~401_q )) # (\ROM1|memROM~27_combout  & ((\RAM8|ram~417_q ))) ) ) )

	.dataa(!\RAM8|ram~409_q ),
	.datab(!\RAM8|ram~401_q ),
	.datac(!\RAM8|ram~417_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM8|ram~425_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~535 .extended_lut = "off";
defparam \RAM8|ram~535 .lut_mask = 64'h330F330F550055FF;
defparam \RAM8|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N47
dffeas \RAM8|ram~281 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~281 .is_wysiwyg = "true";
defparam \RAM8|ram~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N55
dffeas \RAM8|ram~297 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~297 .is_wysiwyg = "true";
defparam \RAM8|ram~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N58
dffeas \RAM8|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~273 .is_wysiwyg = "true";
defparam \RAM8|ram~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N53
dffeas \RAM8|ram~289 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~289 .is_wysiwyg = "true";
defparam \RAM8|ram~289 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \RAM8|ram~534 (
// Equation(s):
// \RAM8|ram~534_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~297_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~281_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~289_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~273_q  ) ) )

	.dataa(!\RAM8|ram~281_q ),
	.datab(!\RAM8|ram~297_q ),
	.datac(!\RAM8|ram~273_q ),
	.datad(!\RAM8|ram~289_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~534 .extended_lut = "off";
defparam \RAM8|ram~534 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM8|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N4
dffeas \RAM8|ram~361 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~361 .is_wysiwyg = "true";
defparam \RAM8|ram~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N23
dffeas \RAM8|ram~353 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~353 .is_wysiwyg = "true";
defparam \RAM8|ram~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N43
dffeas \RAM8|ram~345 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~345 .is_wysiwyg = "true";
defparam \RAM8|ram~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N16
dffeas \RAM8|ram~337 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~337 .is_wysiwyg = "true";
defparam \RAM8|ram~337 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \RAM8|ram~536 (
// Equation(s):
// \RAM8|ram~536_combout  = ( \RAM8|ram~337_q  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM8|ram~345_q ))) # (\ROM1|memROM~27_combout  & (\RAM8|ram~361_q )) ) ) ) # ( !\RAM8|ram~337_q  & ( \ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~27_combout  & ((\RAM8|ram~345_q ))) # (\ROM1|memROM~27_combout  & (\RAM8|ram~361_q )) ) ) ) # ( \RAM8|ram~337_q  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~27_combout ) # (\RAM8|ram~353_q ) ) ) ) # ( !\RAM8|ram~337_q  & ( 
// !\ROM1|memROM~9_combout  & ( (\RAM8|ram~353_q  & \ROM1|memROM~27_combout ) ) ) )

	.dataa(!\RAM8|ram~361_q ),
	.datab(!\RAM8|ram~353_q ),
	.datac(!\RAM8|ram~345_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM8|ram~337_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~536 .extended_lut = "off";
defparam \RAM8|ram~536 .lut_mask = 64'h0033FF330F550F55;
defparam \RAM8|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N10
dffeas \RAM8|ram~465 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~465 .is_wysiwyg = "true";
defparam \RAM8|ram~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \RAM8|ram~489 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~489 .is_wysiwyg = "true";
defparam \RAM8|ram~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N41
dffeas \RAM8|ram~481 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~481 .is_wysiwyg = "true";
defparam \RAM8|ram~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N52
dffeas \RAM8|ram~473 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~473 .is_wysiwyg = "true";
defparam \RAM8|ram~473 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \RAM8|ram~537 (
// Equation(s):
// \RAM8|ram~537_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~489_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~473_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~481_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~465_q  ) ) )

	.dataa(!\RAM8|ram~465_q ),
	.datab(!\RAM8|ram~489_q ),
	.datac(!\RAM8|ram~481_q ),
	.datad(!\RAM8|ram~473_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~537 .extended_lut = "off";
defparam \RAM8|ram~537 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM8|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \RAM8|ram~538 (
// Equation(s):
// \RAM8|ram~538_combout  = ( \RAM8|ram~536_combout  & ( \RAM8|ram~537_combout  & ( ((!\ROM1|memROM~29_combout  & ((\RAM8|ram~534_combout ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~535_combout ))) # (\ROM1|memROM~28_combout ) ) ) ) # ( 
// !\RAM8|ram~536_combout  & ( \RAM8|ram~537_combout  & ( (!\ROM1|memROM~29_combout  & (((\RAM8|ram~534_combout  & !\ROM1|memROM~28_combout )))) # (\ROM1|memROM~29_combout  & (((\ROM1|memROM~28_combout )) # (\RAM8|ram~535_combout ))) ) ) ) # ( 
// \RAM8|ram~536_combout  & ( !\RAM8|ram~537_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~28_combout ) # (\RAM8|ram~534_combout )))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~535_combout  & ((!\ROM1|memROM~28_combout )))) ) ) ) # ( 
// !\RAM8|ram~536_combout  & ( !\RAM8|ram~537_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout  & ((\RAM8|ram~534_combout ))) # (\ROM1|memROM~29_combout  & (\RAM8|ram~535_combout )))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM8|ram~535_combout ),
	.datac(!\RAM8|ram~534_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM8|ram~536_combout ),
	.dataf(!\RAM8|ram~537_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~538 .extended_lut = "off";
defparam \RAM8|ram~538 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \RAM8|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N26
dffeas \RAM8|ram~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~41 .is_wysiwyg = "true";
defparam \RAM8|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N13
dffeas \RAM8|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~33 .is_wysiwyg = "true";
defparam \RAM8|ram~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N52
dffeas \RAM8|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~25 .is_wysiwyg = "true";
defparam \RAM8|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N3
cyclonev_lcell_comb \RAM8|ram~17feeder (
// Equation(s):
// \RAM8|ram~17feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~17feeder .extended_lut = "off";
defparam \RAM8|ram~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N4
dffeas \RAM8|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~17 .is_wysiwyg = "true";
defparam \RAM8|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \RAM8|ram~529 (
// Equation(s):
// \RAM8|ram~529_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~41_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~25_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~33_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~17_q  ) ) )

	.dataa(!\RAM8|ram~41_q ),
	.datab(!\RAM8|ram~33_q ),
	.datac(!\RAM8|ram~25_q ),
	.datad(!\RAM8|ram~17_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~529 .extended_lut = "off";
defparam \RAM8|ram~529 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM8|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N49
dffeas \RAM8|ram~145 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~145 .is_wysiwyg = "true";
defparam \RAM8|ram~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N41
dffeas \RAM8|ram~169 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~169 .is_wysiwyg = "true";
defparam \RAM8|ram~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N4
dffeas \RAM8|ram~161 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~161 .is_wysiwyg = "true";
defparam \RAM8|ram~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N40
dffeas \RAM8|ram~153 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~153 .is_wysiwyg = "true";
defparam \RAM8|ram~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \RAM8|ram~530 (
// Equation(s):
// \RAM8|ram~530_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~169_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~153_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~161_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~145_q  ) ) )

	.dataa(!\RAM8|ram~145_q ),
	.datab(!\RAM8|ram~169_q ),
	.datac(!\RAM8|ram~161_q ),
	.datad(!\RAM8|ram~153_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~530 .extended_lut = "off";
defparam \RAM8|ram~530 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM8|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N50
dffeas \RAM8|ram~225 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~225 .is_wysiwyg = "true";
defparam \RAM8|ram~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N1
dffeas \RAM8|ram~217 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~217 .is_wysiwyg = "true";
defparam \RAM8|ram~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \RAM8|ram~233 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~233 .is_wysiwyg = "true";
defparam \RAM8|ram~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N4
dffeas \RAM8|ram~209 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~209 .is_wysiwyg = "true";
defparam \RAM8|ram~209 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \RAM8|ram~532 (
// Equation(s):
// \RAM8|ram~532_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~233_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~217_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~225_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~209_q  ) ) )

	.dataa(!\RAM8|ram~225_q ),
	.datab(!\RAM8|ram~217_q ),
	.datac(!\RAM8|ram~233_q ),
	.datad(!\RAM8|ram~209_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~532 .extended_lut = "off";
defparam \RAM8|ram~532 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM8|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N58
dffeas \RAM8|ram~81 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~81 .is_wysiwyg = "true";
defparam \RAM8|ram~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N8
dffeas \RAM8|ram~97 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~97 .is_wysiwyg = "true";
defparam \RAM8|ram~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N44
dffeas \RAM8|ram~105 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~105 .is_wysiwyg = "true";
defparam \RAM8|ram~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N16
dffeas \RAM8|ram~89 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~89 .is_wysiwyg = "true";
defparam \RAM8|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \RAM8|ram~531 (
// Equation(s):
// \RAM8|ram~531_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~105_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~89_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~97_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~81_q  ) ) )

	.dataa(!\RAM8|ram~81_q ),
	.datab(!\RAM8|ram~97_q ),
	.datac(!\RAM8|ram~105_q ),
	.datad(!\RAM8|ram~89_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~531 .extended_lut = "off";
defparam \RAM8|ram~531 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM8|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \RAM8|ram~533 (
// Equation(s):
// \RAM8|ram~533_combout  = ( \RAM8|ram~532_combout  & ( \RAM8|ram~531_combout  & ( ((!\ROM1|memROM~29_combout  & (\RAM8|ram~529_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~530_combout )))) # (\ROM1|memROM~28_combout ) ) ) ) # ( 
// !\RAM8|ram~532_combout  & ( \RAM8|ram~531_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~28_combout )) # (\RAM8|ram~529_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM8|ram~530_combout  & !\ROM1|memROM~28_combout )))) ) ) ) # ( 
// \RAM8|ram~532_combout  & ( !\RAM8|ram~531_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM8|ram~529_combout  & ((!\ROM1|memROM~28_combout )))) # (\ROM1|memROM~29_combout  & (((\ROM1|memROM~28_combout ) # (\RAM8|ram~530_combout )))) ) ) ) # ( 
// !\RAM8|ram~532_combout  & ( !\RAM8|ram~531_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~29_combout  & (\RAM8|ram~529_combout )) # (\ROM1|memROM~29_combout  & ((\RAM8|ram~530_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM8|ram~529_combout ),
	.datac(!\RAM8|ram~530_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM8|ram~532_combout ),
	.dataf(!\RAM8|ram~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~533 .extended_lut = "off";
defparam \RAM8|ram~533 .lut_mask = 64'h2700275527AA27FF;
defparam \RAM8|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \RAM8|dado_out[0]~29 (
// Equation(s):
// \RAM8|dado_out[0]~29_combout  = ( !\ROM1|memROM~10_combout  & ( (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~8_combout  & (\RAM8|ram~533_combout )) # (\ROM1|memROM~8_combout  & (((\RAM8|ram~538_combout ))))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~8_combout  & (\RAM8|ram~543_combout )) # (\ROM1|memROM~8_combout  & (((\RAM8|ram~548_combout ))))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\RAM8|dado_out~0_combout ),
	.datac(!\RAM8|ram~543_combout ),
	.datad(!\RAM8|ram~548_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM8|ram~538_combout ),
	.datag(!\RAM8|ram~533_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out[0]~29 .extended_lut = "on";
defparam \RAM8|dado_out[0]~29 .lut_mask = 64'hCECECEDFDFDFCEDF;
defparam \RAM8|dado_out[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N51
cyclonev_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~7 .extended_lut = "off";
defparam \comb~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \buff3_K3|saida~0 (
// Equation(s):
// \buff3_K3|saida~0_combout  = ( \hab_key0~0_combout  & ( \comb~7_combout  & ( (\KEY[3]~input_o  & \ROM1|memROM~9_combout ) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(gnd),
	.datae(!\hab_key0~0_combout ),
	.dataf(!\comb~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_K3|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_K3|saida~0 .extended_lut = "off";
defparam \buff3_K3|saida~0 .lut_mask = 64'h0000000000000505;
defparam \buff3_K3|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \buff3_K2|saida~0 (
// Equation(s):
// \buff3_K2|saida~0_combout  = ( \comb~7_combout  & ( \hab_key0~0_combout  & ( (\KEY[2]~input_o  & !\ROM1|memROM~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\comb~7_combout ),
	.dataf(!\hab_key0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_K2|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_K2|saida~0 .extended_lut = "off";
defparam \buff3_K2|saida~0 .lut_mask = 64'h0000000000000F00;
defparam \buff3_K2|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \RAM0|dado_out[0]~6 (
// Equation(s):
// \RAM0|dado_out[0]~6_combout  = ( !\ROM1|memROM~8_combout  & ( \hab_key0~0_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~9_combout  & ((!\SW[0]~input_o ))) # (\ROM1|memROM~9_combout  & (!\SW[8]~input_o )))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\hab_key0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~6 .extended_lut = "off";
defparam \RAM0|dado_out[0]~6 .lut_mask = 64'h00000000CA000000;
defparam \RAM0|dado_out[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~27_combout  & !\ROM1|memROM~8_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'h3030303000000000;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \buff3_9|saida~0 (
// Equation(s):
// \buff3_9|saida~0_combout  = ( !\SW[9]~input_o  & ( (\hab_key0~0_combout  & \comb~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hab_key0~0_combout ),
	.datad(!\comb~2_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_9|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_9|saida~0 .extended_lut = "off";
defparam \buff3_9|saida~0 .lut_mask = 64'h000F000F00000000;
defparam \buff3_9|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N3
cyclonev_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~27_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~3 .extended_lut = "off";
defparam \comb~3 .lut_mask = 64'h0000F0F000000000;
defparam \comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \divisor|Add0~41 (
// Equation(s):
// \divisor|Add0~41_sumout  = SUM(( \divisor|contador [0] ) + ( VCC ) + ( !VCC ))
// \divisor|Add0~42  = CARRY(( \divisor|contador [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~41_sumout ),
	.cout(\divisor|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~41 .extended_lut = "off";
defparam \divisor|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \divisor|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N31
dffeas \divisor|contador[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[0] .is_wysiwyg = "true";
defparam \divisor|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N33
cyclonev_lcell_comb \divisor|Add0~33 (
// Equation(s):
// \divisor|Add0~33_sumout  = SUM(( \divisor|contador [1] ) + ( GND ) + ( \divisor|Add0~42  ))
// \divisor|Add0~34  = CARRY(( \divisor|contador [1] ) + ( GND ) + ( \divisor|Add0~42  ))

	.dataa(!\divisor|contador [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~33_sumout ),
	.cout(\divisor|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~33 .extended_lut = "off";
defparam \divisor|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \divisor|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N35
dffeas \divisor|contador[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[1] .is_wysiwyg = "true";
defparam \divisor|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N36
cyclonev_lcell_comb \divisor|Add0~1 (
// Equation(s):
// \divisor|Add0~1_sumout  = SUM(( \divisor|contador [2] ) + ( GND ) + ( \divisor|Add0~34  ))
// \divisor|Add0~2  = CARRY(( \divisor|contador [2] ) + ( GND ) + ( \divisor|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~1_sumout ),
	.cout(\divisor|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~1 .extended_lut = "off";
defparam \divisor|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N38
dffeas \divisor|contador[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[2] .is_wysiwyg = "true";
defparam \divisor|contador[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N56
dffeas \divisor|contador[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[8]~DUPLICATE .is_wysiwyg = "true";
defparam \divisor|contador[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N39
cyclonev_lcell_comb \divisor|Add0~97 (
// Equation(s):
// \divisor|Add0~97_sumout  = SUM(( \divisor|contador [3] ) + ( GND ) + ( \divisor|Add0~2  ))
// \divisor|Add0~98  = CARRY(( \divisor|contador [3] ) + ( GND ) + ( \divisor|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~97_sumout ),
	.cout(\divisor|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~97 .extended_lut = "off";
defparam \divisor|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisor|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N41
dffeas \divisor|contador[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[3] .is_wysiwyg = "true";
defparam \divisor|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N42
cyclonev_lcell_comb \divisor|Add0~93 (
// Equation(s):
// \divisor|Add0~93_sumout  = SUM(( \divisor|contador [4] ) + ( GND ) + ( \divisor|Add0~98  ))
// \divisor|Add0~94  = CARRY(( \divisor|contador [4] ) + ( GND ) + ( \divisor|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~93_sumout ),
	.cout(\divisor|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~93 .extended_lut = "off";
defparam \divisor|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N43
dffeas \divisor|contador[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[4] .is_wysiwyg = "true";
defparam \divisor|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N45
cyclonev_lcell_comb \divisor|Add0~89 (
// Equation(s):
// \divisor|Add0~89_sumout  = SUM(( \divisor|contador [5] ) + ( GND ) + ( \divisor|Add0~94  ))
// \divisor|Add0~90  = CARRY(( \divisor|contador [5] ) + ( GND ) + ( \divisor|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~89_sumout ),
	.cout(\divisor|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~89 .extended_lut = "off";
defparam \divisor|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N47
dffeas \divisor|contador[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[5] .is_wysiwyg = "true";
defparam \divisor|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N48
cyclonev_lcell_comb \divisor|Add0~85 (
// Equation(s):
// \divisor|Add0~85_sumout  = SUM(( \divisor|contador [6] ) + ( GND ) + ( \divisor|Add0~90  ))
// \divisor|Add0~86  = CARRY(( \divisor|contador [6] ) + ( GND ) + ( \divisor|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~85_sumout ),
	.cout(\divisor|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~85 .extended_lut = "off";
defparam \divisor|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisor|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N50
dffeas \divisor|contador[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[6] .is_wysiwyg = "true";
defparam \divisor|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N51
cyclonev_lcell_comb \divisor|Add0~81 (
// Equation(s):
// \divisor|Add0~81_sumout  = SUM(( \divisor|contador[7]~DUPLICATE_q  ) + ( GND ) + ( \divisor|Add0~86  ))
// \divisor|Add0~82  = CARRY(( \divisor|contador[7]~DUPLICATE_q  ) + ( GND ) + ( \divisor|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~81_sumout ),
	.cout(\divisor|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~81 .extended_lut = "off";
defparam \divisor|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N52
dffeas \divisor|contador[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[7]~DUPLICATE .is_wysiwyg = "true";
defparam \divisor|contador[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N54
cyclonev_lcell_comb \divisor|Add0~5 (
// Equation(s):
// \divisor|Add0~5_sumout  = SUM(( \divisor|contador[8]~DUPLICATE_q  ) + ( GND ) + ( \divisor|Add0~82  ))
// \divisor|Add0~6  = CARRY(( \divisor|contador[8]~DUPLICATE_q  ) + ( GND ) + ( \divisor|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~5_sumout ),
	.cout(\divisor|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~5 .extended_lut = "off";
defparam \divisor|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N55
dffeas \divisor|contador[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[8] .is_wysiwyg = "true";
defparam \divisor|contador[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N53
dffeas \divisor|contador[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[7] .is_wysiwyg = "true";
defparam \divisor|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N24
cyclonev_lcell_comb \divisor|Equal0~3 (
// Equation(s):
// \divisor|Equal0~3_combout  = ( !\divisor|contador [5] & ( !\divisor|contador [3] & ( (!\divisor|contador [7] & (\divisor|contador [6] & !\divisor|contador [4])) ) ) )

	.dataa(!\divisor|contador [7]),
	.datab(gnd),
	.datac(!\divisor|contador [6]),
	.datad(!\divisor|contador [4]),
	.datae(!\divisor|contador [5]),
	.dataf(!\divisor|contador [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|Equal0~3 .extended_lut = "off";
defparam \divisor|Equal0~3 .lut_mask = 64'h0A00000000000000;
defparam \divisor|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N32
dffeas \divisor|contador[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[0]~DUPLICATE .is_wysiwyg = "true";
defparam \divisor|contador[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N57
cyclonev_lcell_comb \divisor|Add0~29 (
// Equation(s):
// \divisor|Add0~29_sumout  = SUM(( \divisor|contador [9] ) + ( GND ) + ( \divisor|Add0~6  ))
// \divisor|Add0~30  = CARRY(( \divisor|contador [9] ) + ( GND ) + ( \divisor|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~29_sumout ),
	.cout(\divisor|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~29 .extended_lut = "off";
defparam \divisor|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N59
dffeas \divisor|contador[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[9] .is_wysiwyg = "true";
defparam \divisor|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N0
cyclonev_lcell_comb \divisor|Add0~25 (
// Equation(s):
// \divisor|Add0~25_sumout  = SUM(( \divisor|contador [10] ) + ( GND ) + ( \divisor|Add0~30  ))
// \divisor|Add0~26  = CARRY(( \divisor|contador [10] ) + ( GND ) + ( \divisor|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~25_sumout ),
	.cout(\divisor|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~25 .extended_lut = "off";
defparam \divisor|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N2
dffeas \divisor|contador[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[10] .is_wysiwyg = "true";
defparam \divisor|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N3
cyclonev_lcell_comb \divisor|Add0~21 (
// Equation(s):
// \divisor|Add0~21_sumout  = SUM(( \divisor|contador [11] ) + ( GND ) + ( \divisor|Add0~26  ))
// \divisor|Add0~22  = CARRY(( \divisor|contador [11] ) + ( GND ) + ( \divisor|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~21_sumout ),
	.cout(\divisor|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~21 .extended_lut = "off";
defparam \divisor|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N5
dffeas \divisor|contador[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[11] .is_wysiwyg = "true";
defparam \divisor|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N6
cyclonev_lcell_comb \divisor|Add0~17 (
// Equation(s):
// \divisor|Add0~17_sumout  = SUM(( \divisor|contador [12] ) + ( GND ) + ( \divisor|Add0~22  ))
// \divisor|Add0~18  = CARRY(( \divisor|contador [12] ) + ( GND ) + ( \divisor|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~17_sumout ),
	.cout(\divisor|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~17 .extended_lut = "off";
defparam \divisor|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N7
dffeas \divisor|contador[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[12] .is_wysiwyg = "true";
defparam \divisor|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N9
cyclonev_lcell_comb \divisor|Add0~13 (
// Equation(s):
// \divisor|Add0~13_sumout  = SUM(( \divisor|contador [13] ) + ( GND ) + ( \divisor|Add0~18  ))
// \divisor|Add0~14  = CARRY(( \divisor|contador [13] ) + ( GND ) + ( \divisor|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~13_sumout ),
	.cout(\divisor|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~13 .extended_lut = "off";
defparam \divisor|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisor|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \divisor|contador[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[13] .is_wysiwyg = "true";
defparam \divisor|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N12
cyclonev_lcell_comb \divisor|Add0~9 (
// Equation(s):
// \divisor|Add0~9_sumout  = SUM(( \divisor|contador [14] ) + ( GND ) + ( \divisor|Add0~14  ))
// \divisor|Add0~10  = CARRY(( \divisor|contador [14] ) + ( GND ) + ( \divisor|Add0~14  ))

	.dataa(gnd),
	.datab(!\divisor|contador [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~9_sumout ),
	.cout(\divisor|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~9 .extended_lut = "off";
defparam \divisor|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \divisor|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N14
dffeas \divisor|contador[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[14] .is_wysiwyg = "true";
defparam \divisor|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N15
cyclonev_lcell_comb \divisor|Add0~53 (
// Equation(s):
// \divisor|Add0~53_sumout  = SUM(( \divisor|contador [15] ) + ( GND ) + ( \divisor|Add0~10  ))
// \divisor|Add0~54  = CARRY(( \divisor|contador [15] ) + ( GND ) + ( \divisor|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~53_sumout ),
	.cout(\divisor|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~53 .extended_lut = "off";
defparam \divisor|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisor|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N16
dffeas \divisor|contador[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[15] .is_wysiwyg = "true";
defparam \divisor|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N18
cyclonev_lcell_comb \divisor|Add0~37 (
// Equation(s):
// \divisor|Add0~37_sumout  = SUM(( \divisor|contador [16] ) + ( GND ) + ( \divisor|Add0~54  ))
// \divisor|Add0~38  = CARRY(( \divisor|contador [16] ) + ( GND ) + ( \divisor|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~37_sumout ),
	.cout(\divisor|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~37 .extended_lut = "off";
defparam \divisor|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisor|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N20
dffeas \divisor|contador[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[16] .is_wysiwyg = "true";
defparam \divisor|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N21
cyclonev_lcell_comb \divisor|Add0~49 (
// Equation(s):
// \divisor|Add0~49_sumout  = SUM(( \divisor|contador[17]~DUPLICATE_q  ) + ( GND ) + ( \divisor|Add0~38  ))
// \divisor|Add0~50  = CARRY(( \divisor|contador[17]~DUPLICATE_q  ) + ( GND ) + ( \divisor|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~49_sumout ),
	.cout(\divisor|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~49 .extended_lut = "off";
defparam \divisor|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N23
dffeas \divisor|contador[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[17]~DUPLICATE .is_wysiwyg = "true";
defparam \divisor|contador[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N24
cyclonev_lcell_comb \divisor|Add0~45 (
// Equation(s):
// \divisor|Add0~45_sumout  = SUM(( \divisor|contador [18] ) + ( GND ) + ( \divisor|Add0~50  ))
// \divisor|Add0~46  = CARRY(( \divisor|contador [18] ) + ( GND ) + ( \divisor|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~45_sumout ),
	.cout(\divisor|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~45 .extended_lut = "off";
defparam \divisor|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisor|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N26
dffeas \divisor|contador[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[18] .is_wysiwyg = "true";
defparam \divisor|contador[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N22
dffeas \divisor|contador[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[17] .is_wysiwyg = "true";
defparam \divisor|contador[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N19
dffeas \divisor|contador[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[16]~DUPLICATE .is_wysiwyg = "true";
defparam \divisor|contador[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N18
cyclonev_lcell_comb \divisor|Equal0~1 (
// Equation(s):
// \divisor|Equal0~1_combout  = ( \divisor|contador[16]~DUPLICATE_q  & ( !\divisor|contador [15] & ( (!\divisor|contador [1] & (!\divisor|contador[0]~DUPLICATE_q  & (\divisor|contador [18] & !\divisor|contador [17]))) ) ) )

	.dataa(!\divisor|contador [1]),
	.datab(!\divisor|contador[0]~DUPLICATE_q ),
	.datac(!\divisor|contador [18]),
	.datad(!\divisor|contador [17]),
	.datae(!\divisor|contador[16]~DUPLICATE_q ),
	.dataf(!\divisor|contador [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|Equal0~1 .extended_lut = "off";
defparam \divisor|Equal0~1 .lut_mask = 64'h0000080000000000;
defparam \divisor|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N27
cyclonev_lcell_comb \divisor|Add0~57 (
// Equation(s):
// \divisor|Add0~57_sumout  = SUM(( \divisor|contador [19] ) + ( GND ) + ( \divisor|Add0~46  ))
// \divisor|Add0~58  = CARRY(( \divisor|contador [19] ) + ( GND ) + ( \divisor|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|contador [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~57_sumout ),
	.cout(\divisor|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~57 .extended_lut = "off";
defparam \divisor|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisor|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \divisor|contador[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [19]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[19] .is_wysiwyg = "true";
defparam \divisor|contador[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N30
cyclonev_lcell_comb \divisor|Add0~77 (
// Equation(s):
// \divisor|Add0~77_sumout  = SUM(( \divisor|contador [20] ) + ( GND ) + ( \divisor|Add0~58  ))
// \divisor|Add0~78  = CARRY(( \divisor|contador [20] ) + ( GND ) + ( \divisor|Add0~58  ))

	.dataa(gnd),
	.datab(!\divisor|contador [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~77_sumout ),
	.cout(\divisor|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~77 .extended_lut = "off";
defparam \divisor|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \divisor|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N32
dffeas \divisor|contador[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [20]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[20] .is_wysiwyg = "true";
defparam \divisor|contador[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N33
cyclonev_lcell_comb \divisor|Add0~73 (
// Equation(s):
// \divisor|Add0~73_sumout  = SUM(( \divisor|contador [21] ) + ( GND ) + ( \divisor|Add0~78  ))
// \divisor|Add0~74  = CARRY(( \divisor|contador [21] ) + ( GND ) + ( \divisor|Add0~78  ))

	.dataa(!\divisor|contador [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~73_sumout ),
	.cout(\divisor|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~73 .extended_lut = "off";
defparam \divisor|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \divisor|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N35
dffeas \divisor|contador[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [21]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[21] .is_wysiwyg = "true";
defparam \divisor|contador[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N36
cyclonev_lcell_comb \divisor|Add0~69 (
// Equation(s):
// \divisor|Add0~69_sumout  = SUM(( \divisor|contador [22] ) + ( GND ) + ( \divisor|Add0~74  ))
// \divisor|Add0~70  = CARRY(( \divisor|contador [22] ) + ( GND ) + ( \divisor|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~69_sumout ),
	.cout(\divisor|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~69 .extended_lut = "off";
defparam \divisor|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisor|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N38
dffeas \divisor|contador[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [22]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[22] .is_wysiwyg = "true";
defparam \divisor|contador[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N39
cyclonev_lcell_comb \divisor|Add0~65 (
// Equation(s):
// \divisor|Add0~65_sumout  = SUM(( \divisor|contador [23] ) + ( GND ) + ( \divisor|Add0~70  ))
// \divisor|Add0~66  = CARRY(( \divisor|contador [23] ) + ( GND ) + ( \divisor|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor|contador [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~65_sumout ),
	.cout(\divisor|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~65 .extended_lut = "off";
defparam \divisor|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisor|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N41
dffeas \divisor|contador[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [23]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[23] .is_wysiwyg = "true";
defparam \divisor|contador[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N42
cyclonev_lcell_comb \divisor|Add0~61 (
// Equation(s):
// \divisor|Add0~61_sumout  = SUM(( \divisor|contador [24] ) + ( GND ) + ( \divisor|Add0~66  ))

	.dataa(gnd),
	.datab(!\divisor|contador [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|Add0~61 .extended_lut = "off";
defparam \divisor|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \divisor|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N44
dffeas \divisor|contador[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador [24]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[24] .is_wysiwyg = "true";
defparam \divisor|contador[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N54
cyclonev_lcell_comb \divisor|Equal0~2 (
// Equation(s):
// \divisor|Equal0~2_combout  = ( \divisor|contador [22] & ( !\divisor|contador [23] & ( (\divisor|contador [19] & (\divisor|contador [20] & (\divisor|contador [21] & \divisor|contador [24]))) ) ) )

	.dataa(!\divisor|contador [19]),
	.datab(!\divisor|contador [20]),
	.datac(!\divisor|contador [21]),
	.datad(!\divisor|contador [24]),
	.datae(!\divisor|contador [22]),
	.dataf(!\divisor|contador [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|Equal0~2 .extended_lut = "off";
defparam \divisor|Equal0~2 .lut_mask = 64'h0000000100000000;
defparam \divisor|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N1
dffeas \divisor|contador[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[10]~DUPLICATE .is_wysiwyg = "true";
defparam \divisor|contador[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N10
dffeas \divisor|contador[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisor|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|contador[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|contador[13]~DUPLICATE .is_wysiwyg = "true";
defparam \divisor|contador[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N12
cyclonev_lcell_comb \divisor|Equal0~0 (
// Equation(s):
// \divisor|Equal0~0_combout  = ( !\divisor|contador[10]~DUPLICATE_q  & ( \divisor|contador[13]~DUPLICATE_q  & ( (\divisor|contador [11] & (\divisor|contador [14] & (\divisor|contador [12] & !\divisor|contador [9]))) ) ) )

	.dataa(!\divisor|contador [11]),
	.datab(!\divisor|contador [14]),
	.datac(!\divisor|contador [12]),
	.datad(!\divisor|contador [9]),
	.datae(!\divisor|contador[10]~DUPLICATE_q ),
	.dataf(!\divisor|contador[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|Equal0~0 .extended_lut = "off";
defparam \divisor|Equal0~0 .lut_mask = 64'h0000000001000000;
defparam \divisor|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N6
cyclonev_lcell_comb \divisor|Equal0~4 (
// Equation(s):
// \divisor|Equal0~4_combout  = ( \divisor|Equal0~2_combout  & ( \divisor|Equal0~0_combout  & ( (!\divisor|contador [2] & (!\divisor|contador [8] & (\divisor|Equal0~3_combout  & \divisor|Equal0~1_combout ))) ) ) )

	.dataa(!\divisor|contador [2]),
	.datab(!\divisor|contador [8]),
	.datac(!\divisor|Equal0~3_combout ),
	.datad(!\divisor|Equal0~1_combout ),
	.datae(!\divisor|Equal0~2_combout ),
	.dataf(!\divisor|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|Equal0~4 .extended_lut = "off";
defparam \divisor|Equal0~4 .lut_mask = 64'h0000000000000008;
defparam \divisor|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N39
cyclonev_lcell_comb \divisor|tick~0 (
// Equation(s):
// \divisor|tick~0_combout  = ( !\divisor|tick~q  & ( \divisor|Equal0~4_combout  ) ) # ( \divisor|tick~q  & ( !\divisor|Equal0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\divisor|tick~q ),
	.dataf(!\divisor|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|tick~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|tick~0 .extended_lut = "off";
defparam \divisor|tick~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \divisor|tick~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N40
dffeas \divisor|tick (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisor|tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|tick .is_wysiwyg = "true";
defparam \divisor|tick .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \divisorrapidao|Add0~9 (
// Equation(s):
// \divisorrapidao|Add0~9_sumout  = SUM(( \divisorrapidao|contador [0] ) + ( VCC ) + ( !VCC ))
// \divisorrapidao|Add0~10  = CARRY(( \divisorrapidao|contador [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisorrapidao|contador [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~9_sumout ),
	.cout(\divisorrapidao|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~9 .extended_lut = "off";
defparam \divisorrapidao|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \divisorrapidao|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \divisorrapidao|contador[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[0] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N33
cyclonev_lcell_comb \divisorrapidao|Add0~13 (
// Equation(s):
// \divisorrapidao|Add0~13_sumout  = SUM(( \divisorrapidao|contador [1] ) + ( GND ) + ( \divisorrapidao|Add0~10  ))
// \divisorrapidao|Add0~14  = CARRY(( \divisorrapidao|contador [1] ) + ( GND ) + ( \divisorrapidao|Add0~10  ))

	.dataa(!\divisorrapidao|contador [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~13_sumout ),
	.cout(\divisorrapidao|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~13 .extended_lut = "off";
defparam \divisorrapidao|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \divisorrapidao|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N35
dffeas \divisorrapidao|contador[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[1] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \divisorrapidao|Add0~17 (
// Equation(s):
// \divisorrapidao|Add0~17_sumout  = SUM(( \divisorrapidao|contador [2] ) + ( GND ) + ( \divisorrapidao|Add0~14  ))
// \divisorrapidao|Add0~18  = CARRY(( \divisorrapidao|contador [2] ) + ( GND ) + ( \divisorrapidao|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~17_sumout ),
	.cout(\divisorrapidao|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~17 .extended_lut = "off";
defparam \divisorrapidao|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N38
dffeas \divisorrapidao|contador[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[2] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \divisorrapidao|Add0~21 (
// Equation(s):
// \divisorrapidao|Add0~21_sumout  = SUM(( \divisorrapidao|contador[3]~DUPLICATE_q  ) + ( GND ) + ( \divisorrapidao|Add0~18  ))
// \divisorrapidao|Add0~22  = CARRY(( \divisorrapidao|contador[3]~DUPLICATE_q  ) + ( GND ) + ( \divisorrapidao|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisorrapidao|contador[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~21_sumout ),
	.cout(\divisorrapidao|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~21 .extended_lut = "off";
defparam \divisorrapidao|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisorrapidao|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N41
dffeas \divisorrapidao|contador[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[3]~DUPLICATE .is_wysiwyg = "true";
defparam \divisorrapidao|contador[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \divisorrapidao|Add0~45 (
// Equation(s):
// \divisorrapidao|Add0~45_sumout  = SUM(( \divisorrapidao|contador [4] ) + ( GND ) + ( \divisorrapidao|Add0~22  ))
// \divisorrapidao|Add0~46  = CARRY(( \divisorrapidao|contador [4] ) + ( GND ) + ( \divisorrapidao|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~45_sumout ),
	.cout(\divisorrapidao|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~45 .extended_lut = "off";
defparam \divisorrapidao|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N43
dffeas \divisorrapidao|contador[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[4] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N45
cyclonev_lcell_comb \divisorrapidao|Add0~53 (
// Equation(s):
// \divisorrapidao|Add0~53_sumout  = SUM(( \divisorrapidao|contador [5] ) + ( GND ) + ( \divisorrapidao|Add0~46  ))
// \divisorrapidao|Add0~54  = CARRY(( \divisorrapidao|contador [5] ) + ( GND ) + ( \divisorrapidao|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~53_sumout ),
	.cout(\divisorrapidao|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~53 .extended_lut = "off";
defparam \divisorrapidao|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N47
dffeas \divisorrapidao|contador[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[5] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \divisorrapidao|Add0~41 (
// Equation(s):
// \divisorrapidao|Add0~41_sumout  = SUM(( \divisorrapidao|contador [6] ) + ( GND ) + ( \divisorrapidao|Add0~54  ))
// \divisorrapidao|Add0~42  = CARRY(( \divisorrapidao|contador [6] ) + ( GND ) + ( \divisorrapidao|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisorrapidao|contador [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~41_sumout ),
	.cout(\divisorrapidao|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~41 .extended_lut = "off";
defparam \divisorrapidao|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisorrapidao|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N50
dffeas \divisorrapidao|contador[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[6] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N51
cyclonev_lcell_comb \divisorrapidao|Add0~37 (
// Equation(s):
// \divisorrapidao|Add0~37_sumout  = SUM(( \divisorrapidao|contador [7] ) + ( GND ) + ( \divisorrapidao|Add0~42  ))
// \divisorrapidao|Add0~38  = CARRY(( \divisorrapidao|contador [7] ) + ( GND ) + ( \divisorrapidao|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~37_sumout ),
	.cout(\divisorrapidao|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~37 .extended_lut = "off";
defparam \divisorrapidao|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N52
dffeas \divisorrapidao|contador[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[7] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \divisorrapidao|Add0~33 (
// Equation(s):
// \divisorrapidao|Add0~33_sumout  = SUM(( \divisorrapidao|contador[8]~DUPLICATE_q  ) + ( GND ) + ( \divisorrapidao|Add0~38  ))
// \divisorrapidao|Add0~34  = CARRY(( \divisorrapidao|contador[8]~DUPLICATE_q  ) + ( GND ) + ( \divisorrapidao|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~33_sumout ),
	.cout(\divisorrapidao|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~33 .extended_lut = "off";
defparam \divisorrapidao|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N56
dffeas \divisorrapidao|contador[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[8]~DUPLICATE .is_wysiwyg = "true";
defparam \divisorrapidao|contador[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N57
cyclonev_lcell_comb \divisorrapidao|Add0~29 (
// Equation(s):
// \divisorrapidao|Add0~29_sumout  = SUM(( \divisorrapidao|contador[9]~DUPLICATE_q  ) + ( GND ) + ( \divisorrapidao|Add0~34  ))
// \divisorrapidao|Add0~30  = CARRY(( \divisorrapidao|contador[9]~DUPLICATE_q  ) + ( GND ) + ( \divisorrapidao|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisorrapidao|contador[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~29_sumout ),
	.cout(\divisorrapidao|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~29 .extended_lut = "off";
defparam \divisorrapidao|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisorrapidao|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N50
dffeas \divisorrapidao|contador[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\divisorrapidao|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[9]~DUPLICATE .is_wysiwyg = "true";
defparam \divisorrapidao|contador[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \divisorrapidao|Add0~25 (
// Equation(s):
// \divisorrapidao|Add0~25_sumout  = SUM(( \divisorrapidao|contador [10] ) + ( GND ) + ( \divisorrapidao|Add0~30  ))
// \divisorrapidao|Add0~26  = CARRY(( \divisorrapidao|contador [10] ) + ( GND ) + ( \divisorrapidao|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~25_sumout ),
	.cout(\divisorrapidao|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~25 .extended_lut = "off";
defparam \divisorrapidao|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N2
dffeas \divisorrapidao|contador[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[10] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N3
cyclonev_lcell_comb \divisorrapidao|Add0~77 (
// Equation(s):
// \divisorrapidao|Add0~77_sumout  = SUM(( \divisorrapidao|contador [11] ) + ( GND ) + ( \divisorrapidao|Add0~26  ))
// \divisorrapidao|Add0~78  = CARRY(( \divisorrapidao|contador [11] ) + ( GND ) + ( \divisorrapidao|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~77_sumout ),
	.cout(\divisorrapidao|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~77 .extended_lut = "off";
defparam \divisorrapidao|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \divisorrapidao|contador[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[11] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N6
cyclonev_lcell_comb \divisorrapidao|Add0~81 (
// Equation(s):
// \divisorrapidao|Add0~81_sumout  = SUM(( \divisorrapidao|contador [12] ) + ( GND ) + ( \divisorrapidao|Add0~78  ))
// \divisorrapidao|Add0~82  = CARRY(( \divisorrapidao|contador [12] ) + ( GND ) + ( \divisorrapidao|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~81_sumout ),
	.cout(\divisorrapidao|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~81 .extended_lut = "off";
defparam \divisorrapidao|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \divisorrapidao|contador[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[12] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \divisorrapidao|Add0~85 (
// Equation(s):
// \divisorrapidao|Add0~85_sumout  = SUM(( \divisorrapidao|contador [13] ) + ( GND ) + ( \divisorrapidao|Add0~82  ))
// \divisorrapidao|Add0~86  = CARRY(( \divisorrapidao|contador [13] ) + ( GND ) + ( \divisorrapidao|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisorrapidao|contador [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~85_sumout ),
	.cout(\divisorrapidao|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~85 .extended_lut = "off";
defparam \divisorrapidao|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisorrapidao|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \divisorrapidao|contador[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[13] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \divisorrapidao|Add0~5 (
// Equation(s):
// \divisorrapidao|Add0~5_sumout  = SUM(( \divisorrapidao|contador [14] ) + ( GND ) + ( \divisorrapidao|Add0~86  ))
// \divisorrapidao|Add0~6  = CARRY(( \divisorrapidao|contador [14] ) + ( GND ) + ( \divisorrapidao|Add0~86  ))

	.dataa(gnd),
	.datab(!\divisorrapidao|contador [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~5_sumout ),
	.cout(\divisorrapidao|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~5 .extended_lut = "off";
defparam \divisorrapidao|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \divisorrapidao|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N14
dffeas \divisorrapidao|contador[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[14] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N15
cyclonev_lcell_comb \divisorrapidao|Add0~73 (
// Equation(s):
// \divisorrapidao|Add0~73_sumout  = SUM(( \divisorrapidao|contador [15] ) + ( GND ) + ( \divisorrapidao|Add0~6  ))
// \divisorrapidao|Add0~74  = CARRY(( \divisorrapidao|contador [15] ) + ( GND ) + ( \divisorrapidao|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisorrapidao|contador [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~73_sumout ),
	.cout(\divisorrapidao|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~73 .extended_lut = "off";
defparam \divisorrapidao|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisorrapidao|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \divisorrapidao|contador[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[15] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \divisorrapidao|Add0~69 (
// Equation(s):
// \divisorrapidao|Add0~69_sumout  = SUM(( \divisorrapidao|contador [16] ) + ( GND ) + ( \divisorrapidao|Add0~74  ))
// \divisorrapidao|Add0~70  = CARRY(( \divisorrapidao|contador [16] ) + ( GND ) + ( \divisorrapidao|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisorrapidao|contador [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~69_sumout ),
	.cout(\divisorrapidao|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~69 .extended_lut = "off";
defparam \divisorrapidao|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisorrapidao|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N20
dffeas \divisorrapidao|contador[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[16] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N21
cyclonev_lcell_comb \divisorrapidao|Add0~1 (
// Equation(s):
// \divisorrapidao|Add0~1_sumout  = SUM(( \divisorrapidao|contador [17] ) + ( GND ) + ( \divisorrapidao|Add0~70  ))
// \divisorrapidao|Add0~2  = CARRY(( \divisorrapidao|contador [17] ) + ( GND ) + ( \divisorrapidao|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~1_sumout ),
	.cout(\divisorrapidao|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~1 .extended_lut = "off";
defparam \divisorrapidao|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \divisorrapidao|contador[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[17] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \divisorrapidao|Add0~65 (
// Equation(s):
// \divisorrapidao|Add0~65_sumout  = SUM(( \divisorrapidao|contador [18] ) + ( GND ) + ( \divisorrapidao|Add0~2  ))
// \divisorrapidao|Add0~66  = CARRY(( \divisorrapidao|contador [18] ) + ( GND ) + ( \divisorrapidao|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisorrapidao|contador [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~65_sumout ),
	.cout(\divisorrapidao|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~65 .extended_lut = "off";
defparam \divisorrapidao|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \divisorrapidao|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N26
dffeas \divisorrapidao|contador[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[18] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \divisorrapidao|contador[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[19]~DUPLICATE .is_wysiwyg = "true";
defparam \divisorrapidao|contador[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N27
cyclonev_lcell_comb \divisorrapidao|Add0~61 (
// Equation(s):
// \divisorrapidao|Add0~61_sumout  = SUM(( \divisorrapidao|contador[19]~DUPLICATE_q  ) + ( GND ) + ( \divisorrapidao|Add0~66  ))
// \divisorrapidao|Add0~62  = CARRY(( \divisorrapidao|contador[19]~DUPLICATE_q  ) + ( GND ) + ( \divisorrapidao|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|contador[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~61_sumout ),
	.cout(\divisorrapidao|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~61 .extended_lut = "off";
defparam \divisorrapidao|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \divisorrapidao|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N28
dffeas \divisorrapidao|contador[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [19]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[19] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \divisorrapidao|Add0~57 (
// Equation(s):
// \divisorrapidao|Add0~57_sumout  = SUM(( \divisorrapidao|contador [20] ) + ( GND ) + ( \divisorrapidao|Add0~62  ))
// \divisorrapidao|Add0~58  = CARRY(( \divisorrapidao|contador [20] ) + ( GND ) + ( \divisorrapidao|Add0~62  ))

	.dataa(gnd),
	.datab(!\divisorrapidao|contador [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~57_sumout ),
	.cout(\divisorrapidao|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~57 .extended_lut = "off";
defparam \divisorrapidao|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \divisorrapidao|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N32
dffeas \divisorrapidao|contador[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [20]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[20] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N33
cyclonev_lcell_comb \divisorrapidao|Add0~49 (
// Equation(s):
// \divisorrapidao|Add0~49_sumout  = SUM(( \divisorrapidao|contador [21] ) + ( GND ) + ( \divisorrapidao|Add0~58  ))

	.dataa(!\divisorrapidao|contador [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisorrapidao|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisorrapidao|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Add0~49 .extended_lut = "off";
defparam \divisorrapidao|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \divisorrapidao|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \divisorrapidao|contador[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [21]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[21] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N51
cyclonev_lcell_comb \divisorrapidao|Equal0~2 (
// Equation(s):
// \divisorrapidao|Equal0~2_combout  = ( \divisorrapidao|contador [5] & ( (\divisorrapidao|contador [18] & (!\divisorrapidao|contador [19] & (!\divisorrapidao|contador [20] & \divisorrapidao|contador [21]))) ) )

	.dataa(!\divisorrapidao|contador [18]),
	.datab(!\divisorrapidao|contador [19]),
	.datac(!\divisorrapidao|contador [20]),
	.datad(!\divisorrapidao|contador [21]),
	.datae(!\divisorrapidao|contador [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisorrapidao|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Equal0~2 .extended_lut = "off";
defparam \divisorrapidao|Equal0~2 .lut_mask = 64'h0000004000000040;
defparam \divisorrapidao|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N32
dffeas \divisorrapidao|contador[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[0]~DUPLICATE .is_wysiwyg = "true";
defparam \divisorrapidao|contador[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N40
dffeas \divisorrapidao|contador[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[3] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \divisorrapidao|Equal0~0 (
// Equation(s):
// \divisorrapidao|Equal0~0_combout  = ( !\divisorrapidao|contador [3] & ( !\divisorrapidao|contador [1] & ( (!\divisorrapidao|contador[0]~DUPLICATE_q  & !\divisorrapidao|contador [2]) ) ) )

	.dataa(gnd),
	.datab(!\divisorrapidao|contador[0]~DUPLICATE_q ),
	.datac(!\divisorrapidao|contador [2]),
	.datad(gnd),
	.datae(!\divisorrapidao|contador [3]),
	.dataf(!\divisorrapidao|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisorrapidao|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Equal0~0 .extended_lut = "off";
defparam \divisorrapidao|Equal0~0 .lut_mask = 64'hC0C0000000000000;
defparam \divisorrapidao|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \divisorrapidao|Equal0~3 (
// Equation(s):
// \divisorrapidao|Equal0~3_combout  = ( \divisorrapidao|contador [13] & ( (!\divisorrapidao|contador [16] & (!\divisorrapidao|contador [15] & (!\divisorrapidao|contador [12] & !\divisorrapidao|contador [11]))) ) )

	.dataa(!\divisorrapidao|contador [16]),
	.datab(!\divisorrapidao|contador [15]),
	.datac(!\divisorrapidao|contador [12]),
	.datad(!\divisorrapidao|contador [11]),
	.datae(gnd),
	.dataf(!\divisorrapidao|contador [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisorrapidao|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Equal0~3 .extended_lut = "off";
defparam \divisorrapidao|Equal0~3 .lut_mask = 64'h0000000080008000;
defparam \divisorrapidao|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N49
dffeas \divisorrapidao|contador[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\divisorrapidao|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[9] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N55
dffeas \divisorrapidao|contador[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divisorrapidao|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|contador[8] .is_wysiwyg = "true";
defparam \divisorrapidao|contador[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \divisorrapidao|Equal0~1 (
// Equation(s):
// \divisorrapidao|Equal0~1_combout  = ( \divisorrapidao|contador [7] & ( !\divisorrapidao|contador [4] & ( (\divisorrapidao|contador [10] & (!\divisorrapidao|contador [9] & (!\divisorrapidao|contador [6] & \divisorrapidao|contador [8]))) ) ) )

	.dataa(!\divisorrapidao|contador [10]),
	.datab(!\divisorrapidao|contador [9]),
	.datac(!\divisorrapidao|contador [6]),
	.datad(!\divisorrapidao|contador [8]),
	.datae(!\divisorrapidao|contador [7]),
	.dataf(!\divisorrapidao|contador [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisorrapidao|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Equal0~1 .extended_lut = "off";
defparam \divisorrapidao|Equal0~1 .lut_mask = 64'h0000004000000000;
defparam \divisorrapidao|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N54
cyclonev_lcell_comb \divisorrapidao|Equal0~4 (
// Equation(s):
// \divisorrapidao|Equal0~4_combout  = ( \divisorrapidao|Equal0~3_combout  & ( \divisorrapidao|Equal0~1_combout  & ( (\divisorrapidao|contador [17] & (!\divisorrapidao|contador [14] & (\divisorrapidao|Equal0~2_combout  & \divisorrapidao|Equal0~0_combout ))) 
// ) ) )

	.dataa(!\divisorrapidao|contador [17]),
	.datab(!\divisorrapidao|contador [14]),
	.datac(!\divisorrapidao|Equal0~2_combout ),
	.datad(!\divisorrapidao|Equal0~0_combout ),
	.datae(!\divisorrapidao|Equal0~3_combout ),
	.dataf(!\divisorrapidao|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisorrapidao|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|Equal0~4 .extended_lut = "off";
defparam \divisorrapidao|Equal0~4 .lut_mask = 64'h0000000000000004;
defparam \divisorrapidao|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N39
cyclonev_lcell_comb \divisorrapidao|tick~0 (
// Equation(s):
// \divisorrapidao|tick~0_combout  = ( \divisorrapidao|Equal0~4_combout  & ( !\divisorrapidao|tick~q  ) ) # ( !\divisorrapidao|Equal0~4_combout  & ( \divisorrapidao|tick~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisorrapidao|tick~q ),
	.datae(gnd),
	.dataf(!\divisorrapidao|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisorrapidao|tick~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisorrapidao|tick~0 .extended_lut = "off";
defparam \divisorrapidao|tick~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \divisorrapidao|tick~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N40
dffeas \divisorrapidao|tick (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divisorrapidao|tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisorrapidao|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisorrapidao|tick .is_wysiwyg = "true";
defparam \divisorrapidao|tick .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N39
cyclonev_lcell_comb hab_rel(
// Equation(s):
// \hab_rel~combout  = LCELL(( \SW[9]~input_o  & ( \divisorrapidao|tick~q  ) ) # ( !\SW[9]~input_o  & ( \divisorrapidao|tick~q  & ( \divisor|tick~q  ) ) ) # ( !\SW[9]~input_o  & ( !\divisorrapidao|tick~q  & ( \divisor|tick~q  ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divisor|tick~q ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\divisorrapidao|tick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_rel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam hab_rel.extended_lut = "off";
defparam hab_rel.lut_mask = 64'h00FF000000FFFFFF;
defparam hab_rel.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N33
cyclonev_lcell_comb \fdebounce0|DOUT~feeder (
// Equation(s):
// \fdebounce0|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fdebounce0|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fdebounce0|DOUT~feeder .extended_lut = "off";
defparam \fdebounce0|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \fdebounce0|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb limpa0(
// Equation(s):
// \limpa0~combout  = ( \RAM8|process_0~0_combout  & ( (\ROM1|memROM~9_combout  & (\ROM1|memROM~10_combout  & (\comb~7_combout  & \ROM1|memROM~29_combout ))) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\comb~7_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\limpa0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam limpa0.extended_lut = "off";
defparam limpa0.lut_mask = 64'h0000000000010001;
defparam limpa0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N35
dffeas \fdebounce0|DOUT (
	.clk(\hab_rel~combout ),
	.d(\fdebounce0|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\limpa0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fdebounce0|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fdebounce0|DOUT .is_wysiwyg = "true";
defparam \fdebounce0|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \key0|saida[0]~38 (
// Equation(s):
// \key0|saida[0]~38_combout  = ( !\fdebounce0|DOUT~q  & ( (\comb~3_combout  & \hab_key0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~3_combout ),
	.datad(!\hab_key0~0_combout ),
	.datae(gnd),
	.dataf(!\fdebounce0|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[0]~38 .extended_lut = "off";
defparam \key0|saida[0]~38 .lut_mask = 64'h000F000F00000000;
defparam \key0|saida[0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \RAM0|dado_out[0]~12 (
// Equation(s):
// \RAM0|dado_out[0]~12_combout  = ( !\key0|saida[0]~38_combout  & ( !\RAM0|dado_out[0]~5_combout  & ( (!\buff3_K3|saida~0_combout  & (!\buff3_K2|saida~0_combout  & (!\RAM0|dado_out[0]~6_combout  & !\buff3_9|saida~0_combout ))) ) ) )

	.dataa(!\buff3_K3|saida~0_combout ),
	.datab(!\buff3_K2|saida~0_combout ),
	.datac(!\RAM0|dado_out[0]~6_combout ),
	.datad(!\buff3_9|saida~0_combout ),
	.datae(!\key0|saida[0]~38_combout ),
	.dataf(!\RAM0|dado_out[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~12 .extended_lut = "off";
defparam \RAM0|dado_out[0]~12 .lut_mask = 64'h8000000000000000;
defparam \RAM0|dado_out[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N54
cyclonev_lcell_comb \RAM0|dado_out[0]~9 (
// Equation(s):
// \RAM0|dado_out[0]~9_combout  = ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~8_combout  & !\ROM1|memROM~9_combout ) ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout ) # 
// (\ROM1|memROM~8_combout ) ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~8_combout  & \ROM1|memROM~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~9 .extended_lut = "off";
defparam \RAM0|dado_out[0]~9 .lut_mask = 64'h00F0FF0F0F000000;
defparam \RAM0|dado_out[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \RAM0|dado_out[0]~4 (
// Equation(s):
// \RAM0|dado_out[0]~4_combout  = ( \RAM0|dado_out[0]~3_combout  & ( \ROM1|memROM~22_combout  & ( !\ROM1|memROM~16_combout  $ (((!\ROM1|memROM~14_combout  & !\ROM1|memROM~26_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~26_combout ),
	.datae(!\RAM0|dado_out[0]~3_combout ),
	.dataf(!\ROM1|memROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~4 .extended_lut = "off";
defparam \RAM0|dado_out[0]~4 .lut_mask = 64'h0000000000003CCC;
defparam \RAM0|dado_out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[0]~1 (
// Equation(s):
// \CPU|MUX1|saida_MUX[0]~1_combout  = ( \key0|saida[1]~8_combout  & ( (\CPU|decoderInstru|saida~1_combout  & \ROM1|memROM~9_combout ) ) ) # ( !\key0|saida[1]~8_combout  & ( (!\CPU|decoderInstru|saida~1_combout  & ((!\RAM0|dado_out[0]~9_combout ) # 
// ((!\RAM0|dado_out[0]~4_combout )))) # (\CPU|decoderInstru|saida~1_combout  & (((\ROM1|memROM~9_combout )))) ) )

	.dataa(!\RAM0|dado_out[0]~9_combout ),
	.datab(!\CPU|decoderInstru|saida~1_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|dado_out[0]~4_combout ),
	.datae(gnd),
	.dataf(!\key0|saida[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[0]~1 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[0]~1 .lut_mask = 64'hCF8BCF8B03030303;
defparam \CPU|MUX1|saida_MUX[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \RAM0|ram~425feeder (
// Equation(s):
// \RAM0|ram~425feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~425feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~425feeder .extended_lut = "off";
defparam \RAM0|ram~425feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~425feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N32
dffeas \RAM0|ram~425 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~425 .is_wysiwyg = "true";
defparam \RAM0|ram~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N37
dffeas \RAM0|ram~473 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~473 .is_wysiwyg = "true";
defparam \RAM0|ram~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N35
dffeas \RAM0|ram~409 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~409 .is_wysiwyg = "true";
defparam \RAM0|ram~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N14
dffeas \RAM0|ram~489 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~489 .is_wysiwyg = "true";
defparam \RAM0|ram~489 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \RAM0|ram~546 (
// Equation(s):
// \RAM0|ram~546_combout  = ( \RAM0|ram~489_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~473_q ) ) ) ) # ( !\RAM0|ram~489_q  & ( \ROM1|memROM~28_combout  & ( (\RAM0|ram~473_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~489_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~409_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~425_q )) ) ) ) # ( !\RAM0|ram~489_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~409_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~425_q )) ) ) )

	.dataa(!\RAM0|ram~425_q ),
	.datab(!\RAM0|ram~473_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM0|ram~409_q ),
	.datae(!\RAM0|ram~489_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~546 .extended_lut = "off";
defparam \RAM0|ram~546 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM0|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \RAM0|ram~313feeder (
// Equation(s):
// \RAM0|ram~313feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~313feeder .extended_lut = "off";
defparam \RAM0|ram~313feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~313feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N37
dffeas \RAM0|ram~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~313 .is_wysiwyg = "true";
defparam \RAM0|ram~313 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \RAM0|ram~377feeder (
// Equation(s):
// \RAM0|ram~377feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~377feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~377feeder .extended_lut = "off";
defparam \RAM0|ram~377feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~377feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N7
dffeas \RAM0|ram~377 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~377 .is_wysiwyg = "true";
defparam \RAM0|ram~377 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N15
cyclonev_lcell_comb \RAM0|ram~329feeder (
// Equation(s):
// \RAM0|ram~329feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~329feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~329feeder .extended_lut = "off";
defparam \RAM0|ram~329feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~329feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N16
dffeas \RAM0|ram~329 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~329 .is_wysiwyg = "true";
defparam \RAM0|ram~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \RAM0|ram~393 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~393 .is_wysiwyg = "true";
defparam \RAM0|ram~393 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \RAM0|ram~545 (
// Equation(s):
// \RAM0|ram~545_combout  = ( \RAM0|ram~393_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~28_combout ) # (\RAM0|ram~329_q ) ) ) ) # ( !\RAM0|ram~393_q  & ( \ROM1|memROM~27_combout  & ( (\RAM0|ram~329_q  & !\ROM1|memROM~28_combout ) ) ) ) # ( 
// \RAM0|ram~393_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~28_combout  & (\RAM0|ram~313_q )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~377_q ))) ) ) ) # ( !\RAM0|ram~393_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~28_combout  & 
// (\RAM0|ram~313_q )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~377_q ))) ) ) )

	.dataa(!\RAM0|ram~313_q ),
	.datab(!\RAM0|ram~377_q ),
	.datac(!\RAM0|ram~329_q ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM0|ram~393_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~545 .extended_lut = "off";
defparam \RAM0|ram~545 .lut_mask = 64'h553355330F000FFF;
defparam \RAM0|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \RAM0|ram~505 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~505 .is_wysiwyg = "true";
defparam \RAM0|ram~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N17
dffeas \RAM0|ram~441 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~441 .is_wysiwyg = "true";
defparam \RAM0|ram~441 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N12
cyclonev_lcell_comb \RAM0|ram~457feeder (
// Equation(s):
// \RAM0|ram~457feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~457feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~457feeder .extended_lut = "off";
defparam \RAM0|ram~457feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~457feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N13
dffeas \RAM0|ram~457 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~457 .is_wysiwyg = "true";
defparam \RAM0|ram~457 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \RAM0|ram~521feeder (
// Equation(s):
// \RAM0|ram~521feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~521feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~521feeder .extended_lut = "off";
defparam \RAM0|ram~521feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~521feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N37
dffeas \RAM0|ram~521 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~521 .is_wysiwyg = "true";
defparam \RAM0|ram~521 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \RAM0|ram~547 (
// Equation(s):
// \RAM0|ram~547_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM0|ram~521_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM0|ram~505_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM0|ram~457_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM0|ram~441_q  ) ) )

	.dataa(!\RAM0|ram~505_q ),
	.datab(!\RAM0|ram~441_q ),
	.datac(!\RAM0|ram~457_q ),
	.datad(!\RAM0|ram~521_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~547 .extended_lut = "off";
defparam \RAM0|ram~547 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM0|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N40
dffeas \RAM0|ram~345 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~345 .is_wysiwyg = "true";
defparam \RAM0|ram~345 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N45
cyclonev_lcell_comb \RAM0|ram~297feeder (
// Equation(s):
// \RAM0|ram~297feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~297feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~297feeder .extended_lut = "off";
defparam \RAM0|ram~297feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~297feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N46
dffeas \RAM0|ram~297 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~297 .is_wysiwyg = "true";
defparam \RAM0|ram~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N23
dffeas \RAM0|ram~361 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~361 .is_wysiwyg = "true";
defparam \RAM0|ram~361 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N24
cyclonev_lcell_comb \RAM0|ram~281feeder (
// Equation(s):
// \RAM0|ram~281feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~281feeder .extended_lut = "off";
defparam \RAM0|ram~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N25
dffeas \RAM0|ram~281 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~281 .is_wysiwyg = "true";
defparam \RAM0|ram~281 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \RAM0|ram~544 (
// Equation(s):
// \RAM0|ram~544_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM0|ram~361_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~28_combout  & ( \RAM0|ram~345_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & 
// ( \RAM0|ram~297_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM0|ram~281_q  ) ) )

	.dataa(!\RAM0|ram~345_q ),
	.datab(!\RAM0|ram~297_q ),
	.datac(!\RAM0|ram~361_q ),
	.datad(!\RAM0|ram~281_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~544 .extended_lut = "off";
defparam \RAM0|ram~544 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM0|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \RAM0|ram~548 (
// Equation(s):
// \RAM0|ram~548_combout  = ( \RAM0|ram~547_combout  & ( \RAM0|ram~544_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM0|ram~546_combout )))) # (\ROM1|memROM~10_combout  & (((\RAM0|ram~545_combout )) # (\ROM1|memROM~29_combout 
// ))) ) ) ) # ( !\RAM0|ram~547_combout  & ( \RAM0|ram~544_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM0|ram~546_combout )))) # (\ROM1|memROM~10_combout  & (!\ROM1|memROM~29_combout  & ((\RAM0|ram~545_combout )))) ) ) ) # ( 
// \RAM0|ram~547_combout  & ( !\RAM0|ram~544_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~29_combout  & (\RAM0|ram~546_combout ))) # (\ROM1|memROM~10_combout  & (((\RAM0|ram~545_combout )) # (\ROM1|memROM~29_combout ))) ) ) ) # ( 
// !\RAM0|ram~547_combout  & ( !\RAM0|ram~544_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~29_combout  & (\RAM0|ram~546_combout ))) # (\ROM1|memROM~10_combout  & (!\ROM1|memROM~29_combout  & ((\RAM0|ram~545_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM0|ram~546_combout ),
	.datad(!\RAM0|ram~545_combout ),
	.datae(!\RAM0|ram~547_combout ),
	.dataf(!\RAM0|ram~544_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~548 .extended_lut = "off";
defparam \RAM0|ram~548 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM0|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N30
cyclonev_lcell_comb \RAM0|ram~185feeder (
// Equation(s):
// \RAM0|ram~185feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~185feeder .extended_lut = "off";
defparam \RAM0|ram~185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \RAM0|ram~185 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~185 .is_wysiwyg = "true";
defparam \RAM0|ram~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N52
dffeas \RAM0|ram~169 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~169 .is_wysiwyg = "true";
defparam \RAM0|ram~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N42
cyclonev_lcell_comb \RAM0|ram~201feeder (
// Equation(s):
// \RAM0|ram~201feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~201feeder .extended_lut = "off";
defparam \RAM0|ram~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \RAM0|ram~201 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~201 .is_wysiwyg = "true";
defparam \RAM0|ram~201 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \RAM0|ram~153feeder (
// Equation(s):
// \RAM0|ram~153feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~153feeder .extended_lut = "off";
defparam \RAM0|ram~153feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~153feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N5
dffeas \RAM0|ram~153 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~153 .is_wysiwyg = "true";
defparam \RAM0|ram~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N51
cyclonev_lcell_comb \RAM0|ram~535 (
// Equation(s):
// \RAM0|ram~535_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~201_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~169_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM0|ram~185_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~153_q  ) ) )

	.dataa(!\RAM0|ram~185_q ),
	.datab(!\RAM0|ram~169_q ),
	.datac(!\RAM0|ram~201_q ),
	.datad(!\RAM0|ram~153_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~535 .extended_lut = "off";
defparam \RAM0|ram~535 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM0|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N27
cyclonev_lcell_comb \RAM0|ram~105feeder (
// Equation(s):
// \RAM0|ram~105feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~105feeder .extended_lut = "off";
defparam \RAM0|ram~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N28
dffeas \RAM0|ram~105 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~105 .is_wysiwyg = "true";
defparam \RAM0|ram~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N16
dffeas \RAM0|ram~89 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~89 .is_wysiwyg = "true";
defparam \RAM0|ram~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \RAM0|ram~121 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~121 .is_wysiwyg = "true";
defparam \RAM0|ram~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N59
dffeas \RAM0|ram~137 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~137 .is_wysiwyg = "true";
defparam \RAM0|ram~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N57
cyclonev_lcell_comb \RAM0|ram~536 (
// Equation(s):
// \RAM0|ram~536_combout  = ( \RAM0|ram~137_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~121_q ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM0|ram~137_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & \RAM0|ram~121_q ) ) ) ) # ( 
// \RAM0|ram~137_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~89_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~105_q )) ) ) ) # ( !\RAM0|ram~137_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM0|ram~89_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~105_q )) ) ) )

	.dataa(!\RAM0|ram~105_q ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM0|ram~89_q ),
	.datad(!\RAM0|ram~121_q ),
	.datae(!\RAM0|ram~137_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~536 .extended_lut = "off";
defparam \RAM0|ram~536 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RAM0|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \RAM0|ram~265 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~265 .is_wysiwyg = "true";
defparam \RAM0|ram~265 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \RAM0|ram~217feeder (
// Equation(s):
// \RAM0|ram~217feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~217feeder .extended_lut = "off";
defparam \RAM0|ram~217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N19
dffeas \RAM0|ram~217 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~217 .is_wysiwyg = "true";
defparam \RAM0|ram~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N41
dffeas \RAM0|ram~233 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~233 .is_wysiwyg = "true";
defparam \RAM0|ram~233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \RAM0|ram~249feeder (
// Equation(s):
// \RAM0|ram~249feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~249feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~249feeder .extended_lut = "off";
defparam \RAM0|ram~249feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~249feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N47
dffeas \RAM0|ram~249 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~249 .is_wysiwyg = "true";
defparam \RAM0|ram~249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \RAM0|ram~537 (
// Equation(s):
// \RAM0|ram~537_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~265_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~249_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~233_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~217_q  ) ) )

	.dataa(!\RAM0|ram~265_q ),
	.datab(!\RAM0|ram~217_q ),
	.datac(!\RAM0|ram~233_q ),
	.datad(!\RAM0|ram~249_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~537 .extended_lut = "off";
defparam \RAM0|ram~537 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM0|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N53
dffeas \RAM0|ram~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~57 .is_wysiwyg = "true";
defparam \RAM0|ram~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N59
dffeas \RAM0|ram~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~73 .is_wysiwyg = "true";
defparam \RAM0|ram~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N53
dffeas \RAM0|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~25 .is_wysiwyg = "true";
defparam \RAM0|ram~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \RAM0|ram~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~41 .is_wysiwyg = "true";
defparam \RAM0|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \RAM0|ram~534 (
// Equation(s):
// \RAM0|ram~534_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~73_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~57_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~41_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~25_q  ) ) )

	.dataa(!\RAM0|ram~57_q ),
	.datab(!\RAM0|ram~73_q ),
	.datac(!\RAM0|ram~25_q ),
	.datad(!\RAM0|ram~41_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~534 .extended_lut = "off";
defparam \RAM0|ram~534 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM0|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \RAM0|ram~538 (
// Equation(s):
// \RAM0|ram~538_combout  = ( \RAM0|ram~537_combout  & ( \RAM0|ram~534_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM0|ram~536_combout )))) # (\ROM1|memROM~29_combout  & (((\RAM0|ram~535_combout )) # (\ROM1|memROM~28_combout 
// ))) ) ) ) # ( !\RAM0|ram~537_combout  & ( \RAM0|ram~534_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM0|ram~536_combout )))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~28_combout  & (\RAM0|ram~535_combout ))) ) ) ) # ( 
// \RAM0|ram~537_combout  & ( !\RAM0|ram~534_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~28_combout  & ((\RAM0|ram~536_combout )))) # (\ROM1|memROM~29_combout  & (((\RAM0|ram~535_combout )) # (\ROM1|memROM~28_combout ))) ) ) ) # ( 
// !\RAM0|ram~537_combout  & ( !\RAM0|ram~534_combout  & ( (!\ROM1|memROM~29_combout  & (\ROM1|memROM~28_combout  & ((\RAM0|ram~536_combout )))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~28_combout  & (\RAM0|ram~535_combout ))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM0|ram~535_combout ),
	.datad(!\RAM0|ram~536_combout ),
	.datae(!\RAM0|ram~537_combout ),
	.dataf(!\RAM0|ram~534_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~538 .extended_lut = "off";
defparam \RAM0|ram~538 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM0|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N19
dffeas \RAM0|ram~385 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~385 .is_wysiwyg = "true";
defparam \RAM0|ram~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N55
dffeas \RAM0|ram~353 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~353 .is_wysiwyg = "true";
defparam \RAM0|ram~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \RAM0|ram~481 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~481 .is_wysiwyg = "true";
defparam \RAM0|ram~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \RAM0|ram~513 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~513 .is_wysiwyg = "true";
defparam \RAM0|ram~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \RAM0|ram~542 (
// Equation(s):
// \RAM0|ram~542_combout  = ( \RAM0|ram~513_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM0|ram~481_q ) ) ) ) # ( !\RAM0|ram~513_q  & ( \ROM1|memROM~29_combout  & ( (\RAM0|ram~481_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM0|ram~513_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM0|ram~353_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~385_q )) ) ) ) # ( !\RAM0|ram~513_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~10_combout  & 
// ((\RAM0|ram~353_q ))) # (\ROM1|memROM~10_combout  & (\RAM0|ram~385_q )) ) ) )

	.dataa(!\RAM0|ram~385_q ),
	.datab(!\RAM0|ram~353_q ),
	.datac(!\RAM0|ram~481_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~513_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~542 .extended_lut = "off";
defparam \RAM0|ram~542 .lut_mask = 64'h335533550F000FFF;
defparam \RAM0|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N18
cyclonev_lcell_comb \RAM0|ram~497feeder (
// Equation(s):
// \RAM0|ram~497feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~497feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~497feeder .extended_lut = "off";
defparam \RAM0|ram~497feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~497feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N20
dffeas \RAM0|ram~497 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~497 .is_wysiwyg = "true";
defparam \RAM0|ram~497 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \RAM0|ram~465feeder (
// Equation(s):
// \RAM0|ram~465feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~465feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~465feeder .extended_lut = "off";
defparam \RAM0|ram~465feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~465feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N52
dffeas \RAM0|ram~465 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~465 .is_wysiwyg = "true";
defparam \RAM0|ram~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N47
dffeas \RAM0|ram~337 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~337 .is_wysiwyg = "true";
defparam \RAM0|ram~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N38
dffeas \RAM0|ram~369 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~369 .is_wysiwyg = "true";
defparam \RAM0|ram~369 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N24
cyclonev_lcell_comb \RAM0|ram~541 (
// Equation(s):
// \RAM0|ram~541_combout  = ( \RAM0|ram~369_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~29_combout ) # (\RAM0|ram~497_q ) ) ) ) # ( !\RAM0|ram~369_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~497_q  & \ROM1|memROM~29_combout ) ) ) ) # ( 
// \RAM0|ram~369_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~29_combout  & ((\RAM0|ram~337_q ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~465_q )) ) ) ) # ( !\RAM0|ram~369_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~29_combout  & 
// ((\RAM0|ram~337_q ))) # (\ROM1|memROM~29_combout  & (\RAM0|ram~465_q )) ) ) )

	.dataa(!\RAM0|ram~497_q ),
	.datab(!\RAM0|ram~465_q ),
	.datac(!\ROM1|memROM~29_combout ),
	.datad(!\RAM0|ram~337_q ),
	.datae(!\RAM0|ram~369_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~541 .extended_lut = "off";
defparam \RAM0|ram~541 .lut_mask = 64'h03F303F30505F5F5;
defparam \RAM0|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N50
dffeas \RAM0|ram~289 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~289 .is_wysiwyg = "true";
defparam \RAM0|ram~289 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \RAM0|ram~417feeder (
// Equation(s):
// \RAM0|ram~417feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~417feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~417feeder .extended_lut = "off";
defparam \RAM0|ram~417feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~417feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N26
dffeas \RAM0|ram~417 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~417 .is_wysiwyg = "true";
defparam \RAM0|ram~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N43
dffeas \RAM0|ram~321 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~321 .is_wysiwyg = "true";
defparam \RAM0|ram~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N20
dffeas \RAM0|ram~449 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~449 .is_wysiwyg = "true";
defparam \RAM0|ram~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \RAM0|ram~540 (
// Equation(s):
// \RAM0|ram~540_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~449_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~321_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~417_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~289_q  ) ) )

	.dataa(!\RAM0|ram~289_q ),
	.datab(!\RAM0|ram~417_q ),
	.datac(!\RAM0|ram~321_q ),
	.datad(!\RAM0|ram~449_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~540 .extended_lut = "off";
defparam \RAM0|ram~540 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM0|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N4
dffeas \RAM0|ram~401 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~401 .is_wysiwyg = "true";
defparam \RAM0|ram~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N59
dffeas \RAM0|ram~433 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~433 .is_wysiwyg = "true";
defparam \RAM0|ram~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N7
dffeas \RAM0|ram~305 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~305 .is_wysiwyg = "true";
defparam \RAM0|ram~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N37
dffeas \RAM0|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~273 .is_wysiwyg = "true";
defparam \RAM0|ram~273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N27
cyclonev_lcell_comb \RAM0|ram~539 (
// Equation(s):
// \RAM0|ram~539_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~433_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~305_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~401_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~273_q  ) ) )

	.dataa(!\RAM0|ram~401_q ),
	.datab(!\RAM0|ram~433_q ),
	.datac(!\RAM0|ram~305_q ),
	.datad(!\RAM0|ram~273_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~539 .extended_lut = "off";
defparam \RAM0|ram~539 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM0|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \RAM0|ram~543 (
// Equation(s):
// \RAM0|ram~543_combout  = ( \RAM0|ram~540_combout  & ( \RAM0|ram~539_combout  & ( (!\ROM1|memROM~28_combout ) # ((!\ROM1|memROM~27_combout  & ((\RAM0|ram~541_combout ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~542_combout ))) ) ) ) # ( 
// !\RAM0|ram~540_combout  & ( \RAM0|ram~539_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM0|ram~541_combout )))) # (\ROM1|memROM~27_combout  & (\ROM1|memROM~28_combout  & (\RAM0|ram~542_combout ))) ) ) ) # ( 
// \RAM0|ram~540_combout  & ( !\RAM0|ram~539_combout  & ( (!\ROM1|memROM~27_combout  & (\ROM1|memROM~28_combout  & ((\RAM0|ram~541_combout )))) # (\ROM1|memROM~27_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM0|ram~542_combout )))) ) ) ) # ( 
// !\RAM0|ram~540_combout  & ( !\RAM0|ram~539_combout  & ( (\ROM1|memROM~28_combout  & ((!\ROM1|memROM~27_combout  & ((\RAM0|ram~541_combout ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~542_combout )))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM0|ram~542_combout ),
	.datad(!\RAM0|ram~541_combout ),
	.datae(!\RAM0|ram~540_combout ),
	.dataf(!\RAM0|ram~539_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~543 .extended_lut = "off";
defparam \RAM0|ram~543 .lut_mask = 64'h0123456789ABCDEF;
defparam \RAM0|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N31
dffeas \RAM0|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~33 .is_wysiwyg = "true";
defparam \RAM0|ram~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \RAM0|ram~145 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~145 .is_wysiwyg = "true";
defparam \RAM0|ram~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N50
dffeas \RAM0|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~17 .is_wysiwyg = "true";
defparam \RAM0|ram~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N20
dffeas \RAM0|ram~161 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~161 .is_wysiwyg = "true";
defparam \RAM0|ram~161 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \RAM0|ram~529 (
// Equation(s):
// \RAM0|ram~529_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~161_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~33_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & ( 
// \RAM0|ram~145_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~17_q  ) ) )

	.dataa(!\RAM0|ram~33_q ),
	.datab(!\RAM0|ram~145_q ),
	.datac(!\RAM0|ram~17_q ),
	.datad(!\RAM0|ram~161_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~529 .extended_lut = "off";
defparam \RAM0|ram~529 .lut_mask = 64'h0F0F3333555500FF;
defparam \RAM0|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \RAM0|ram~97feeder (
// Equation(s):
// \RAM0|ram~97feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~97feeder .extended_lut = "off";
defparam \RAM0|ram~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N43
dffeas \RAM0|ram~97 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~97 .is_wysiwyg = "true";
defparam \RAM0|ram~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \RAM0|ram~81feeder (
// Equation(s):
// \RAM0|ram~81feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~81feeder .extended_lut = "off";
defparam \RAM0|ram~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N2
dffeas \RAM0|ram~81 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~81 .is_wysiwyg = "true";
defparam \RAM0|ram~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N58
dffeas \RAM0|ram~209 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~209 .is_wysiwyg = "true";
defparam \RAM0|ram~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N34
dffeas \RAM0|ram~225 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~225 .is_wysiwyg = "true";
defparam \RAM0|ram~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N39
cyclonev_lcell_comb \RAM0|ram~531 (
// Equation(s):
// \RAM0|ram~531_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~225_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~209_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~97_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~81_q  ) ) )

	.dataa(!\RAM0|ram~97_q ),
	.datab(!\RAM0|ram~81_q ),
	.datac(!\RAM0|ram~209_q ),
	.datad(!\RAM0|ram~225_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~531 .extended_lut = "off";
defparam \RAM0|ram~531 .lut_mask = 64'h333355550F0F00FF;
defparam \RAM0|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N12
cyclonev_lcell_comb \RAM0|ram~49feeder (
// Equation(s):
// \RAM0|ram~49feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~49feeder .extended_lut = "off";
defparam \RAM0|ram~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \RAM0|ram~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~49 .is_wysiwyg = "true";
defparam \RAM0|ram~49 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \RAM0|ram~193feeder (
// Equation(s):
// \RAM0|ram~193feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~193feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~193feeder .extended_lut = "off";
defparam \RAM0|ram~193feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~193feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N37
dffeas \RAM0|ram~193 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~193 .is_wysiwyg = "true";
defparam \RAM0|ram~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \RAM0|ram~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~65 .is_wysiwyg = "true";
defparam \RAM0|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N42
cyclonev_lcell_comb \RAM0|ram~177feeder (
// Equation(s):
// \RAM0|ram~177feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~177feeder .extended_lut = "off";
defparam \RAM0|ram~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N43
dffeas \RAM0|ram~177 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~177 .is_wysiwyg = "true";
defparam \RAM0|ram~177 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N21
cyclonev_lcell_comb \RAM0|ram~530 (
// Equation(s):
// \RAM0|ram~530_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~193_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~177_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~65_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~49_q  ) ) )

	.dataa(!\RAM0|ram~49_q ),
	.datab(!\RAM0|ram~193_q ),
	.datac(!\RAM0|ram~65_q ),
	.datad(!\RAM0|ram~177_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~530 .extended_lut = "off";
defparam \RAM0|ram~530 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM0|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N36
cyclonev_lcell_comb \RAM0|ram~129feeder (
// Equation(s):
// \RAM0|ram~129feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~129feeder .extended_lut = "off";
defparam \RAM0|ram~129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \RAM0|ram~129 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~129 .is_wysiwyg = "true";
defparam \RAM0|ram~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N24
cyclonev_lcell_comb \RAM0|ram~257feeder (
// Equation(s):
// \RAM0|ram~257feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~257feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~257feeder .extended_lut = "off";
defparam \RAM0|ram~257feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~257feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \RAM0|ram~257 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~257 .is_wysiwyg = "true";
defparam \RAM0|ram~257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N0
cyclonev_lcell_comb \RAM0|ram~241feeder (
// Equation(s):
// \RAM0|ram~241feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~241feeder .extended_lut = "off";
defparam \RAM0|ram~241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~241feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \RAM0|ram~241 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~241 .is_wysiwyg = "true";
defparam \RAM0|ram~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \RAM0|ram~113feeder (
// Equation(s):
// \RAM0|ram~113feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~113feeder .extended_lut = "off";
defparam \RAM0|ram~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \RAM0|ram~113 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~113 .is_wysiwyg = "true";
defparam \RAM0|ram~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N30
cyclonev_lcell_comb \RAM0|ram~532 (
// Equation(s):
// \RAM0|ram~532_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~257_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~241_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~129_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~113_q  ) ) )

	.dataa(!\RAM0|ram~129_q ),
	.datab(!\RAM0|ram~257_q ),
	.datac(!\RAM0|ram~241_q ),
	.datad(!\RAM0|ram~113_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~532 .extended_lut = "off";
defparam \RAM0|ram~532 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM0|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \RAM0|ram~533 (
// Equation(s):
// \RAM0|ram~533_combout  = ( \RAM0|ram~530_combout  & ( \RAM0|ram~532_combout  & ( ((!\ROM1|memROM~28_combout  & (\RAM0|ram~529_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~531_combout )))) # (\ROM1|memROM~10_combout ) ) ) ) # ( 
// !\RAM0|ram~530_combout  & ( \RAM0|ram~532_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~529_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~531_combout ))))) # (\ROM1|memROM~10_combout  & 
// (((\ROM1|memROM~28_combout )))) ) ) ) # ( \RAM0|ram~530_combout  & ( !\RAM0|ram~532_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~529_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~531_combout ))))) # 
// (\ROM1|memROM~10_combout  & (((!\ROM1|memROM~28_combout )))) ) ) ) # ( !\RAM0|ram~530_combout  & ( !\RAM0|ram~532_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~529_combout )) # (\ROM1|memROM~28_combout  & 
// ((\RAM0|ram~531_combout ))))) ) ) )

	.dataa(!\RAM0|ram~529_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM0|ram~531_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM0|ram~530_combout ),
	.dataf(!\RAM0|ram~532_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~533 .extended_lut = "off";
defparam \RAM0|ram~533 .lut_mask = 64'h440C770C443F773F;
defparam \RAM0|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \RAM0|ram~549 (
// Equation(s):
// \RAM0|ram~549_combout  = ( \RAM0|ram~543_combout  & ( \RAM0|ram~533_combout  & ( (!\ROM1|memROM~9_combout ) # ((!\ROM1|memROM~8_combout  & ((\RAM0|ram~538_combout ))) # (\ROM1|memROM~8_combout  & (\RAM0|ram~548_combout ))) ) ) ) # ( !\RAM0|ram~543_combout 
//  & ( \RAM0|ram~533_combout  & ( (!\ROM1|memROM~8_combout  & (((!\ROM1|memROM~9_combout ) # (\RAM0|ram~538_combout )))) # (\ROM1|memROM~8_combout  & (\RAM0|ram~548_combout  & ((\ROM1|memROM~9_combout )))) ) ) ) # ( \RAM0|ram~543_combout  & ( 
// !\RAM0|ram~533_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM0|ram~538_combout  & \ROM1|memROM~9_combout )))) # (\ROM1|memROM~8_combout  & (((!\ROM1|memROM~9_combout )) # (\RAM0|ram~548_combout ))) ) ) ) # ( !\RAM0|ram~543_combout  & ( 
// !\RAM0|ram~533_combout  & ( (\ROM1|memROM~9_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM0|ram~538_combout ))) # (\ROM1|memROM~8_combout  & (\RAM0|ram~548_combout )))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\RAM0|ram~548_combout ),
	.datac(!\RAM0|ram~538_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM0|ram~543_combout ),
	.dataf(!\RAM0|ram~533_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~549 .extended_lut = "off";
defparam \RAM0|ram~549 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \RAM0|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \RAM0|dado_out[0]~2 (
// Equation(s):
// \RAM0|dado_out[0]~2_combout  = ( !\RAM0|ram~549_combout  & ( \RAM0|dado_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|dado_out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~549_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~2 .extended_lut = "off";
defparam \RAM0|dado_out[0]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \RAM0|dado_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N2
dffeas \RAM4|ram~505 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~505 .is_wysiwyg = "true";
defparam \RAM4|ram~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N17
dffeas \RAM4|ram~441 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~441 .is_wysiwyg = "true";
defparam \RAM4|ram~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N32
dffeas \RAM4|ram~497 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~497 .is_wysiwyg = "true";
defparam \RAM4|ram~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N34
dffeas \RAM4|ram~433 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~433 .is_wysiwyg = "true";
defparam \RAM4|ram~433 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \RAM4|ram~537 (
// Equation(s):
// \RAM4|ram~537_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~505_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~497_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~441_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~433_q  ) ) )

	.dataa(!\RAM4|ram~505_q ),
	.datab(!\RAM4|ram~441_q ),
	.datac(!\RAM4|ram~497_q ),
	.datad(!\RAM4|ram~433_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~537 .extended_lut = "off";
defparam \RAM4|ram~537 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM4|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N26
dffeas \RAM4|ram~401 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~401 .is_wysiwyg = "true";
defparam \RAM4|ram~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N8
dffeas \RAM4|ram~465 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~465 .is_wysiwyg = "true";
defparam \RAM4|ram~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N14
dffeas \RAM4|ram~473 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~473 .is_wysiwyg = "true";
defparam \RAM4|ram~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N52
dffeas \RAM4|ram~409 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~409 .is_wysiwyg = "true";
defparam \RAM4|ram~409 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N15
cyclonev_lcell_comb \RAM4|ram~536 (
// Equation(s):
// \RAM4|ram~536_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~473_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~465_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~409_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~401_q  ) ) )

	.dataa(!\RAM4|ram~401_q ),
	.datab(!\RAM4|ram~465_q ),
	.datac(!\RAM4|ram~473_q ),
	.datad(!\RAM4|ram~409_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~536 .extended_lut = "off";
defparam \RAM4|ram~536 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM4|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N38
dffeas \RAM4|ram~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~313 .is_wysiwyg = "true";
defparam \RAM4|ram~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N16
dffeas \RAM4|ram~377 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~377 .is_wysiwyg = "true";
defparam \RAM4|ram~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N37
dffeas \RAM4|ram~305 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~305 .is_wysiwyg = "true";
defparam \RAM4|ram~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N58
dffeas \RAM4|ram~369 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~369 .is_wysiwyg = "true";
defparam \RAM4|ram~369 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \RAM4|ram~535 (
// Equation(s):
// \RAM4|ram~535_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~377_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~369_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~313_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~305_q  ) ) )

	.dataa(!\RAM4|ram~313_q ),
	.datab(!\RAM4|ram~377_q ),
	.datac(!\RAM4|ram~305_q ),
	.datad(!\RAM4|ram~369_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~535 .extended_lut = "off";
defparam \RAM4|ram~535 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM4|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \RAM4|ram~337 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~337 .is_wysiwyg = "true";
defparam \RAM4|ram~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N59
dffeas \RAM4|ram~281 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~281 .is_wysiwyg = "true";
defparam \RAM4|ram~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N23
dffeas \RAM4|ram~345 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~345 .is_wysiwyg = "true";
defparam \RAM4|ram~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \RAM4|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~273 .is_wysiwyg = "true";
defparam \RAM4|ram~273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N54
cyclonev_lcell_comb \RAM4|ram~534 (
// Equation(s):
// \RAM4|ram~534_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~345_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~337_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~281_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~273_q  ) ) )

	.dataa(!\RAM4|ram~337_q ),
	.datab(!\RAM4|ram~281_q ),
	.datac(!\RAM4|ram~345_q ),
	.datad(!\RAM4|ram~273_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~534 .extended_lut = "off";
defparam \RAM4|ram~534 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM4|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \RAM4|ram~538 (
// Equation(s):
// \RAM4|ram~538_combout  = ( \RAM4|ram~535_combout  & ( \RAM4|ram~534_combout  & ( (!\ROM1|memROM~29_combout ) # ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~536_combout ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~537_combout ))) ) ) ) # ( 
// !\RAM4|ram~535_combout  & ( \RAM4|ram~534_combout  & ( (!\ROM1|memROM~29_combout  & (((!\ROM1|memROM~10_combout )))) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~536_combout ))) # (\ROM1|memROM~10_combout  & 
// (\RAM4|ram~537_combout )))) ) ) ) # ( \RAM4|ram~535_combout  & ( !\RAM4|ram~534_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~10_combout )))) # (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~536_combout ))) # 
// (\ROM1|memROM~10_combout  & (\RAM4|ram~537_combout )))) ) ) ) # ( !\RAM4|ram~535_combout  & ( !\RAM4|ram~534_combout  & ( (\ROM1|memROM~29_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM4|ram~536_combout ))) # (\ROM1|memROM~10_combout  & 
// (\RAM4|ram~537_combout )))) ) ) )

	.dataa(!\RAM4|ram~537_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM4|ram~536_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM4|ram~535_combout ),
	.dataf(!\RAM4|ram~534_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~538 .extended_lut = "off";
defparam \RAM4|ram~538 .lut_mask = 64'h031103DDCF11CFDD;
defparam \RAM4|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \RAM4|ram~361feeder (
// Equation(s):
// \RAM4|ram~361feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~361feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~361feeder .extended_lut = "off";
defparam \RAM4|ram~361feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~361feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \RAM4|ram~361 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~361 .is_wysiwyg = "true";
defparam \RAM4|ram~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N52
dffeas \RAM4|ram~481 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~481 .is_wysiwyg = "true";
defparam \RAM4|ram~481 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \RAM4|ram~489feeder (
// Equation(s):
// \RAM4|ram~489feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~489feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~489feeder .extended_lut = "off";
defparam \RAM4|ram~489feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~489feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \RAM4|ram~489 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~489feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~489 .is_wysiwyg = "true";
defparam \RAM4|ram~489 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \RAM4|ram~353feeder (
// Equation(s):
// \RAM4|ram~353feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~353feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~353feeder .extended_lut = "off";
defparam \RAM4|ram~353feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~353feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N49
dffeas \RAM4|ram~353 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~353 .is_wysiwyg = "true";
defparam \RAM4|ram~353 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \RAM4|ram~546 (
// Equation(s):
// \RAM4|ram~546_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~489_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~481_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM4|ram~361_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM4|ram~353_q  ) ) )

	.dataa(!\RAM4|ram~361_q ),
	.datab(!\RAM4|ram~481_q ),
	.datac(!\RAM4|ram~489_q ),
	.datad(!\RAM4|ram~353_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~546 .extended_lut = "off";
defparam \RAM4|ram~546 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM4|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N13
dffeas \RAM4|ram~417 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~417 .is_wysiwyg = "true";
defparam \RAM4|ram~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N37
dffeas \RAM4|ram~425 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~425 .is_wysiwyg = "true";
defparam \RAM4|ram~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N59
dffeas \RAM4|ram~289 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~289 .is_wysiwyg = "true";
defparam \RAM4|ram~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N40
dffeas \RAM4|ram~297 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~297 .is_wysiwyg = "true";
defparam \RAM4|ram~297 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N39
cyclonev_lcell_comb \RAM4|ram~544 (
// Equation(s):
// \RAM4|ram~544_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~425_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~417_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM4|ram~297_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM4|ram~289_q  ) ) )

	.dataa(!\RAM4|ram~417_q ),
	.datab(!\RAM4|ram~425_q ),
	.datac(!\RAM4|ram~289_q ),
	.datad(!\RAM4|ram~297_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~544 .extended_lut = "off";
defparam \RAM4|ram~544 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM4|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \RAM4|ram~449feeder (
// Equation(s):
// \RAM4|ram~449feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~449feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~449feeder .extended_lut = "off";
defparam \RAM4|ram~449feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~449feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N1
dffeas \RAM4|ram~449 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~449 .is_wysiwyg = "true";
defparam \RAM4|ram~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N32
dffeas \RAM4|ram~457 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~457 .is_wysiwyg = "true";
defparam \RAM4|ram~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N16
dffeas \RAM4|ram~321 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~321 .is_wysiwyg = "true";
defparam \RAM4|ram~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N29
dffeas \RAM4|ram~329 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~329 .is_wysiwyg = "true";
defparam \RAM4|ram~329 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \RAM4|ram~545 (
// Equation(s):
// \RAM4|ram~545_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~457_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~449_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM4|ram~329_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM4|ram~321_q  ) ) )

	.dataa(!\RAM4|ram~449_q ),
	.datab(!\RAM4|ram~457_q ),
	.datac(!\RAM4|ram~321_q ),
	.datad(!\RAM4|ram~329_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~545 .extended_lut = "off";
defparam \RAM4|ram~545 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM4|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N46
dffeas \RAM4|ram~385 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~385 .is_wysiwyg = "true";
defparam \RAM4|ram~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N58
dffeas \RAM4|ram~393 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~393 .is_wysiwyg = "true";
defparam \RAM4|ram~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N44
dffeas \RAM4|ram~521 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~521 .is_wysiwyg = "true";
defparam \RAM4|ram~521 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \RAM4|ram~513feeder (
// Equation(s):
// \RAM4|ram~513feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~513feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~513feeder .extended_lut = "off";
defparam \RAM4|ram~513feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~513feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N35
dffeas \RAM4|ram~513 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~513feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~513 .is_wysiwyg = "true";
defparam \RAM4|ram~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \RAM4|ram~547 (
// Equation(s):
// \RAM4|ram~547_combout  = ( \RAM4|ram~513_q  & ( \ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout ) # (\RAM4|ram~521_q ) ) ) ) # ( !\RAM4|ram~513_q  & ( \ROM1|memROM~29_combout  & ( (\RAM4|ram~521_q  & \ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM4|ram~513_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM4|ram~385_q )) # (\ROM1|memROM~9_combout  & ((\RAM4|ram~393_q ))) ) ) ) # ( !\RAM4|ram~513_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & 
// (\RAM4|ram~385_q )) # (\ROM1|memROM~9_combout  & ((\RAM4|ram~393_q ))) ) ) )

	.dataa(!\RAM4|ram~385_q ),
	.datab(!\RAM4|ram~393_q ),
	.datac(!\RAM4|ram~521_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM4|ram~513_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~547 .extended_lut = "off";
defparam \RAM4|ram~547 .lut_mask = 64'h55335533000FFF0F;
defparam \RAM4|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \RAM4|ram~548 (
// Equation(s):
// \RAM4|ram~548_combout  = ( \RAM4|ram~545_combout  & ( \RAM4|ram~547_combout  & ( ((!\ROM1|memROM~28_combout  & ((\RAM4|ram~544_combout ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~546_combout ))) # (\ROM1|memROM~10_combout ) ) ) ) # ( 
// !\RAM4|ram~545_combout  & ( \RAM4|ram~547_combout  & ( (!\ROM1|memROM~28_combout  & (!\ROM1|memROM~10_combout  & ((\RAM4|ram~544_combout )))) # (\ROM1|memROM~28_combout  & (((\RAM4|ram~546_combout )) # (\ROM1|memROM~10_combout ))) ) ) ) # ( 
// \RAM4|ram~545_combout  & ( !\RAM4|ram~547_combout  & ( (!\ROM1|memROM~28_combout  & (((\RAM4|ram~544_combout )) # (\ROM1|memROM~10_combout ))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~10_combout  & (\RAM4|ram~546_combout ))) ) ) ) # ( 
// !\RAM4|ram~545_combout  & ( !\RAM4|ram~547_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM4|ram~544_combout ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~546_combout )))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~546_combout ),
	.datad(!\RAM4|ram~544_combout ),
	.datae(!\RAM4|ram~545_combout ),
	.dataf(!\RAM4|ram~547_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~548 .extended_lut = "off";
defparam \RAM4|ram~548 .lut_mask = 64'h048C26AE159D37BF;
defparam \RAM4|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N15
cyclonev_lcell_comb \RAM4|ram~81feeder (
// Equation(s):
// \RAM4|ram~81feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~81feeder .extended_lut = "off";
defparam \RAM4|ram~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N16
dffeas \RAM4|ram~81 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~81 .is_wysiwyg = "true";
defparam \RAM4|ram~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N16
dffeas \RAM4|ram~217 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~217 .is_wysiwyg = "true";
defparam \RAM4|ram~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N58
dffeas \RAM4|ram~209 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~209 .is_wysiwyg = "true";
defparam \RAM4|ram~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N2
dffeas \RAM4|ram~89 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~89 .is_wysiwyg = "true";
defparam \RAM4|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \RAM4|ram~531 (
// Equation(s):
// \RAM4|ram~531_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~217_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~209_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM4|ram~89_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM4|ram~81_q  ) ) )

	.dataa(!\RAM4|ram~81_q ),
	.datab(!\RAM4|ram~217_q ),
	.datac(!\RAM4|ram~209_q ),
	.datad(!\RAM4|ram~89_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~531 .extended_lut = "off";
defparam \RAM4|ram~531 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM4|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N52
dffeas \RAM4|ram~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~49 .is_wysiwyg = "true";
defparam \RAM4|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N19
dffeas \RAM4|ram~177 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~177 .is_wysiwyg = "true";
defparam \RAM4|ram~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N2
dffeas \RAM4|ram~185 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~185 .is_wysiwyg = "true";
defparam \RAM4|ram~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N4
dffeas \RAM4|ram~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~57 .is_wysiwyg = "true";
defparam \RAM4|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \RAM4|ram~530 (
// Equation(s):
// \RAM4|ram~530_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM4|ram~185_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM4|ram~57_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM4|ram~177_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM4|ram~49_q  ) ) )

	.dataa(!\RAM4|ram~49_q ),
	.datab(!\RAM4|ram~177_q ),
	.datac(!\RAM4|ram~185_q ),
	.datad(!\RAM4|ram~57_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~530 .extended_lut = "off";
defparam \RAM4|ram~530 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM4|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \RAM4|ram~241 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~241 .is_wysiwyg = "true";
defparam \RAM4|ram~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N10
dffeas \RAM4|ram~113 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~113 .is_wysiwyg = "true";
defparam \RAM4|ram~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N53
dffeas \RAM4|ram~249 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~249 .is_wysiwyg = "true";
defparam \RAM4|ram~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N28
dffeas \RAM4|ram~121 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~121 .is_wysiwyg = "true";
defparam \RAM4|ram~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \RAM4|ram~532 (
// Equation(s):
// \RAM4|ram~532_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~249_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM4|ram~241_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM4|ram~121_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM4|ram~113_q  ) ) )

	.dataa(!\RAM4|ram~241_q ),
	.datab(!\RAM4|ram~113_q ),
	.datac(!\RAM4|ram~249_q ),
	.datad(!\RAM4|ram~121_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~532 .extended_lut = "off";
defparam \RAM4|ram~532 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM4|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N52
dffeas \RAM4|ram~153 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~153 .is_wysiwyg = "true";
defparam \RAM4|ram~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N52
dffeas \RAM4|ram~145 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~145 .is_wysiwyg = "true";
defparam \RAM4|ram~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \RAM4|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~25 .is_wysiwyg = "true";
defparam \RAM4|ram~25 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N33
cyclonev_lcell_comb \RAM4|ram~17feeder (
// Equation(s):
// \RAM4|ram~17feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~17feeder .extended_lut = "off";
defparam \RAM4|ram~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N35
dffeas \RAM4|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~17 .is_wysiwyg = "true";
defparam \RAM4|ram~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \RAM4|ram~529 (
// Equation(s):
// \RAM4|ram~529_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM4|ram~153_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM4|ram~25_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM4|ram~145_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM4|ram~17_q  ) ) )

	.dataa(!\RAM4|ram~153_q ),
	.datab(!\RAM4|ram~145_q ),
	.datac(!\RAM4|ram~25_q ),
	.datad(!\RAM4|ram~17_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~529 .extended_lut = "off";
defparam \RAM4|ram~529 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM4|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \RAM4|ram~533 (
// Equation(s):
// \RAM4|ram~533_combout  = ( \RAM4|ram~532_combout  & ( \RAM4|ram~529_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~10_combout ) # ((\RAM4|ram~530_combout )))) # (\ROM1|memROM~28_combout  & (((\RAM4|ram~531_combout )) # (\ROM1|memROM~10_combout 
// ))) ) ) ) # ( !\RAM4|ram~532_combout  & ( \RAM4|ram~529_combout  & ( (!\ROM1|memROM~28_combout  & ((!\ROM1|memROM~10_combout ) # ((\RAM4|ram~530_combout )))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~10_combout  & (\RAM4|ram~531_combout ))) ) ) ) # ( 
// \RAM4|ram~532_combout  & ( !\RAM4|ram~529_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~10_combout  & ((\RAM4|ram~530_combout )))) # (\ROM1|memROM~28_combout  & (((\RAM4|ram~531_combout )) # (\ROM1|memROM~10_combout ))) ) ) ) # ( 
// !\RAM4|ram~532_combout  & ( !\RAM4|ram~529_combout  & ( (!\ROM1|memROM~28_combout  & (\ROM1|memROM~10_combout  & ((\RAM4|ram~530_combout )))) # (\ROM1|memROM~28_combout  & (!\ROM1|memROM~10_combout  & (\RAM4|ram~531_combout ))) ) ) )

	.dataa(!\ROM1|memROM~28_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM4|ram~531_combout ),
	.datad(!\RAM4|ram~530_combout ),
	.datae(!\RAM4|ram~532_combout ),
	.dataf(!\RAM4|ram~529_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~533 .extended_lut = "off";
defparam \RAM4|ram~533 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM4|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N37
dffeas \RAM4|ram~105 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~105 .is_wysiwyg = "true";
defparam \RAM4|ram~105 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \RAM4|ram~129feeder (
// Equation(s):
// \RAM4|ram~129feeder_combout  = \CPU|REGS|registrador~76_combout 

	.dataa(gnd),
	.datab(!\CPU|REGS|registrador~76_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~129feeder .extended_lut = "off";
defparam \RAM4|ram~129feeder .lut_mask = 64'h3333333333333333;
defparam \RAM4|ram~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N37
dffeas \RAM4|ram~129 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~129 .is_wysiwyg = "true";
defparam \RAM4|ram~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N43
dffeas \RAM4|ram~137 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~137 .is_wysiwyg = "true";
defparam \RAM4|ram~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \RAM4|ram~97feeder (
// Equation(s):
// \RAM4|ram~97feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~97feeder .extended_lut = "off";
defparam \RAM4|ram~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N17
dffeas \RAM4|ram~97 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~97 .is_wysiwyg = "true";
defparam \RAM4|ram~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N42
cyclonev_lcell_comb \RAM4|ram~541 (
// Equation(s):
// \RAM4|ram~541_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~137_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~129_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM4|ram~105_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~97_q  ) ) )

	.dataa(!\RAM4|ram~105_q ),
	.datab(!\RAM4|ram~129_q ),
	.datac(!\RAM4|ram~137_q ),
	.datad(!\RAM4|ram~97_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~541 .extended_lut = "off";
defparam \RAM4|ram~541 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM4|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N4
dffeas \RAM4|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~33 .is_wysiwyg = "true";
defparam \RAM4|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \RAM4|ram~41feeder (
// Equation(s):
// \RAM4|ram~41feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~41feeder .extended_lut = "off";
defparam \RAM4|ram~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N37
dffeas \RAM4|ram~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~41 .is_wysiwyg = "true";
defparam \RAM4|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N8
dffeas \RAM4|ram~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~73 .is_wysiwyg = "true";
defparam \RAM4|ram~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N33
cyclonev_lcell_comb \RAM4|ram~65feeder (
// Equation(s):
// \RAM4|ram~65feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~65feeder .extended_lut = "off";
defparam \RAM4|ram~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N35
dffeas \RAM4|ram~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~65 .is_wysiwyg = "true";
defparam \RAM4|ram~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \RAM4|ram~539 (
// Equation(s):
// \RAM4|ram~539_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~73_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~65_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM4|ram~41_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~33_q  ) ) )

	.dataa(!\RAM4|ram~33_q ),
	.datab(!\RAM4|ram~41_q ),
	.datac(!\RAM4|ram~73_q ),
	.datad(!\RAM4|ram~65_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~539 .extended_lut = "off";
defparam \RAM4|ram~539 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM4|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N56
dffeas \RAM4|ram~201 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~201 .is_wysiwyg = "true";
defparam \RAM4|ram~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \RAM4|ram~169 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~169 .is_wysiwyg = "true";
defparam \RAM4|ram~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \RAM4|ram~193 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~193 .is_wysiwyg = "true";
defparam \RAM4|ram~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \RAM4|ram~161feeder (
// Equation(s):
// \RAM4|ram~161feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~161feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~161feeder .extended_lut = "off";
defparam \RAM4|ram~161feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~161feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N43
dffeas \RAM4|ram~161 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~161 .is_wysiwyg = "true";
defparam \RAM4|ram~161 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N57
cyclonev_lcell_comb \RAM4|ram~540 (
// Equation(s):
// \RAM4|ram~540_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( \RAM4|ram~201_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( \RAM4|ram~169_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM4|ram~193_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM4|ram~161_q  ) ) )

	.dataa(!\RAM4|ram~201_q ),
	.datab(!\RAM4|ram~169_q ),
	.datac(!\RAM4|ram~193_q ),
	.datad(!\RAM4|ram~161_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~540 .extended_lut = "off";
defparam \RAM4|ram~540 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM4|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N36
cyclonev_lcell_comb \RAM4|ram~233feeder (
// Equation(s):
// \RAM4|ram~233feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~233feeder .extended_lut = "off";
defparam \RAM4|ram~233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N38
dffeas \RAM4|ram~233 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~233 .is_wysiwyg = "true";
defparam \RAM4|ram~233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \RAM4|ram~225feeder (
// Equation(s):
// \RAM4|ram~225feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~225feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~225feeder .extended_lut = "off";
defparam \RAM4|ram~225feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~225feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N44
dffeas \RAM4|ram~225 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~225 .is_wysiwyg = "true";
defparam \RAM4|ram~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N30
cyclonev_lcell_comb \RAM4|ram~265feeder (
// Equation(s):
// \RAM4|ram~265feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~265feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~265feeder .extended_lut = "off";
defparam \RAM4|ram~265feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~265feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N32
dffeas \RAM4|ram~265 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~265 .is_wysiwyg = "true";
defparam \RAM4|ram~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N55
dffeas \RAM4|ram~257 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~257 .is_wysiwyg = "true";
defparam \RAM4|ram~257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N57
cyclonev_lcell_comb \RAM4|ram~542 (
// Equation(s):
// \RAM4|ram~542_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~265_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~257_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM4|ram~233_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~225_q  ) ) )

	.dataa(!\RAM4|ram~233_q ),
	.datab(!\RAM4|ram~225_q ),
	.datac(!\RAM4|ram~265_q ),
	.datad(!\RAM4|ram~257_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~542 .extended_lut = "off";
defparam \RAM4|ram~542 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM4|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \RAM4|ram~543 (
// Equation(s):
// \RAM4|ram~543_combout  = ( \RAM4|ram~540_combout  & ( \RAM4|ram~542_combout  & ( ((!\ROM1|memROM~28_combout  & ((\RAM4|ram~539_combout ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~541_combout ))) # (\ROM1|memROM~29_combout ) ) ) ) # ( 
// !\RAM4|ram~540_combout  & ( \RAM4|ram~542_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM4|ram~539_combout ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~541_combout )))) # (\ROM1|memROM~29_combout  & 
// (((\ROM1|memROM~28_combout )))) ) ) ) # ( \RAM4|ram~540_combout  & ( !\RAM4|ram~542_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM4|ram~539_combout ))) # (\ROM1|memROM~28_combout  & (\RAM4|ram~541_combout )))) # 
// (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~28_combout )))) ) ) ) # ( !\RAM4|ram~540_combout  & ( !\RAM4|ram~542_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM4|ram~539_combout ))) # (\ROM1|memROM~28_combout  & 
// (\RAM4|ram~541_combout )))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM4|ram~541_combout ),
	.datac(!\RAM4|ram~539_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(!\RAM4|ram~540_combout ),
	.dataf(!\RAM4|ram~542_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~543 .extended_lut = "off";
defparam \RAM4|ram~543 .lut_mask = 64'h0A225F220A775F77;
defparam \RAM4|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \RAM4|ram~549 (
// Equation(s):
// \RAM4|ram~549_combout  = ( \RAM4|ram~533_combout  & ( \RAM4|ram~543_combout  & ( (!\ROM1|memROM~8_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM4|ram~538_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~548_combout )))) ) ) ) # ( 
// !\RAM4|ram~533_combout  & ( \RAM4|ram~543_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~538_combout  & ((\ROM1|memROM~8_combout )))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~8_combout ) # (\RAM4|ram~548_combout )))) ) ) ) # ( 
// \RAM4|ram~533_combout  & ( !\RAM4|ram~543_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~8_combout )) # (\RAM4|ram~538_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM4|ram~548_combout  & \ROM1|memROM~8_combout )))) ) ) ) # ( 
// !\RAM4|ram~533_combout  & ( !\RAM4|ram~543_combout  & ( (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~27_combout  & (\RAM4|ram~538_combout )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~548_combout ))))) ) ) )

	.dataa(!\RAM4|ram~538_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~548_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~533_combout ),
	.dataf(!\RAM4|ram~543_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~549 .extended_lut = "off";
defparam \RAM4|ram~549 .lut_mask = 64'h0047CC473347FF47;
defparam \RAM4|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \RAM4|dado_out[0]~1 (
// Equation(s):
// \RAM4|dado_out[0]~1_combout  = ( !\RAM4|ram~549_combout  & ( \RAM4|dado_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|dado_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|ram~549_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~1 .extended_lut = "off";
defparam \RAM4|dado_out[0]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \RAM4|dado_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[0]~9 (
// Equation(s):
// \CPU|MUX1|saida_MUX[0]~9_combout  = ( \RAM0|dado_out[0]~2_combout  & ( \RAM4|dado_out[0]~1_combout  & ( \CPU|MUX1|saida_MUX[0]~1_combout  ) ) ) # ( !\RAM0|dado_out[0]~2_combout  & ( \RAM4|dado_out[0]~1_combout  & ( \CPU|MUX1|saida_MUX[0]~1_combout  ) ) ) 
// # ( \RAM0|dado_out[0]~2_combout  & ( !\RAM4|dado_out[0]~1_combout  & ( \CPU|MUX1|saida_MUX[0]~1_combout  ) ) ) # ( !\RAM0|dado_out[0]~2_combout  & ( !\RAM4|dado_out[0]~1_combout  & ( ((\RAM8|dado_out[0]~29_combout  & (!\CPU|decoderInstru|saida~1_combout  
// & \RAM0|dado_out[0]~12_combout ))) # (\CPU|MUX1|saida_MUX[0]~1_combout ) ) ) )

	.dataa(!\RAM8|dado_out[0]~29_combout ),
	.datab(!\CPU|decoderInstru|saida~1_combout ),
	.datac(!\RAM0|dado_out[0]~12_combout ),
	.datad(!\CPU|MUX1|saida_MUX[0]~1_combout ),
	.datae(!\RAM0|dado_out[0]~2_combout ),
	.dataf(!\RAM4|dado_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[0]~9 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[0]~9 .lut_mask = 64'h04FF00FF00FF00FF;
defparam \CPU|MUX1|saida_MUX[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \CPU|ULA1|Add0~34 (
// Equation(s):
// \CPU|ULA1|Add0~34_cout  = CARRY(( (!\CPU|decoderInstru|saida~4_combout ) # (\CPU|decoderInstru|saida[4]~2_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|decoderInstru|saida~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA1|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~34 .extended_lut = "off";
defparam \CPU|ULA1|Add0~34 .lut_mask = 64'h000000000000F3F3;
defparam \CPU|ULA1|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \CPU|ULA1|Add0~9 (
// Equation(s):
// \CPU|ULA1|Add0~9_sumout  = SUM(( !\CPU|MUX1|saida_MUX[0]~9_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~76_combout  ) + ( \CPU|ULA1|Add0~34_cout  ))
// \CPU|ULA1|Add0~10  = CARRY(( !\CPU|MUX1|saida_MUX[0]~9_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~76_combout  ) + ( \CPU|ULA1|Add0~34_cout  ))

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|REGS|registrador~76_combout ),
	.datad(!\CPU|MUX1|saida_MUX[0]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~9_sumout ),
	.cout(\CPU|ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~9 .extended_lut = "off";
defparam \CPU|ULA1|Add0~9 .lut_mask = 64'h0000F0F00000BB44;
defparam \CPU|ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \CPU|REGS|registrador~68feeder (
// Equation(s):
// \CPU|REGS|registrador~68feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~68feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \hab_key0~1 (
// Equation(s):
// \hab_key0~1_combout  = ( \hab_key0~0_combout  & ( \comb~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hab_key0~0_combout ),
	.dataf(!\comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_key0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_key0~1 .extended_lut = "off";
defparam \hab_key0~1 .lut_mask = 64'h000000000000FFFF;
defparam \hab_key0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \RAM0|dado_out[0]~7 (
// Equation(s):
// \RAM0|dado_out[0]~7_combout  = ( !\RAM0|dado_out[0]~6_combout  & ( !\buff3_9|saida~0_combout  & ( (!\buff3_K2|saida~0_combout  & (!\buff3_K3|saida~0_combout  & ((!\hab_key0~1_combout ) # (\fdebounce0|DOUT~q )))) ) ) )

	.dataa(!\fdebounce0|DOUT~q ),
	.datab(!\buff3_K2|saida~0_combout ),
	.datac(!\buff3_K3|saida~0_combout ),
	.datad(!\hab_key0~1_combout ),
	.datae(!\RAM0|dado_out[0]~6_combout ),
	.dataf(!\buff3_9|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~7 .extended_lut = "off";
defparam \RAM0|dado_out[0]~7 .lut_mask = 64'hC040000000000000;
defparam \RAM0|dado_out[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \RAM0|dado_out[0]~11 (
// Equation(s):
// \RAM0|dado_out[0]~11_combout  = ( \RAM0|dado_out[0]~7_combout  & ( \RAM4|ram~549_combout  & ( (!\RAM0|dado_out[0]~5_combout  & ((!\RAM0|dado_out~1_combout ) # (\RAM0|ram~549_combout ))) ) ) ) # ( \RAM0|dado_out[0]~7_combout  & ( !\RAM4|ram~549_combout  & 
// ( (!\RAM4|dado_out~0_combout  & (!\RAM0|dado_out[0]~5_combout  & ((!\RAM0|dado_out~1_combout ) # (\RAM0|ram~549_combout )))) ) ) )

	.dataa(!\RAM4|dado_out~0_combout ),
	.datab(!\RAM0|ram~549_combout ),
	.datac(!\RAM0|dado_out~1_combout ),
	.datad(!\RAM0|dado_out[0]~5_combout ),
	.datae(!\RAM0|dado_out[0]~7_combout ),
	.dataf(!\RAM4|ram~549_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~11 .extended_lut = "off";
defparam \RAM0|dado_out[0]~11 .lut_mask = 64'h0000A2000000F300;
defparam \RAM0|dado_out[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \CPU|ULA1|saida[0]~1 (
// Equation(s):
// \CPU|ULA1|saida[0]~1_combout  = ( \RAM8|dado_out[0]~29_combout  & ( \RAM0|dado_out[0]~11_combout  & ( (!\CPU|decoderInstru|saida~4_combout  & ((!\CPU|decoderInstru|saida~1_combout ) # ((\CPU|MUX1|saida_MUX[0]~1_combout )))) # 
// (\CPU|decoderInstru|saida~4_combout  & (\CPU|REGS|registrador~76_combout  & ((!\CPU|decoderInstru|saida~1_combout ) # (\CPU|MUX1|saida_MUX[0]~1_combout )))) ) ) ) # ( !\RAM8|dado_out[0]~29_combout  & ( \RAM0|dado_out[0]~11_combout  & ( 
// (\CPU|MUX1|saida_MUX[0]~1_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~76_combout ))) ) ) ) # ( \RAM8|dado_out[0]~29_combout  & ( !\RAM0|dado_out[0]~11_combout  & ( (\CPU|MUX1|saida_MUX[0]~1_combout  & 
// ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~76_combout ))) ) ) ) # ( !\RAM8|dado_out[0]~29_combout  & ( !\RAM0|dado_out[0]~11_combout  & ( (\CPU|MUX1|saida_MUX[0]~1_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # 
// (\CPU|REGS|registrador~76_combout ))) ) ) )

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida~1_combout ),
	.datac(!\CPU|REGS|registrador~76_combout ),
	.datad(!\CPU|MUX1|saida_MUX[0]~1_combout ),
	.datae(!\RAM8|dado_out[0]~29_combout ),
	.dataf(!\RAM0|dado_out[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[0]~1 .extended_lut = "off";
defparam \CPU|ULA1|saida[0]~1 .lut_mask = 64'h00AF00AF00AF8CAF;
defparam \CPU|ULA1|saida[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N11
dffeas \CPU|REGS|registrador~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~68feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~68 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \CPU|REGS|registrador~52feeder (
// Equation(s):
// \CPU|REGS|registrador~52feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~52feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N28
dffeas \CPU|REGS|registrador~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~52feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~52 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \CPU|REGS|registrador~60feeder (
// Equation(s):
// \CPU|REGS|registrador~60feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~60feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N38
dffeas \CPU|REGS|registrador~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~60feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~60 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \CPU|REGS|registrador~20feeder (
// Equation(s):
// \CPU|REGS|registrador~20feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~20feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \CPU|REGS|registrador~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~20feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~20 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \CPU|REGS|registrador~36feeder (
// Equation(s):
// \CPU|REGS|registrador~36feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~36feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N34
dffeas \CPU|REGS|registrador~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~36feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~36 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N35
dffeas \CPU|REGS|registrador~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~9_sumout ),
	.asdata(\CPU|ULA1|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~28 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \CPU|REGS|registrador~12feeder (
// Equation(s):
// \CPU|REGS|registrador~12feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~12feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N7
dffeas \CPU|REGS|registrador~12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~12feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~12 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \CPU|REGS|registrador~108 (
// Equation(s):
// \CPU|REGS|registrador~108_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~12_q  & !\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout )) # (\CPU|REGS|registrador~20_q )))) ) ) 
// # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~28_q  & !\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout )) # (\CPU|REGS|registrador~36_q )))) ) )

	.dataa(!\CPU|REGS|registrador~20_q ),
	.datab(!\CPU|REGS|registrador~36_q ),
	.datac(!\CPU|REGS|registrador~28_q ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(!\CPU|REGS|registrador~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~108 .extended_lut = "on";
defparam \CPU|REGS|registrador~108 .lut_mask = 64'h0F550F3300FF00FF;
defparam \CPU|REGS|registrador~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \CPU|REGS|registrador~44feeder (
// Equation(s):
// \CPU|REGS|registrador~44feeder_combout  = ( \CPU|ULA1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~44feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N23
dffeas \CPU|REGS|registrador~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~44feeder_combout ),
	.asdata(\CPU|ULA1|saida[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~44 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \CPU|REGS|registrador~76 (
// Equation(s):
// \CPU|REGS|registrador~76_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~108_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~108_combout  & ((\CPU|REGS|registrador~44_q ))) # 
// (\CPU|REGS|registrador~108_combout  & (\CPU|REGS|registrador~52_q ))))) ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~108_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~108_combout  & 
// ((\CPU|REGS|registrador~60_q ))) # (\CPU|REGS|registrador~108_combout  & (\CPU|REGS|registrador~68_q ))))) ) )

	.dataa(!\CPU|REGS|registrador~68_q ),
	.datab(!\CPU|REGS|registrador~52_q ),
	.datac(!\CPU|REGS|registrador~60_q ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~108_combout ),
	.datag(!\CPU|REGS|registrador~44_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~76 .extended_lut = "on";
defparam \CPU|REGS|registrador~76 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|REGS|registrador~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \CPU|ULA1|Add0~13 (
// Equation(s):
// \CPU|ULA1|Add0~13_sumout  = SUM(( !\CPU|MUX1|saida_MUX[1]~10_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~80_combout  ) + ( \CPU|ULA1|Add0~10  ))
// \CPU|ULA1|Add0~14  = CARRY(( !\CPU|MUX1|saida_MUX[1]~10_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~80_combout  ) + ( \CPU|ULA1|Add0~10  ))

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|REGS|registrador~80_combout ),
	.datad(!\CPU|MUX1|saida_MUX[1]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~13_sumout ),
	.cout(\CPU|ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~13 .extended_lut = "off";
defparam \CPU|ULA1|Add0~13 .lut_mask = 64'h0000F0F00000BB44;
defparam \CPU|ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \CPU|REGS|registrador~69feeder (
// Equation(s):
// \CPU|REGS|registrador~69feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~69feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \key0|saida[1]~27 (
// Equation(s):
// \key0|saida[1]~27_combout  = ( \RAM0|ram~570_combout  & ( \RAM4|ram~570_combout  & ( !\key0|saida[1]~26_combout  ) ) ) # ( !\RAM0|ram~570_combout  & ( \RAM4|ram~570_combout  & ( (!\RAM0|dado_out~1_combout  & !\key0|saida[1]~26_combout ) ) ) ) # ( 
// \RAM0|ram~570_combout  & ( !\RAM4|ram~570_combout  & ( (!\RAM4|dado_out~0_combout  & !\key0|saida[1]~26_combout ) ) ) ) # ( !\RAM0|ram~570_combout  & ( !\RAM4|ram~570_combout  & ( (!\RAM4|dado_out~0_combout  & (!\RAM0|dado_out~1_combout  & 
// !\key0|saida[1]~26_combout )) ) ) )

	.dataa(!\RAM4|dado_out~0_combout ),
	.datab(gnd),
	.datac(!\RAM0|dado_out~1_combout ),
	.datad(!\key0|saida[1]~26_combout ),
	.datae(!\RAM0|ram~570_combout ),
	.dataf(!\RAM4|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[1]~27 .extended_lut = "off";
defparam \key0|saida[1]~27 .lut_mask = 64'hA000AA00F000FF00;
defparam \key0|saida[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \CPU|ULA1|saida[1]~2 (
// Equation(s):
// \CPU|ULA1|saida[1]~2_combout  = ( \key0|saida[1]~27_combout  & ( \RAM8|dado_out[1]~25_combout  & ( (!\CPU|REGS|registrador~80_combout  & (!\CPU|decoderInstru|saida~4_combout  & ((!\CPU|decoderInstru|saida~1_combout ) # (\CPU|MUX1|saida_MUX[1]~2_combout 
// )))) # (\CPU|REGS|registrador~80_combout  & (((!\CPU|decoderInstru|saida~1_combout ) # (\CPU|MUX1|saida_MUX[1]~2_combout )))) ) ) ) # ( !\key0|saida[1]~27_combout  & ( \RAM8|dado_out[1]~25_combout  & ( (\CPU|MUX1|saida_MUX[1]~2_combout  & 
// ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~80_combout ))) ) ) ) # ( \key0|saida[1]~27_combout  & ( !\RAM8|dado_out[1]~25_combout  & ( (\CPU|MUX1|saida_MUX[1]~2_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # 
// (\CPU|REGS|registrador~80_combout ))) ) ) ) # ( !\key0|saida[1]~27_combout  & ( !\RAM8|dado_out[1]~25_combout  & ( (\CPU|MUX1|saida_MUX[1]~2_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~80_combout ))) ) ) )

	.dataa(!\CPU|REGS|registrador~80_combout ),
	.datab(!\CPU|decoderInstru|saida~4_combout ),
	.datac(!\CPU|MUX1|saida_MUX[1]~2_combout ),
	.datad(!\CPU|decoderInstru|saida~1_combout ),
	.datae(!\key0|saida[1]~27_combout ),
	.dataf(!\RAM8|dado_out[1]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~2 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~2 .lut_mask = 64'h0D0D0D0D0D0DDD0D;
defparam \CPU|ULA1|saida[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N49
dffeas \CPU|REGS|registrador~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~69feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~69 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \CPU|REGS|registrador~61feeder (
// Equation(s):
// \CPU|REGS|registrador~61feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~61feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N16
dffeas \CPU|REGS|registrador~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~61feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~61 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \CPU|REGS|registrador~53feeder (
// Equation(s):
// \CPU|REGS|registrador~53feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~53feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N13
dffeas \CPU|REGS|registrador~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~53feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~53 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \CPU|REGS|registrador~21feeder (
// Equation(s):
// \CPU|REGS|registrador~21feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~21feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N37
dffeas \CPU|REGS|registrador~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~21feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~21 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N38
dffeas \CPU|REGS|registrador~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~13_sumout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~29 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \CPU|REGS|registrador~37feeder (
// Equation(s):
// \CPU|REGS|registrador~37feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~37feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N7
dffeas \CPU|REGS|registrador~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~37feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~37 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \CPU|REGS|registrador~13feeder (
// Equation(s):
// \CPU|REGS|registrador~13feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~13feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \CPU|REGS|registrador~13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~13feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~13 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \CPU|REGS|registrador~112 (
// Equation(s):
// \CPU|REGS|registrador~112_combout  = ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~13_q  & ((!\ROM1|memROM~6_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~6_combout ))) # (\CPU|REGS|registrador~21_q ))) 
// ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (\CPU|REGS|registrador~29_q  & ((!\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout ) # (\CPU|REGS|registrador~37_q ))))) ) )

	.dataa(!\CPU|REGS|registrador~21_q ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\CPU|REGS|registrador~29_q ),
	.datad(!\CPU|REGS|registrador~37_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(!\CPU|REGS|registrador~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~112 .extended_lut = "on";
defparam \CPU|REGS|registrador~112 .lut_mask = 64'h1D1D0C3F33333333;
defparam \CPU|REGS|registrador~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \CPU|REGS|registrador~45feeder (
// Equation(s):
// \CPU|REGS|registrador~45feeder_combout  = ( \CPU|ULA1|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~45feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N46
dffeas \CPU|REGS|registrador~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~45feeder_combout ),
	.asdata(\CPU|ULA1|saida[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~45 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N0
cyclonev_lcell_comb \CPU|REGS|registrador~80 (
// Equation(s):
// \CPU|REGS|registrador~80_combout  = ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & ((((\CPU|REGS|registrador~112_combout ))))) # (\ROM1|memROM~6_combout  & (((!\CPU|REGS|registrador~112_combout  & (\CPU|REGS|registrador~45_q )) # 
// (\CPU|REGS|registrador~112_combout  & ((\CPU|REGS|registrador~53_q )))))) ) ) # ( \ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & ((((\CPU|REGS|registrador~112_combout ))))) # (\ROM1|memROM~6_combout  & (((!\CPU|REGS|registrador~112_combout  & 
// ((\CPU|REGS|registrador~61_q ))) # (\CPU|REGS|registrador~112_combout  & (\CPU|REGS|registrador~69_q ))))) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\CPU|REGS|registrador~69_q ),
	.datac(!\CPU|REGS|registrador~61_q ),
	.datad(!\CPU|REGS|registrador~53_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~112_combout ),
	.datag(!\CPU|REGS|registrador~45_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~80 .extended_lut = "on";
defparam \CPU|REGS|registrador~80 .lut_mask = 64'h05050505AAFFBBBB;
defparam \CPU|REGS|registrador~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \CPU|ULA1|Add0~1 (
// Equation(s):
// \CPU|ULA1|Add0~1_sumout  = SUM(( !\CPU|MUX1|saida_MUX[2]~7_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~84_combout  ) + ( \CPU|ULA1|Add0~14  ))
// \CPU|ULA1|Add0~2  = CARRY(( !\CPU|MUX1|saida_MUX[2]~7_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~84_combout  ) + ( \CPU|ULA1|Add0~14  ))

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|REGS|registrador~84_combout ),
	.datad(!\CPU|MUX1|saida_MUX[2]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~1_sumout ),
	.cout(\CPU|ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~1 .extended_lut = "off";
defparam \CPU|ULA1|Add0~1 .lut_mask = 64'h0000F0F00000BB44;
defparam \CPU|ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N51
cyclonev_lcell_comb \CPU|REGS|registrador~54feeder (
// Equation(s):
// \CPU|REGS|registrador~54feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~54feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \key0|saida[2]~29 (
// Equation(s):
// \key0|saida[2]~29_combout  = ( \RAM4|ram~591_combout  & ( (!\key0|saida[2]~28_combout  & ((!\RAM0|dado_out~1_combout ) # (\RAM0|ram~591_combout ))) ) ) # ( !\RAM4|ram~591_combout  & ( (!\key0|saida[2]~28_combout  & (!\RAM4|dado_out~0_combout  & 
// ((!\RAM0|dado_out~1_combout ) # (\RAM0|ram~591_combout )))) ) )

	.dataa(!\RAM0|dado_out~1_combout ),
	.datab(!\key0|saida[2]~28_combout ),
	.datac(!\RAM0|ram~591_combout ),
	.datad(!\RAM4|dado_out~0_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[2]~29 .extended_lut = "off";
defparam \key0|saida[2]~29 .lut_mask = 64'h8C008C008C8C8C8C;
defparam \key0|saida[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \CPU|ULA1|saida[2]~3 (
// Equation(s):
// \CPU|ULA1|saida[2]~3_combout  = ( \CPU|REGS|registrador~84_combout  & ( \key0|saida[2]~29_combout  & ( ((!\CPU|decoderInstru|saida~1_combout  & \RAM8|dado_out[2]~21_combout )) # (\CPU|MUX1|saida_MUX[2]~3_combout ) ) ) ) # ( 
// !\CPU|REGS|registrador~84_combout  & ( \key0|saida[2]~29_combout  & ( (!\CPU|decoderInstru|saida~4_combout  & (((!\CPU|decoderInstru|saida~1_combout  & \RAM8|dado_out[2]~21_combout )) # (\CPU|MUX1|saida_MUX[2]~3_combout ))) ) ) ) # ( 
// \CPU|REGS|registrador~84_combout  & ( !\key0|saida[2]~29_combout  & ( \CPU|MUX1|saida_MUX[2]~3_combout  ) ) ) # ( !\CPU|REGS|registrador~84_combout  & ( !\key0|saida[2]~29_combout  & ( (!\CPU|decoderInstru|saida~4_combout  & 
// \CPU|MUX1|saida_MUX[2]~3_combout ) ) ) )

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|MUX1|saida_MUX[2]~3_combout ),
	.datac(!\CPU|decoderInstru|saida~1_combout ),
	.datad(!\RAM8|dado_out[2]~21_combout ),
	.datae(!\CPU|REGS|registrador~84_combout ),
	.dataf(!\key0|saida[2]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~3 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~3 .lut_mask = 64'h2222333322A233F3;
defparam \CPU|ULA1|saida[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N52
dffeas \CPU|REGS|registrador~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~54feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~54 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \CPU|REGS|registrador~62feeder (
// Equation(s):
// \CPU|REGS|registrador~62feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~62feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N55
dffeas \CPU|REGS|registrador~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~62feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~62 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \CPU|REGS|registrador~70feeder (
// Equation(s):
// \CPU|REGS|registrador~70feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~70feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N22
dffeas \CPU|REGS|registrador~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~70feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~70 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \CPU|REGS|registrador~22feeder (
// Equation(s):
// \CPU|REGS|registrador~22feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~22feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \CPU|REGS|registrador~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~22feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~22 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N40
dffeas \CPU|REGS|registrador~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~1_sumout ),
	.asdata(\CPU|ULA1|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~30 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \CPU|REGS|registrador~38feeder (
// Equation(s):
// \CPU|REGS|registrador~38feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~38feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N10
dffeas \CPU|REGS|registrador~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~38feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~38 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \CPU|REGS|registrador~14feeder (
// Equation(s):
// \CPU|REGS|registrador~14feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~14feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \CPU|REGS|registrador~14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~14feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~14 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \CPU|REGS|registrador~116 (
// Equation(s):
// \CPU|REGS|registrador~116_combout  = ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~14_q  & ((!\ROM1|memROM~6_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~6_combout ))) # (\CPU|REGS|registrador~22_q ))) 
// ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (\CPU|REGS|registrador~30_q  & ((!\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout ) # (\CPU|REGS|registrador~38_q ))))) ) )

	.dataa(!\CPU|REGS|registrador~22_q ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\CPU|REGS|registrador~30_q ),
	.datad(!\CPU|REGS|registrador~38_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(!\CPU|REGS|registrador~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~116 .extended_lut = "on";
defparam \CPU|REGS|registrador~116 .lut_mask = 64'h1D1D0C3F33333333;
defparam \CPU|REGS|registrador~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \CPU|REGS|registrador~46feeder (
// Equation(s):
// \CPU|REGS|registrador~46feeder_combout  = ( \CPU|ULA1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~46feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N40
dffeas \CPU|REGS|registrador~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~46feeder_combout ),
	.asdata(\CPU|ULA1|saida[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~46 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \CPU|REGS|registrador~84 (
// Equation(s):
// \CPU|REGS|registrador~84_combout  = ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & ((((\CPU|REGS|registrador~116_combout ))))) # (\ROM1|memROM~6_combout  & (((!\CPU|REGS|registrador~116_combout  & ((\CPU|REGS|registrador~46_q ))) # 
// (\CPU|REGS|registrador~116_combout  & (\CPU|REGS|registrador~54_q ))))) ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~116_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~116_combout  & 
// (\CPU|REGS|registrador~62_q )) # (\CPU|REGS|registrador~116_combout  & ((\CPU|REGS|registrador~70_q )))))) ) )

	.dataa(!\CPU|REGS|registrador~54_q ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\CPU|REGS|registrador~62_q ),
	.datad(!\CPU|REGS|registrador~70_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~116_combout ),
	.datag(!\CPU|REGS|registrador~46_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~84 .extended_lut = "on";
defparam \CPU|REGS|registrador~84 .lut_mask = 64'h03030303DDDDCCFF;
defparam \CPU|REGS|registrador~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \CPU|ULA1|Add0~17 (
// Equation(s):
// \CPU|ULA1|Add0~17_sumout  = SUM(( !\CPU|MUX1|saida_MUX[3]~11_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~88_combout  ) + ( \CPU|ULA1|Add0~2  ))
// \CPU|ULA1|Add0~18  = CARRY(( !\CPU|MUX1|saida_MUX[3]~11_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~88_combout  ) + ( \CPU|ULA1|Add0~2  ))

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|REGS|registrador~88_combout ),
	.datad(!\CPU|MUX1|saida_MUX[3]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~17_sumout ),
	.cout(\CPU|ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~17 .extended_lut = "off";
defparam \CPU|ULA1|Add0~17 .lut_mask = 64'h0000F0F00000BB44;
defparam \CPU|ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \CPU|REGS|registrador~71feeder (
// Equation(s):
// \CPU|REGS|registrador~71feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~71feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \key0|saida[3]~31 (
// Equation(s):
// \key0|saida[3]~31_combout  = ( \RAM0|ram~612_combout  & ( (!\key0|saida[3]~30_combout  & ((!\RAM4|dado_out~0_combout ) # (\RAM4|ram~612_combout ))) ) ) # ( !\RAM0|ram~612_combout  & ( (!\key0|saida[3]~30_combout  & (!\RAM0|dado_out~1_combout  & 
// ((!\RAM4|dado_out~0_combout ) # (\RAM4|ram~612_combout )))) ) )

	.dataa(!\RAM4|dado_out~0_combout ),
	.datab(!\key0|saida[3]~30_combout ),
	.datac(!\RAM4|ram~612_combout ),
	.datad(!\RAM0|dado_out~1_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~612_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[3]~31 .extended_lut = "off";
defparam \key0|saida[3]~31 .lut_mask = 64'h8C008C008C8C8C8C;
defparam \key0|saida[3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \CPU|ULA1|saida[3]~4 (
// Equation(s):
// \CPU|ULA1|saida[3]~4_combout  = ( \RAM8|dado_out[3]~17_combout  & ( \key0|saida[3]~31_combout  & ( (!\CPU|REGS|registrador~88_combout  & (!\CPU|decoderInstru|saida~4_combout  & ((!\CPU|MUX1|saida_MUX[3]~4_combout ) # (!\CPU|decoderInstru|saida~1_combout 
// )))) # (\CPU|REGS|registrador~88_combout  & (((!\CPU|MUX1|saida_MUX[3]~4_combout ) # (!\CPU|decoderInstru|saida~1_combout )))) ) ) ) # ( !\RAM8|dado_out[3]~17_combout  & ( \key0|saida[3]~31_combout  & ( (!\CPU|MUX1|saida_MUX[3]~4_combout  & 
// ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~88_combout ))) ) ) ) # ( \RAM8|dado_out[3]~17_combout  & ( !\key0|saida[3]~31_combout  & ( (!\CPU|MUX1|saida_MUX[3]~4_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # 
// (\CPU|REGS|registrador~88_combout ))) ) ) ) # ( !\RAM8|dado_out[3]~17_combout  & ( !\key0|saida[3]~31_combout  & ( (!\CPU|MUX1|saida_MUX[3]~4_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~88_combout ))) ) ) )

	.dataa(!\CPU|REGS|registrador~88_combout ),
	.datab(!\CPU|decoderInstru|saida~4_combout ),
	.datac(!\CPU|MUX1|saida_MUX[3]~4_combout ),
	.datad(!\CPU|decoderInstru|saida~1_combout ),
	.datae(!\RAM8|dado_out[3]~17_combout ),
	.dataf(!\key0|saida[3]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~4 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~4 .lut_mask = 64'hD0D0D0D0D0D0DDD0;
defparam \CPU|ULA1|saida[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N13
dffeas \CPU|REGS|registrador~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~71feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~71 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \CPU|REGS|registrador~55feeder (
// Equation(s):
// \CPU|REGS|registrador~55feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~55feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N7
dffeas \CPU|REGS|registrador~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~55feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~55 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N57
cyclonev_lcell_comb \CPU|REGS|registrador~63feeder (
// Equation(s):
// \CPU|REGS|registrador~63feeder_combout  = \CPU|ULA1|Add0~17_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ULA1|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~63feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~63feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|REGS|registrador~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N59
dffeas \CPU|REGS|registrador~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~63feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~63 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \CPU|REGS|registrador~39feeder (
// Equation(s):
// \CPU|REGS|registrador~39feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~39feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N25
dffeas \CPU|REGS|registrador~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~39feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~39 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \CPU|REGS|registrador~23feeder (
// Equation(s):
// \CPU|REGS|registrador~23feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~23feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N19
dffeas \CPU|REGS|registrador~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~23feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~23 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \CPU|REGS|registrador~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~17_sumout ),
	.asdata(\CPU|ULA1|saida[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~31 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \CPU|REGS|registrador~15feeder (
// Equation(s):
// \CPU|REGS|registrador~15feeder_combout  = ( \CPU|ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~15feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N43
dffeas \CPU|REGS|registrador~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~15feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~15 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \CPU|REGS|registrador~120 (
// Equation(s):
// \CPU|REGS|registrador~120_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~15_q  & !\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout )) # (\CPU|REGS|registrador~23_q )))) ) ) 
// # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~31_q  & !\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout )) # (\CPU|REGS|registrador~39_q )))) ) )

	.dataa(!\CPU|REGS|registrador~39_q ),
	.datab(!\CPU|REGS|registrador~23_q ),
	.datac(!\CPU|REGS|registrador~31_q ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(!\CPU|REGS|registrador~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~120 .extended_lut = "on";
defparam \CPU|REGS|registrador~120 .lut_mask = 64'h0F330F5500FF00FF;
defparam \CPU|REGS|registrador~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \CPU|REGS|registrador~47feeder (
// Equation(s):
// \CPU|REGS|registrador~47feeder_combout  = \CPU|ULA1|Add0~17_sumout 

	.dataa(gnd),
	.datab(!\CPU|ULA1|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~47feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~47feeder .lut_mask = 64'h3333333333333333;
defparam \CPU|REGS|registrador~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N25
dffeas \CPU|REGS|registrador~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~47feeder_combout ),
	.asdata(\CPU|ULA1|saida[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~47 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N54
cyclonev_lcell_comb \CPU|REGS|registrador~88 (
// Equation(s):
// \CPU|REGS|registrador~88_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~120_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~120_combout  & ((\CPU|REGS|registrador~47_q ))) # 
// (\CPU|REGS|registrador~120_combout  & (\CPU|REGS|registrador~55_q ))))) ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~120_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~120_combout  & 
// ((\CPU|REGS|registrador~63_q ))) # (\CPU|REGS|registrador~120_combout  & (\CPU|REGS|registrador~71_q ))))) ) )

	.dataa(!\CPU|REGS|registrador~71_q ),
	.datab(!\CPU|REGS|registrador~55_q ),
	.datac(!\CPU|REGS|registrador~63_q ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~120_combout ),
	.datag(!\CPU|REGS|registrador~47_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~88 .extended_lut = "on";
defparam \CPU|REGS|registrador~88 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|REGS|registrador~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \CPU|ULA1|Add0~21 (
// Equation(s):
// \CPU|ULA1|Add0~21_sumout  = SUM(( !\CPU|MUX1|saida_MUX[4]~12_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~92_combout  ) + ( \CPU|ULA1|Add0~18  ))
// \CPU|ULA1|Add0~22  = CARRY(( !\CPU|MUX1|saida_MUX[4]~12_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~92_combout  ) + ( \CPU|ULA1|Add0~18  ))

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|REGS|registrador~92_combout ),
	.datad(!\CPU|MUX1|saida_MUX[4]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~21_sumout ),
	.cout(\CPU|ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~21 .extended_lut = "off";
defparam \CPU|ULA1|Add0~21 .lut_mask = 64'h0000F0F00000BB44;
defparam \CPU|ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \CPU|REGS|registrador~72feeder (
// Equation(s):
// \CPU|REGS|registrador~72feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~72feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \key0|saida[4]~25 (
// Equation(s):
// \key0|saida[4]~25_combout  = ( \RAM4|dado_out~0_combout  & ( \RAM0|ram~633_combout  & ( (!\key0|saida[4]~24_combout  & \RAM4|ram~633_combout ) ) ) ) # ( !\RAM4|dado_out~0_combout  & ( \RAM0|ram~633_combout  & ( !\key0|saida[4]~24_combout  ) ) ) # ( 
// \RAM4|dado_out~0_combout  & ( !\RAM0|ram~633_combout  & ( (!\key0|saida[4]~24_combout  & (!\RAM0|dado_out~1_combout  & \RAM4|ram~633_combout )) ) ) ) # ( !\RAM4|dado_out~0_combout  & ( !\RAM0|ram~633_combout  & ( (!\key0|saida[4]~24_combout  & 
// !\RAM0|dado_out~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\key0|saida[4]~24_combout ),
	.datac(!\RAM0|dado_out~1_combout ),
	.datad(!\RAM4|ram~633_combout ),
	.datae(!\RAM4|dado_out~0_combout ),
	.dataf(!\RAM0|ram~633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[4]~25 .extended_lut = "off";
defparam \key0|saida[4]~25 .lut_mask = 64'hC0C000C0CCCC00CC;
defparam \key0|saida[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \CPU|ULA1|saida[4]~0 (
// Equation(s):
// \CPU|ULA1|saida[4]~0_combout  = ( \CPU|decoderInstru|saida~4_combout  & ( \RAM8|dado_out[4]~13_combout  & ( (\CPU|REGS|registrador~92_combout  & (((!\CPU|decoderInstru|saida~1_combout  & \key0|saida[4]~25_combout )) # (\CPU|MUX1|saida_MUX[4]~0_combout ))) 
// ) ) ) # ( !\CPU|decoderInstru|saida~4_combout  & ( \RAM8|dado_out[4]~13_combout  & ( ((!\CPU|decoderInstru|saida~1_combout  & \key0|saida[4]~25_combout )) # (\CPU|MUX1|saida_MUX[4]~0_combout ) ) ) ) # ( \CPU|decoderInstru|saida~4_combout  & ( 
// !\RAM8|dado_out[4]~13_combout  & ( (\CPU|MUX1|saida_MUX[4]~0_combout  & \CPU|REGS|registrador~92_combout ) ) ) ) # ( !\CPU|decoderInstru|saida~4_combout  & ( !\RAM8|dado_out[4]~13_combout  & ( \CPU|MUX1|saida_MUX[4]~0_combout  ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[4]~0_combout ),
	.datab(!\CPU|REGS|registrador~92_combout ),
	.datac(!\CPU|decoderInstru|saida~1_combout ),
	.datad(!\key0|saida[4]~25_combout ),
	.datae(!\CPU|decoderInstru|saida~4_combout ),
	.dataf(!\RAM8|dado_out[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~0 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~0 .lut_mask = 64'h5555111155F51131;
defparam \CPU|ULA1|saida[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N52
dffeas \CPU|REGS|registrador~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~72feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~72 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \CPU|REGS|registrador~56feeder (
// Equation(s):
// \CPU|REGS|registrador~56feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~56feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N11
dffeas \CPU|REGS|registrador~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~56feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~56 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \CPU|REGS|registrador~64feeder (
// Equation(s):
// \CPU|REGS|registrador~64feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~64feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \CPU|REGS|registrador~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~64feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~64 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \CPU|REGS|registrador~24feeder (
// Equation(s):
// \CPU|REGS|registrador~24feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~24feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \CPU|REGS|registrador~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~24feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~24 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N47
dffeas \CPU|REGS|registrador~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~21_sumout ),
	.asdata(\CPU|ULA1|saida[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~32 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \CPU|REGS|registrador~40feeder (
// Equation(s):
// \CPU|REGS|registrador~40feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~40feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \CPU|REGS|registrador~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~40feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~40 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \CPU|REGS|registrador~16feeder (
// Equation(s):
// \CPU|REGS|registrador~16feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~16feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \CPU|REGS|registrador~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~16feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~16 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N18
cyclonev_lcell_comb \CPU|REGS|registrador~124 (
// Equation(s):
// \CPU|REGS|registrador~124_combout  = ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~16_q  & ((!\ROM1|memROM~6_combout )))))) # (\ROM1|memROM~2_combout  & ((((\ROM1|memROM~6_combout ))) # (\CPU|REGS|registrador~24_q ))) 
// ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (\CPU|REGS|registrador~32_q  & ((!\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout ) # (\CPU|REGS|registrador~40_q ))))) ) )

	.dataa(!\CPU|REGS|registrador~24_q ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\CPU|REGS|registrador~32_q ),
	.datad(!\CPU|REGS|registrador~40_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(!\CPU|REGS|registrador~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~124 .extended_lut = "on";
defparam \CPU|REGS|registrador~124 .lut_mask = 64'h1D1D0C3F33333333;
defparam \CPU|REGS|registrador~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \CPU|REGS|registrador~48feeder (
// Equation(s):
// \CPU|REGS|registrador~48feeder_combout  = ( \CPU|ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~48feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N28
dffeas \CPU|REGS|registrador~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~48feeder_combout ),
	.asdata(\CPU|ULA1|saida[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~48 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \CPU|REGS|registrador~92 (
// Equation(s):
// \CPU|REGS|registrador~92_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~124_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~124_combout  & ((\CPU|REGS|registrador~48_q ))) # 
// (\CPU|REGS|registrador~124_combout  & (\CPU|REGS|registrador~56_q ))))) ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~124_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~124_combout  & 
// ((\CPU|REGS|registrador~64_q ))) # (\CPU|REGS|registrador~124_combout  & (\CPU|REGS|registrador~72_q ))))) ) )

	.dataa(!\CPU|REGS|registrador~72_q ),
	.datab(!\CPU|REGS|registrador~56_q ),
	.datac(!\CPU|REGS|registrador~64_q ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~124_combout ),
	.datag(!\CPU|REGS|registrador~48_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~92 .extended_lut = "on";
defparam \CPU|REGS|registrador~92 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|REGS|registrador~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \CPU|ULA1|Add0~25 (
// Equation(s):
// \CPU|ULA1|Add0~25_sumout  = SUM(( \CPU|REGS|registrador~96_combout  ) + ( !\CPU|MUX1|saida_MUX[5]~13_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|ULA1|Add0~22  ))
// \CPU|ULA1|Add0~26  = CARRY(( \CPU|REGS|registrador~96_combout  ) + ( !\CPU|MUX1|saida_MUX[5]~13_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|ULA1|Add0~22  ))

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|MUX1|saida_MUX[5]~13_combout ),
	.datad(!\CPU|REGS|registrador~96_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~25_sumout ),
	.cout(\CPU|ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~25 .extended_lut = "off";
defparam \CPU|ULA1|Add0~25 .lut_mask = 64'h00004B4B000000FF;
defparam \CPU|ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \CPU|REGS|registrador~25feeder (
// Equation(s):
// \CPU|REGS|registrador~25feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~25feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[5]~5 (
// Equation(s):
// \CPU|MUX1|saida_MUX[5]~5_combout  = ( \key0|saida[1]~8_combout  & ( (\ROM1|memROM~8_combout  & \CPU|decoderInstru|saida~1_combout ) ) ) # ( !\key0|saida[1]~8_combout  & ( (!\CPU|decoderInstru|saida~1_combout ) # (\ROM1|memROM~8_combout ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|decoderInstru|saida~1_combout ),
	.datae(gnd),
	.dataf(!\key0|saida[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[5]~5 .lut_mask = 64'hFF55FF5500550055;
defparam \CPU|MUX1|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N16
dffeas \RAM8|ram~246 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~246 .is_wysiwyg = "true";
defparam \RAM8|ram~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N10
dffeas \RAM8|ram~118 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~118 .is_wysiwyg = "true";
defparam \RAM8|ram~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \RAM8|ram~374feeder (
// Equation(s):
// \RAM8|ram~374feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~374feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~374feeder .extended_lut = "off";
defparam \RAM8|ram~374feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~374feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \RAM8|ram~374 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~374 .is_wysiwyg = "true";
defparam \RAM8|ram~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \RAM8|ram~502 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~502 .is_wysiwyg = "true";
defparam \RAM8|ram~502 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \RAM8|ram~641 (
// Equation(s):
// \RAM8|ram~641_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~502_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~246_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~374_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~118_q  ) ) )

	.dataa(!\RAM8|ram~246_q ),
	.datab(!\RAM8|ram~118_q ),
	.datac(!\RAM8|ram~374_q ),
	.datad(!\RAM8|ram~502_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~641 .extended_lut = "off";
defparam \RAM8|ram~641 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM8|ram~641 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N27
cyclonev_lcell_comb \RAM8|ram~182feeder (
// Equation(s):
// \RAM8|ram~182feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~182feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~182feeder .extended_lut = "off";
defparam \RAM8|ram~182feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~182feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N28
dffeas \RAM8|ram~182 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~182 .is_wysiwyg = "true";
defparam \RAM8|ram~182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N45
cyclonev_lcell_comb \RAM8|ram~310feeder (
// Equation(s):
// \RAM8|ram~310feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~310feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~310feeder .extended_lut = "off";
defparam \RAM8|ram~310feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~310feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N46
dffeas \RAM8|ram~310 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~310 .is_wysiwyg = "true";
defparam \RAM8|ram~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \RAM8|ram~438feeder (
// Equation(s):
// \RAM8|ram~438feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~438feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~438feeder .extended_lut = "off";
defparam \RAM8|ram~438feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~438feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N50
dffeas \RAM8|ram~438 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~438 .is_wysiwyg = "true";
defparam \RAM8|ram~438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \RAM8|ram~54feeder (
// Equation(s):
// \RAM8|ram~54feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~54feeder .extended_lut = "off";
defparam \RAM8|ram~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N10
dffeas \RAM8|ram~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~54 .is_wysiwyg = "true";
defparam \RAM8|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \RAM8|ram~639 (
// Equation(s):
// \RAM8|ram~639_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~438_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~8_combout  & ( \RAM8|ram~310_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM8|ram~182_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM8|ram~54_q  ) ) )

	.dataa(!\RAM8|ram~182_q ),
	.datab(!\RAM8|ram~310_q ),
	.datac(!\RAM8|ram~438_q ),
	.datad(!\RAM8|ram~54_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~639 .extended_lut = "off";
defparam \RAM8|ram~639 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM8|ram~639 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N9
cyclonev_lcell_comb \RAM8|ram~190feeder (
// Equation(s):
// \RAM8|ram~190feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~190feeder .extended_lut = "off";
defparam \RAM8|ram~190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N10
dffeas \RAM8|ram~190 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~190 .is_wysiwyg = "true";
defparam \RAM8|ram~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N44
dffeas \RAM8|ram~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~318 .is_wysiwyg = "true";
defparam \RAM8|ram~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \RAM8|ram~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~62 .is_wysiwyg = "true";
defparam \RAM8|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \RAM8|ram~446 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~446 .is_wysiwyg = "true";
defparam \RAM8|ram~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N27
cyclonev_lcell_comb \RAM8|ram~640 (
// Equation(s):
// \RAM8|ram~640_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~446_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~190_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~318_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~62_q  ) ) )

	.dataa(!\RAM8|ram~190_q ),
	.datab(!\RAM8|ram~318_q ),
	.datac(!\RAM8|ram~62_q ),
	.datad(!\RAM8|ram~446_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~640 .extended_lut = "off";
defparam \RAM8|ram~640 .lut_mask = 64'h0F0F3333555500FF;
defparam \RAM8|ram~640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N56
dffeas \RAM8|ram~510 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~510 .is_wysiwyg = "true";
defparam \RAM8|ram~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N44
dffeas \RAM8|ram~382 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~382 .is_wysiwyg = "true";
defparam \RAM8|ram~382 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N12
cyclonev_lcell_comb \RAM8|ram~126feeder (
// Equation(s):
// \RAM8|ram~126feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~126feeder .extended_lut = "off";
defparam \RAM8|ram~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \RAM8|ram~126 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~126 .is_wysiwyg = "true";
defparam \RAM8|ram~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N35
dffeas \RAM8|ram~254 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~254 .is_wysiwyg = "true";
defparam \RAM8|ram~254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N57
cyclonev_lcell_comb \RAM8|ram~642 (
// Equation(s):
// \RAM8|ram~642_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~510_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~254_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~382_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~126_q  ) ) )

	.dataa(!\RAM8|ram~510_q ),
	.datab(!\RAM8|ram~382_q ),
	.datac(!\RAM8|ram~126_q ),
	.datad(!\RAM8|ram~254_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~642 .extended_lut = "off";
defparam \RAM8|ram~642 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM8|ram~642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N27
cyclonev_lcell_comb \RAM8|ram~643 (
// Equation(s):
// \RAM8|ram~643_combout  = ( \RAM8|ram~640_combout  & ( \RAM8|ram~642_combout  & ( ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~639_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~641_combout ))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM8|ram~640_combout  & ( \RAM8|ram~642_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~639_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~641_combout )))) # (\ROM1|memROM~9_combout  & (\ROM1|memROM~28_combout )) 
// ) ) ) # ( \RAM8|ram~640_combout  & ( !\RAM8|ram~642_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~639_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~641_combout )))) # (\ROM1|memROM~9_combout  & 
// (!\ROM1|memROM~28_combout )) ) ) ) # ( !\RAM8|ram~640_combout  & ( !\RAM8|ram~642_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~28_combout  & ((\RAM8|ram~639_combout ))) # (\ROM1|memROM~28_combout  & (\RAM8|ram~641_combout )))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM8|ram~641_combout ),
	.datad(!\RAM8|ram~639_combout ),
	.datae(!\RAM8|ram~640_combout ),
	.dataf(!\RAM8|ram~642_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~643 .extended_lut = "off";
defparam \RAM8|ram~643 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM8|ram~643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N34
dffeas \RAM8|ram~518 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~518 .is_wysiwyg = "true";
defparam \RAM8|ram~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N59
dffeas \RAM8|ram~462 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~462 .is_wysiwyg = "true";
defparam \RAM8|ram~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \RAM8|ram~454 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~454 .is_wysiwyg = "true";
defparam \RAM8|ram~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \RAM8|ram~526 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~526 .is_wysiwyg = "true";
defparam \RAM8|ram~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \RAM8|ram~647 (
// Equation(s):
// \RAM8|ram~647_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~526_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~462_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~518_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~454_q  ) ) )

	.dataa(!\RAM8|ram~518_q ),
	.datab(!\RAM8|ram~462_q ),
	.datac(!\RAM8|ram~454_q ),
	.datad(!\RAM8|ram~526_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~647 .extended_lut = "off";
defparam \RAM8|ram~647 .lut_mask = 64'h0F0F5555333300FF;
defparam \RAM8|ram~647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N26
dffeas \RAM8|ram~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~70 .is_wysiwyg = "true";
defparam \RAM8|ram~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \RAM8|ram~134feeder (
// Equation(s):
// \RAM8|ram~134feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~134feeder .extended_lut = "off";
defparam \RAM8|ram~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~134feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \RAM8|ram~134 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~134 .is_wysiwyg = "true";
defparam \RAM8|ram~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N14
dffeas \RAM8|ram~142 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~142 .is_wysiwyg = "true";
defparam \RAM8|ram~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N32
dffeas \RAM8|ram~78 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~78 .is_wysiwyg = "true";
defparam \RAM8|ram~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \RAM8|ram~644 (
// Equation(s):
// \RAM8|ram~644_combout  = ( \RAM8|ram~78_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~134_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~142_q ))) ) ) ) # ( !\RAM8|ram~78_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~9_combout  & (\RAM8|ram~134_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~142_q ))) ) ) ) # ( \RAM8|ram~78_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~70_q ) ) ) ) # ( !\RAM8|ram~78_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM8|ram~70_q  & !\ROM1|memROM~9_combout ) ) ) )

	.dataa(!\RAM8|ram~70_q ),
	.datab(!\RAM8|ram~134_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM8|ram~142_q ),
	.datae(!\RAM8|ram~78_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~644 .extended_lut = "off";
defparam \RAM8|ram~644 .lut_mask = 64'h50505F5F303F303F;
defparam \RAM8|ram~644 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N39
cyclonev_lcell_comb \RAM8|ram~198feeder (
// Equation(s):
// \RAM8|ram~198feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~198feeder .extended_lut = "off";
defparam \RAM8|ram~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N40
dffeas \RAM8|ram~198 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~198 .is_wysiwyg = "true";
defparam \RAM8|ram~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N53
dffeas \RAM8|ram~206 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~206 .is_wysiwyg = "true";
defparam \RAM8|ram~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N55
dffeas \RAM8|ram~262 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~262 .is_wysiwyg = "true";
defparam \RAM8|ram~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N20
dffeas \RAM8|ram~270 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~270 .is_wysiwyg = "true";
defparam \RAM8|ram~270 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N18
cyclonev_lcell_comb \RAM8|ram~646 (
// Equation(s):
// \RAM8|ram~646_combout  = ( \RAM8|ram~270_q  & ( \ROM1|memROM~28_combout  & ( (\RAM8|ram~262_q ) # (\ROM1|memROM~9_combout ) ) ) ) # ( !\RAM8|ram~270_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & \RAM8|ram~262_q ) ) ) ) # ( 
// \RAM8|ram~270_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~198_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~206_q ))) ) ) ) # ( !\RAM8|ram~270_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~9_combout  & 
// (\RAM8|ram~198_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~206_q ))) ) ) )

	.dataa(!\RAM8|ram~198_q ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM8|ram~206_q ),
	.datad(!\RAM8|ram~262_q ),
	.datae(!\RAM8|ram~270_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~646 .extended_lut = "off";
defparam \RAM8|ram~646 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM8|ram~646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \RAM8|ram~326feeder (
// Equation(s):
// \RAM8|ram~326feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~326feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~326feeder .extended_lut = "off";
defparam \RAM8|ram~326feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~326feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N50
dffeas \RAM8|ram~326 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~326 .is_wysiwyg = "true";
defparam \RAM8|ram~326 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N36
cyclonev_lcell_comb \RAM8|ram~390feeder (
// Equation(s):
// \RAM8|ram~390feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~390feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~390feeder .extended_lut = "off";
defparam \RAM8|ram~390feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~390feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N37
dffeas \RAM8|ram~390 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~390feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~390 .is_wysiwyg = "true";
defparam \RAM8|ram~390 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N18
cyclonev_lcell_comb \RAM8|ram~334feeder (
// Equation(s):
// \RAM8|ram~334feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~334feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~334feeder .extended_lut = "off";
defparam \RAM8|ram~334feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~334feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N20
dffeas \RAM8|ram~334 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~334 .is_wysiwyg = "true";
defparam \RAM8|ram~334 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N12
cyclonev_lcell_comb \RAM8|ram~398feeder (
// Equation(s):
// \RAM8|ram~398feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~398feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~398feeder .extended_lut = "off";
defparam \RAM8|ram~398feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~398feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \RAM8|ram~398 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~398 .is_wysiwyg = "true";
defparam \RAM8|ram~398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N54
cyclonev_lcell_comb \RAM8|ram~645 (
// Equation(s):
// \RAM8|ram~645_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~398_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~28_combout  & ( \RAM8|ram~390_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM8|ram~334_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM8|ram~326_q  ) ) )

	.dataa(!\RAM8|ram~326_q ),
	.datab(!\RAM8|ram~390_q ),
	.datac(!\RAM8|ram~334_q ),
	.datad(!\RAM8|ram~398_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~645 .extended_lut = "off";
defparam \RAM8|ram~645 .lut_mask = 64'h55550F0F333300FF;
defparam \RAM8|ram~645 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \RAM8|ram~648 (
// Equation(s):
// \RAM8|ram~648_combout  = ( \RAM8|ram~646_combout  & ( \RAM8|ram~645_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM8|ram~644_combout )) # (\ROM1|memROM~29_combout ))) # (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM8|ram~647_combout 
// )))) ) ) ) # ( !\RAM8|ram~646_combout  & ( \RAM8|ram~645_combout  & ( (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~29_combout  & ((\RAM8|ram~644_combout )))) # (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM8|ram~647_combout )))) ) ) ) # ( 
// \RAM8|ram~646_combout  & ( !\RAM8|ram~645_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM8|ram~644_combout )) # (\ROM1|memROM~29_combout ))) # (\ROM1|memROM~8_combout  & (\ROM1|memROM~29_combout  & (\RAM8|ram~647_combout ))) ) ) ) # ( 
// !\RAM8|ram~646_combout  & ( !\RAM8|ram~645_combout  & ( (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~29_combout  & ((\RAM8|ram~644_combout )))) # (\ROM1|memROM~8_combout  & (\ROM1|memROM~29_combout  & (\RAM8|ram~647_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM8|ram~647_combout ),
	.datad(!\RAM8|ram~644_combout ),
	.datae(!\RAM8|ram~646_combout ),
	.dataf(!\RAM8|ram~645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~648 .extended_lut = "off";
defparam \RAM8|ram~648 .lut_mask = 64'h018923AB45CD67EF;
defparam \RAM8|ram~648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \RAM8|ram~102feeder (
// Equation(s):
// \RAM8|ram~102feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~102feeder .extended_lut = "off";
defparam \RAM8|ram~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N40
dffeas \RAM8|ram~102 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~102 .is_wysiwyg = "true";
defparam \RAM8|ram~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N45
cyclonev_lcell_comb \RAM8|ram~110feeder (
// Equation(s):
// \RAM8|ram~110feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~110feeder .extended_lut = "off";
defparam \RAM8|ram~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N46
dffeas \RAM8|ram~110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~110 .is_wysiwyg = "true";
defparam \RAM8|ram~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N32
dffeas \RAM8|ram~230 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~230 .is_wysiwyg = "true";
defparam \RAM8|ram~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \RAM8|ram~238feeder (
// Equation(s):
// \RAM8|ram~238feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~238feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~238feeder .extended_lut = "off";
defparam \RAM8|ram~238feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~238feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N43
dffeas \RAM8|ram~238 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~238 .is_wysiwyg = "true";
defparam \RAM8|ram~238 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N3
cyclonev_lcell_comb \RAM8|ram~636 (
// Equation(s):
// \RAM8|ram~636_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~238_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~230_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~110_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~102_q  ) ) )

	.dataa(!\RAM8|ram~102_q ),
	.datab(!\RAM8|ram~110_q ),
	.datac(!\RAM8|ram~230_q ),
	.datad(!\RAM8|ram~238_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~636 .extended_lut = "off";
defparam \RAM8|ram~636 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM8|ram~636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \RAM8|ram~430 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~430 .is_wysiwyg = "true";
defparam \RAM8|ram~430 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \RAM8|ram~422feeder (
// Equation(s):
// \RAM8|ram~422feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~422feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~422feeder .extended_lut = "off";
defparam \RAM8|ram~422feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~422feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N32
dffeas \RAM8|ram~422 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~422 .is_wysiwyg = "true";
defparam \RAM8|ram~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N7
dffeas \RAM8|ram~302 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~302 .is_wysiwyg = "true";
defparam \RAM8|ram~302 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \RAM8|ram~294feeder (
// Equation(s):
// \RAM8|ram~294feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~294feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~294feeder .extended_lut = "off";
defparam \RAM8|ram~294feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~294feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \RAM8|ram~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~294 .is_wysiwyg = "true";
defparam \RAM8|ram~294 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \RAM8|ram~635 (
// Equation(s):
// \RAM8|ram~635_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~430_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~422_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~302_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~294_q  ) ) )

	.dataa(!\RAM8|ram~430_q ),
	.datab(!\RAM8|ram~422_q ),
	.datac(!\RAM8|ram~302_q ),
	.datad(!\RAM8|ram~294_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~635 .extended_lut = "off";
defparam \RAM8|ram~635 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM8|ram~635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N58
dffeas \RAM8|ram~366 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~366 .is_wysiwyg = "true";
defparam \RAM8|ram~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N47
dffeas \RAM8|ram~486 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~486 .is_wysiwyg = "true";
defparam \RAM8|ram~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N16
dffeas \RAM8|ram~358 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~358 .is_wysiwyg = "true";
defparam \RAM8|ram~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N26
dffeas \RAM8|ram~494 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~494 .is_wysiwyg = "true";
defparam \RAM8|ram~494 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \RAM8|ram~637 (
// Equation(s):
// \RAM8|ram~637_combout  = ( \RAM8|ram~494_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~486_q ) ) ) ) # ( !\RAM8|ram~494_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~486_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~494_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM8|ram~358_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~366_q )) ) ) ) # ( !\RAM8|ram~494_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM8|ram~358_q ))) # (\ROM1|memROM~9_combout  & (\RAM8|ram~366_q )) ) ) )

	.dataa(!\RAM8|ram~366_q ),
	.datab(!\RAM8|ram~486_q ),
	.datac(!\RAM8|ram~358_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM8|ram~494_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~637 .extended_lut = "off";
defparam \RAM8|ram~637 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM8|ram~637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \RAM8|ram~166feeder (
// Equation(s):
// \RAM8|ram~166feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~166feeder .extended_lut = "off";
defparam \RAM8|ram~166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N26
dffeas \RAM8|ram~166 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~166 .is_wysiwyg = "true";
defparam \RAM8|ram~166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N24
cyclonev_lcell_comb \RAM8|ram~38feeder (
// Equation(s):
// \RAM8|ram~38feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~38feeder .extended_lut = "off";
defparam \RAM8|ram~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N26
dffeas \RAM8|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~38 .is_wysiwyg = "true";
defparam \RAM8|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N21
cyclonev_lcell_comb \RAM8|ram~46feeder (
// Equation(s):
// \RAM8|ram~46feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~46feeder .extended_lut = "off";
defparam \RAM8|ram~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \RAM8|ram~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~46 .is_wysiwyg = "true";
defparam \RAM8|ram~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N53
dffeas \RAM8|ram~174 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~174 .is_wysiwyg = "true";
defparam \RAM8|ram~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N51
cyclonev_lcell_comb \RAM8|ram~634 (
// Equation(s):
// \RAM8|ram~634_combout  = ( \RAM8|ram~174_q  & ( \ROM1|memROM~29_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM8|ram~166_q ) ) ) ) # ( !\RAM8|ram~174_q  & ( \ROM1|memROM~29_combout  & ( (\RAM8|ram~166_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM8|ram~174_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~38_q )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~46_q ))) ) ) ) # ( !\RAM8|ram~174_q  & ( !\ROM1|memROM~29_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM8|ram~38_q 
// )) # (\ROM1|memROM~9_combout  & ((\RAM8|ram~46_q ))) ) ) )

	.dataa(!\RAM8|ram~166_q ),
	.datab(!\RAM8|ram~38_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM8|ram~46_q ),
	.datae(!\RAM8|ram~174_q ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~634 .extended_lut = "off";
defparam \RAM8|ram~634 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM8|ram~634 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \RAM8|ram~638 (
// Equation(s):
// \RAM8|ram~638_combout  = ( \RAM8|ram~637_combout  & ( \RAM8|ram~634_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM8|ram~636_combout )))) # (\ROM1|memROM~8_combout  & (((\RAM8|ram~635_combout )) # (\ROM1|memROM~28_combout 
// ))) ) ) ) # ( !\RAM8|ram~637_combout  & ( \RAM8|ram~634_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM8|ram~636_combout )))) # (\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & ((\RAM8|ram~635_combout )))) ) ) ) # ( 
// \RAM8|ram~637_combout  & ( !\RAM8|ram~634_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & (\RAM8|ram~636_combout ))) # (\ROM1|memROM~8_combout  & (((\RAM8|ram~635_combout )) # (\ROM1|memROM~28_combout ))) ) ) ) # ( 
// !\RAM8|ram~637_combout  & ( !\RAM8|ram~634_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & (\RAM8|ram~636_combout ))) # (\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & ((\RAM8|ram~635_combout )))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM8|ram~636_combout ),
	.datad(!\RAM8|ram~635_combout ),
	.datae(!\RAM8|ram~637_combout ),
	.dataf(!\RAM8|ram~634_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~638 .extended_lut = "off";
defparam \RAM8|ram~638 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM8|ram~638 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \RAM8|ram~470feeder (
// Equation(s):
// \RAM8|ram~470feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~470feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~470feeder .extended_lut = "off";
defparam \RAM8|ram~470feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~470feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \RAM8|ram~470 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~470 .is_wysiwyg = "true";
defparam \RAM8|ram~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \RAM8|ram~478 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~478 .is_wysiwyg = "true";
defparam \RAM8|ram~478 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \RAM8|ram~342feeder (
// Equation(s):
// \RAM8|ram~342feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~342feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~342feeder .extended_lut = "off";
defparam \RAM8|ram~342feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~342feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \RAM8|ram~342 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~342 .is_wysiwyg = "true";
defparam \RAM8|ram~342 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \RAM8|ram~350feeder (
// Equation(s):
// \RAM8|ram~350feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~350feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~350feeder .extended_lut = "off";
defparam \RAM8|ram~350feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~350feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \RAM8|ram~350 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~350 .is_wysiwyg = "true";
defparam \RAM8|ram~350 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \RAM8|ram~632 (
// Equation(s):
// \RAM8|ram~632_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~478_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~470_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~350_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~342_q  ) ) )

	.dataa(!\RAM8|ram~470_q ),
	.datab(!\RAM8|ram~478_q ),
	.datac(!\RAM8|ram~342_q ),
	.datad(!\RAM8|ram~350_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~632 .extended_lut = "off";
defparam \RAM8|ram~632 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM8|ram~632 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N2
dffeas \RAM8|ram~150 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~150 .is_wysiwyg = "true";
defparam \RAM8|ram~150 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N27
cyclonev_lcell_comb \RAM8|ram~22feeder (
// Equation(s):
// \RAM8|ram~22feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~22feeder .extended_lut = "off";
defparam \RAM8|ram~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N28
dffeas \RAM8|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~22 .is_wysiwyg = "true";
defparam \RAM8|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N8
dffeas \RAM8|ram~158 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~158 .is_wysiwyg = "true";
defparam \RAM8|ram~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N56
dffeas \RAM8|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~30 .is_wysiwyg = "true";
defparam \RAM8|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N9
cyclonev_lcell_comb \RAM8|ram~629 (
// Equation(s):
// \RAM8|ram~629_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~158_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~150_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~30_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~22_q  ) ) )

	.dataa(!\RAM8|ram~150_q ),
	.datab(!\RAM8|ram~22_q ),
	.datac(!\RAM8|ram~158_q ),
	.datad(!\RAM8|ram~30_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~629 .extended_lut = "off";
defparam \RAM8|ram~629 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM8|ram~629 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N2
dffeas \RAM8|ram~414 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~414 .is_wysiwyg = "true";
defparam \RAM8|ram~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N41
dffeas \RAM8|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~278 .is_wysiwyg = "true";
defparam \RAM8|ram~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N59
dffeas \RAM8|ram~286 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~286 .is_wysiwyg = "true";
defparam \RAM8|ram~286 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N57
cyclonev_lcell_comb \RAM8|ram~406feeder (
// Equation(s):
// \RAM8|ram~406feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~406feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~406feeder .extended_lut = "off";
defparam \RAM8|ram~406feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~406feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N59
dffeas \RAM8|ram~406 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~406 .is_wysiwyg = "true";
defparam \RAM8|ram~406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N3
cyclonev_lcell_comb \RAM8|ram~630 (
// Equation(s):
// \RAM8|ram~630_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~414_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~29_combout  & ( \RAM8|ram~406_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( 
// \RAM8|ram~286_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM8|ram~278_q  ) ) )

	.dataa(!\RAM8|ram~414_q ),
	.datab(!\RAM8|ram~278_q ),
	.datac(!\RAM8|ram~286_q ),
	.datad(!\RAM8|ram~406_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~630 .extended_lut = "off";
defparam \RAM8|ram~630 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM8|ram~630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N53
dffeas \RAM8|ram~86 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~86 .is_wysiwyg = "true";
defparam \RAM8|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N8
dffeas \RAM8|ram~222 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~222 .is_wysiwyg = "true";
defparam \RAM8|ram~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N40
dffeas \RAM8|ram~214 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM8|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~214 .is_wysiwyg = "true";
defparam \RAM8|ram~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \RAM8|ram~94feeder (
// Equation(s):
// \RAM8|ram~94feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~94feeder .extended_lut = "off";
defparam \RAM8|ram~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM8|ram~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \RAM8|ram~94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM8|ram~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM8|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM8|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM8|ram~94 .is_wysiwyg = "true";
defparam \RAM8|ram~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N9
cyclonev_lcell_comb \RAM8|ram~631 (
// Equation(s):
// \RAM8|ram~631_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~222_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~9_combout  & ( \RAM8|ram~94_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( 
// \RAM8|ram~214_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~9_combout  & ( \RAM8|ram~86_q  ) ) )

	.dataa(!\RAM8|ram~86_q ),
	.datab(!\RAM8|ram~222_q ),
	.datac(!\RAM8|ram~214_q ),
	.datad(!\RAM8|ram~94_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~631 .extended_lut = "off";
defparam \RAM8|ram~631 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM8|ram~631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \RAM8|ram~633 (
// Equation(s):
// \RAM8|ram~633_combout  = ( \RAM8|ram~630_combout  & ( \RAM8|ram~631_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM8|ram~629_combout )) # (\ROM1|memROM~28_combout ))) # (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM8|ram~632_combout 
// )))) ) ) ) # ( !\RAM8|ram~630_combout  & ( \RAM8|ram~631_combout  & ( (!\ROM1|memROM~8_combout  & (((\RAM8|ram~629_combout )) # (\ROM1|memROM~28_combout ))) # (\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & (\RAM8|ram~632_combout ))) ) ) ) # ( 
// \RAM8|ram~630_combout  & ( !\RAM8|ram~631_combout  & ( (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & ((\RAM8|ram~629_combout )))) # (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM8|ram~632_combout )))) ) ) ) # ( 
// !\RAM8|ram~630_combout  & ( !\RAM8|ram~631_combout  & ( (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~28_combout  & ((\RAM8|ram~629_combout )))) # (\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout  & (\RAM8|ram~632_combout ))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM8|ram~632_combout ),
	.datad(!\RAM8|ram~629_combout ),
	.datae(!\RAM8|ram~630_combout ),
	.dataf(!\RAM8|ram~631_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|ram~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|ram~633 .extended_lut = "off";
defparam \RAM8|ram~633 .lut_mask = 64'h018945CD23AB67EF;
defparam \RAM8|ram~633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \RAM8|dado_out[5]~9 (
// Equation(s):
// \RAM8|dado_out[5]~9_combout  = ( !\ROM1|memROM~10_combout  & ( (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~633_combout )) # (\ROM1|memROM~27_combout  & (((\RAM8|ram~638_combout ))))) ) ) # ( \ROM1|memROM~10_combout  & ( 
// (!\RAM8|dado_out~0_combout ) # ((!\ROM1|memROM~27_combout  & (\RAM8|ram~643_combout )) # (\ROM1|memROM~27_combout  & (((\RAM8|ram~648_combout ))))) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM8|dado_out~0_combout ),
	.datac(!\RAM8|ram~643_combout ),
	.datad(!\RAM8|ram~648_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\RAM8|ram~638_combout ),
	.datag(!\RAM8|ram~633_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM8|dado_out[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM8|dado_out[5]~9 .extended_lut = "on";
defparam \RAM8|dado_out[5]~9 .lut_mask = 64'hCECECEDFDFDFCEDF;
defparam \RAM8|dado_out[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N15
cyclonev_lcell_comb \RAM0|ram~54feeder (
// Equation(s):
// \RAM0|ram~54feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~54feeder .extended_lut = "off";
defparam \RAM0|ram~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N16
dffeas \RAM0|ram~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~54 .is_wysiwyg = "true";
defparam \RAM0|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N52
dffeas \RAM0|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~22 .is_wysiwyg = "true";
defparam \RAM0|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \RAM0|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~38 .is_wysiwyg = "true";
defparam \RAM0|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N19
dffeas \RAM0|ram~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~70 .is_wysiwyg = "true";
defparam \RAM0|ram~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \RAM0|ram~634 (
// Equation(s):
// \RAM0|ram~634_combout  = ( \RAM0|ram~70_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~54_q ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM0|ram~70_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & \RAM0|ram~54_q ) ) ) ) # ( \RAM0|ram~70_q  
// & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~22_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~38_q ))) ) ) ) # ( !\RAM0|ram~70_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~22_q )) # 
// (\ROM1|memROM~27_combout  & ((\RAM0|ram~38_q ))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\RAM0|ram~54_q ),
	.datac(!\RAM0|ram~22_q ),
	.datad(!\RAM0|ram~38_q ),
	.datae(!\RAM0|ram~70_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~634 .extended_lut = "off";
defparam \RAM0|ram~634 .lut_mask = 64'h0A5F0A5F22227777;
defparam \RAM0|ram~634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N58
dffeas \RAM0|ram~166 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~166 .is_wysiwyg = "true";
defparam \RAM0|ram~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N52
dffeas \RAM0|ram~198 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~198 .is_wysiwyg = "true";
defparam \RAM0|ram~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N13
dffeas \RAM0|ram~182 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~182 .is_wysiwyg = "true";
defparam \RAM0|ram~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N32
dffeas \RAM0|ram~150 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~150 .is_wysiwyg = "true";
defparam \RAM0|ram~150 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N57
cyclonev_lcell_comb \RAM0|ram~635 (
// Equation(s):
// \RAM0|ram~635_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~198_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~182_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~166_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~150_q  ) ) )

	.dataa(!\RAM0|ram~166_q ),
	.datab(!\RAM0|ram~198_q ),
	.datac(!\RAM0|ram~182_q ),
	.datad(!\RAM0|ram~150_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~635 .extended_lut = "off";
defparam \RAM0|ram~635 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM0|ram~635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \RAM0|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~30 .is_wysiwyg = "true";
defparam \RAM0|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \RAM0|ram~46feeder (
// Equation(s):
// \RAM0|ram~46feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~46feeder .extended_lut = "off";
defparam \RAM0|ram~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \RAM0|ram~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~46 .is_wysiwyg = "true";
defparam \RAM0|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \RAM0|ram~62feeder (
// Equation(s):
// \RAM0|ram~62feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~62feeder .extended_lut = "off";
defparam \RAM0|ram~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \RAM0|ram~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~62 .is_wysiwyg = "true";
defparam \RAM0|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \RAM0|ram~78feeder (
// Equation(s):
// \RAM0|ram~78feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~78feeder .extended_lut = "off";
defparam \RAM0|ram~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \RAM0|ram~78 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~78 .is_wysiwyg = "true";
defparam \RAM0|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \RAM0|ram~636 (
// Equation(s):
// \RAM0|ram~636_combout  = ( \ROM1|memROM~27_combout  & ( \RAM0|ram~78_q  & ( (\RAM0|ram~46_q ) # (\ROM1|memROM~10_combout ) ) ) ) # ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~78_q  & ( (!\ROM1|memROM~10_combout  & (\RAM0|ram~30_q )) # 
// (\ROM1|memROM~10_combout  & ((\RAM0|ram~62_q ))) ) ) ) # ( \ROM1|memROM~27_combout  & ( !\RAM0|ram~78_q  & ( (!\ROM1|memROM~10_combout  & \RAM0|ram~46_q ) ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\RAM0|ram~78_q  & ( (!\ROM1|memROM~10_combout  & 
// (\RAM0|ram~30_q )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~62_q ))) ) ) )

	.dataa(!\RAM0|ram~30_q ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM0|ram~46_q ),
	.datad(!\RAM0|ram~62_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\RAM0|ram~78_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~636 .extended_lut = "off";
defparam \RAM0|ram~636 .lut_mask = 64'h44770C0C44773F3F;
defparam \RAM0|ram~636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \RAM0|ram~174feeder (
// Equation(s):
// \RAM0|ram~174feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~174feeder .extended_lut = "off";
defparam \RAM0|ram~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N56
dffeas \RAM0|ram~174 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~174 .is_wysiwyg = "true";
defparam \RAM0|ram~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \RAM0|ram~206feeder (
// Equation(s):
// \RAM0|ram~206feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~206feeder .extended_lut = "off";
defparam \RAM0|ram~206feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N47
dffeas \RAM0|ram~206 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~206 .is_wysiwyg = "true";
defparam \RAM0|ram~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N26
dffeas \RAM0|ram~158 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~158 .is_wysiwyg = "true";
defparam \RAM0|ram~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N24
cyclonev_lcell_comb \RAM0|ram~190feeder (
// Equation(s):
// \RAM0|ram~190feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~190feeder .extended_lut = "off";
defparam \RAM0|ram~190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N26
dffeas \RAM0|ram~190 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~190 .is_wysiwyg = "true";
defparam \RAM0|ram~190 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N15
cyclonev_lcell_comb \RAM0|ram~637 (
// Equation(s):
// \RAM0|ram~637_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~206_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~190_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~174_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~158_q  ) ) )

	.dataa(!\RAM0|ram~174_q ),
	.datab(!\RAM0|ram~206_q ),
	.datac(!\RAM0|ram~158_q ),
	.datad(!\RAM0|ram~190_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~637 .extended_lut = "off";
defparam \RAM0|ram~637 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM0|ram~637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \RAM0|ram~638 (
// Equation(s):
// \RAM0|ram~638_combout  = ( \RAM0|ram~636_combout  & ( \RAM0|ram~637_combout  & ( ((!\ROM1|memROM~29_combout  & (\RAM0|ram~634_combout )) # (\ROM1|memROM~29_combout  & ((\RAM0|ram~635_combout )))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM0|ram~636_combout  & ( \RAM0|ram~637_combout  & ( (!\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & (\RAM0|ram~634_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM0|ram~635_combout )) # (\ROM1|memROM~9_combout ))) ) ) ) # ( 
// \RAM0|ram~636_combout  & ( !\RAM0|ram~637_combout  & ( (!\ROM1|memROM~29_combout  & (((\RAM0|ram~634_combout )) # (\ROM1|memROM~9_combout ))) # (\ROM1|memROM~29_combout  & (!\ROM1|memROM~9_combout  & ((\RAM0|ram~635_combout )))) ) ) ) # ( 
// !\RAM0|ram~636_combout  & ( !\RAM0|ram~637_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & (\RAM0|ram~634_combout )) # (\ROM1|memROM~29_combout  & ((\RAM0|ram~635_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM0|ram~634_combout ),
	.datad(!\RAM0|ram~635_combout ),
	.datae(!\RAM0|ram~636_combout ),
	.dataf(!\RAM0|ram~637_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~638 .extended_lut = "off";
defparam \RAM0|ram~638 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \RAM0|ram~638 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N28
dffeas \RAM0|ram~102 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~102 .is_wysiwyg = "true";
defparam \RAM0|ram~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N40
dffeas \RAM0|ram~214 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~214 .is_wysiwyg = "true";
defparam \RAM0|ram~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N10
dffeas \RAM0|ram~86 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~86 .is_wysiwyg = "true";
defparam \RAM0|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N35
dffeas \RAM0|ram~230 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~230 .is_wysiwyg = "true";
defparam \RAM0|ram~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \RAM0|ram~644 (
// Equation(s):
// \RAM0|ram~644_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~230_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~102_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM0|ram~214_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~86_q  ) ) )

	.dataa(!\RAM0|ram~102_q ),
	.datab(!\RAM0|ram~214_q ),
	.datac(!\RAM0|ram~86_q ),
	.datad(!\RAM0|ram~230_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~644 .extended_lut = "off";
defparam \RAM0|ram~644 .lut_mask = 64'h0F0F3333555500FF;
defparam \RAM0|ram~644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \RAM0|ram~246feeder (
// Equation(s):
// \RAM0|ram~246feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~246feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~246feeder .extended_lut = "off";
defparam \RAM0|ram~246feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~246feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N5
dffeas \RAM0|ram~246 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~246 .is_wysiwyg = "true";
defparam \RAM0|ram~246 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \RAM0|ram~262feeder (
// Equation(s):
// \RAM0|ram~262feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~262feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~262feeder .extended_lut = "off";
defparam \RAM0|ram~262feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~262feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N8
dffeas \RAM0|ram~262 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~262 .is_wysiwyg = "true";
defparam \RAM0|ram~262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \RAM0|ram~118feeder (
// Equation(s):
// \RAM0|ram~118feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~118feeder .extended_lut = "off";
defparam \RAM0|ram~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N13
dffeas \RAM0|ram~118 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~118 .is_wysiwyg = "true";
defparam \RAM0|ram~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \RAM0|ram~134 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~134 .is_wysiwyg = "true";
defparam \RAM0|ram~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \RAM0|ram~645 (
// Equation(s):
// \RAM0|ram~645_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~262_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~134_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM0|ram~246_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~118_q  ) ) )

	.dataa(!\RAM0|ram~246_q ),
	.datab(!\RAM0|ram~262_q ),
	.datac(!\RAM0|ram~118_q ),
	.datad(!\RAM0|ram~134_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~645 .extended_lut = "off";
defparam \RAM0|ram~645 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM0|ram~645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N50
dffeas \RAM0|ram~254 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~254 .is_wysiwyg = "true";
defparam \RAM0|ram~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N55
dffeas \RAM0|ram~270 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~270 .is_wysiwyg = "true";
defparam \RAM0|ram~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N35
dffeas \RAM0|ram~126 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~126 .is_wysiwyg = "true";
defparam \RAM0|ram~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N10
dffeas \RAM0|ram~142 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~142 .is_wysiwyg = "true";
defparam \RAM0|ram~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \RAM0|ram~647 (
// Equation(s):
// \RAM0|ram~647_combout  = ( \ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~270_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~142_q  ) ) ) # ( \ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM0|ram~254_q  ) ) ) # ( !\ROM1|memROM~29_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~126_q  ) ) )

	.dataa(!\RAM0|ram~254_q ),
	.datab(!\RAM0|ram~270_q ),
	.datac(!\RAM0|ram~126_q ),
	.datad(!\RAM0|ram~142_q ),
	.datae(!\ROM1|memROM~29_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~647 .extended_lut = "off";
defparam \RAM0|ram~647 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM0|ram~647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N19
dffeas \RAM0|ram~94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~94 .is_wysiwyg = "true";
defparam \RAM0|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N59
dffeas \RAM0|ram~238 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~238 .is_wysiwyg = "true";
defparam \RAM0|ram~238 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N39
cyclonev_lcell_comb \RAM0|ram~110feeder (
// Equation(s):
// \RAM0|ram~110feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~110feeder .extended_lut = "off";
defparam \RAM0|ram~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N41
dffeas \RAM0|ram~110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~110 .is_wysiwyg = "true";
defparam \RAM0|ram~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N57
cyclonev_lcell_comb \RAM0|ram~222feeder (
// Equation(s):
// \RAM0|ram~222feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~222feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~222feeder .extended_lut = "off";
defparam \RAM0|ram~222feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~222feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N58
dffeas \RAM0|ram~222 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~222 .is_wysiwyg = "true";
defparam \RAM0|ram~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \RAM0|ram~646 (
// Equation(s):
// \RAM0|ram~646_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~238_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~29_combout  & ( \RAM0|ram~222_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & 
// ( \RAM0|ram~110_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~29_combout  & ( \RAM0|ram~94_q  ) ) )

	.dataa(!\RAM0|ram~94_q ),
	.datab(!\RAM0|ram~238_q ),
	.datac(!\RAM0|ram~110_q ),
	.datad(!\RAM0|ram~222_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~646 .extended_lut = "off";
defparam \RAM0|ram~646 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM0|ram~646 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \RAM0|ram~648 (
// Equation(s):
// \RAM0|ram~648_combout  = ( \RAM0|ram~647_combout  & ( \RAM0|ram~646_combout  & ( ((!\ROM1|memROM~10_combout  & (\RAM0|ram~644_combout )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~645_combout )))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM0|ram~647_combout  & ( \RAM0|ram~646_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~10_combout  & (\RAM0|ram~644_combout )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~645_combout ))))) # (\ROM1|memROM~9_combout  & (((!\ROM1|memROM~10_combout 
// )))) ) ) ) # ( \RAM0|ram~647_combout  & ( !\RAM0|ram~646_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~10_combout  & (\RAM0|ram~644_combout )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~645_combout ))))) # (\ROM1|memROM~9_combout  & 
// (((\ROM1|memROM~10_combout )))) ) ) ) # ( !\RAM0|ram~647_combout  & ( !\RAM0|ram~646_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~10_combout  & (\RAM0|ram~644_combout )) # (\ROM1|memROM~10_combout  & ((\RAM0|ram~645_combout ))))) ) ) )

	.dataa(!\RAM0|ram~644_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM0|ram~645_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM0|ram~647_combout ),
	.dataf(!\RAM0|ram~646_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~648 .extended_lut = "off";
defparam \RAM0|ram~648 .lut_mask = 64'h440C443F770C773F;
defparam \RAM0|ram~648 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N19
dffeas \RAM0|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~278 .is_wysiwyg = "true";
defparam \RAM0|ram~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N45
cyclonev_lcell_comb \RAM0|ram~326feeder (
// Equation(s):
// \RAM0|ram~326feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~326feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~326feeder .extended_lut = "off";
defparam \RAM0|ram~326feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~326feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N46
dffeas \RAM0|ram~326 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~326 .is_wysiwyg = "true";
defparam \RAM0|ram~326 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \RAM0|ram~310feeder (
// Equation(s):
// \RAM0|ram~310feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~310feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~310feeder .extended_lut = "off";
defparam \RAM0|ram~310feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~310feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N31
dffeas \RAM0|ram~310 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~310 .is_wysiwyg = "true";
defparam \RAM0|ram~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \RAM0|ram~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~294 .is_wysiwyg = "true";
defparam \RAM0|ram~294 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \RAM0|ram~639 (
// Equation(s):
// \RAM0|ram~639_combout  = ( \RAM0|ram~294_q  & ( \ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM0|ram~310_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~326_q )) ) ) ) # ( !\RAM0|ram~294_q  & ( \ROM1|memROM~10_combout  & ( 
// (!\ROM1|memROM~27_combout  & ((\RAM0|ram~310_q ))) # (\ROM1|memROM~27_combout  & (\RAM0|ram~326_q )) ) ) ) # ( \RAM0|ram~294_q  & ( !\ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~278_q ) ) ) ) # ( !\RAM0|ram~294_q  & ( 
// !\ROM1|memROM~10_combout  & ( (\RAM0|ram~278_q  & !\ROM1|memROM~27_combout ) ) ) )

	.dataa(!\RAM0|ram~278_q ),
	.datab(!\RAM0|ram~326_q ),
	.datac(!\RAM0|ram~310_q ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM0|ram~294_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~639 .extended_lut = "off";
defparam \RAM0|ram~639 .lut_mask = 64'h550055FF0F330F33;
defparam \RAM0|ram~639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N56
dffeas \RAM0|ram~438 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~438 .is_wysiwyg = "true";
defparam \RAM0|ram~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N8
dffeas \RAM0|ram~454 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~454 .is_wysiwyg = "true";
defparam \RAM0|ram~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N40
dffeas \RAM0|ram~422 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~422 .is_wysiwyg = "true";
defparam \RAM0|ram~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y1_N43
dffeas \RAM0|ram~406 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~406 .is_wysiwyg = "true";
defparam \RAM0|ram~406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N9
cyclonev_lcell_comb \RAM0|ram~640 (
// Equation(s):
// \RAM0|ram~640_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~454_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~438_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM0|ram~422_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~406_q  ) ) )

	.dataa(!\RAM0|ram~438_q ),
	.datab(!\RAM0|ram~454_q ),
	.datac(!\RAM0|ram~422_q ),
	.datad(!\RAM0|ram~406_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~640 .extended_lut = "off";
defparam \RAM0|ram~640 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM0|ram~640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \RAM0|ram~462 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~462 .is_wysiwyg = "true";
defparam \RAM0|ram~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N58
dffeas \RAM0|ram~430 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~430 .is_wysiwyg = "true";
defparam \RAM0|ram~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N44
dffeas \RAM0|ram~446 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~446 .is_wysiwyg = "true";
defparam \RAM0|ram~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \RAM0|ram~414 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~414 .is_wysiwyg = "true";
defparam \RAM0|ram~414 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \RAM0|ram~642 (
// Equation(s):
// \RAM0|ram~642_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~462_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~27_combout  & ( \RAM0|ram~430_q  ) ) ) # ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & 
// ( \RAM0|ram~446_q  ) ) ) # ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~27_combout  & ( \RAM0|ram~414_q  ) ) )

	.dataa(!\RAM0|ram~462_q ),
	.datab(!\RAM0|ram~430_q ),
	.datac(!\RAM0|ram~446_q ),
	.datad(!\RAM0|ram~414_q ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~642 .extended_lut = "off";
defparam \RAM0|ram~642 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM0|ram~642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N12
cyclonev_lcell_comb \RAM0|ram~286feeder (
// Equation(s):
// \RAM0|ram~286feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~286feeder .extended_lut = "off";
defparam \RAM0|ram~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N13
dffeas \RAM0|ram~286 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~286 .is_wysiwyg = "true";
defparam \RAM0|ram~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N41
dffeas \RAM0|ram~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~318 .is_wysiwyg = "true";
defparam \RAM0|ram~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N39
cyclonev_lcell_comb \RAM0|ram~302feeder (
// Equation(s):
// \RAM0|ram~302feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~302feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~302feeder .extended_lut = "off";
defparam \RAM0|ram~302feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~302feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N40
dffeas \RAM0|ram~302 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~302 .is_wysiwyg = "true";
defparam \RAM0|ram~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N56
dffeas \RAM0|ram~334 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~334 .is_wysiwyg = "true";
defparam \RAM0|ram~334 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \RAM0|ram~641 (
// Equation(s):
// \RAM0|ram~641_combout  = ( \RAM0|ram~334_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM0|ram~318_q ) ) ) ) # ( !\RAM0|ram~334_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~318_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM0|ram~334_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM0|ram~286_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~302_q ))) ) ) ) # ( !\RAM0|ram~334_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~27_combout  & 
// (\RAM0|ram~286_q )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~302_q ))) ) ) )

	.dataa(!\RAM0|ram~286_q ),
	.datab(!\RAM0|ram~318_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM0|ram~302_q ),
	.datae(!\RAM0|ram~334_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~641 .extended_lut = "off";
defparam \RAM0|ram~641 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM0|ram~641 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \RAM0|ram~643 (
// Equation(s):
// \RAM0|ram~643_combout  = ( \RAM0|ram~642_combout  & ( \RAM0|ram~641_combout  & ( ((!\ROM1|memROM~29_combout  & (\RAM0|ram~639_combout )) # (\ROM1|memROM~29_combout  & ((\RAM0|ram~640_combout )))) # (\ROM1|memROM~9_combout ) ) ) ) # ( 
// !\RAM0|ram~642_combout  & ( \RAM0|ram~641_combout  & ( (!\ROM1|memROM~29_combout  & (((\ROM1|memROM~9_combout )) # (\RAM0|ram~639_combout ))) # (\ROM1|memROM~29_combout  & (((!\ROM1|memROM~9_combout  & \RAM0|ram~640_combout )))) ) ) ) # ( 
// \RAM0|ram~642_combout  & ( !\RAM0|ram~641_combout  & ( (!\ROM1|memROM~29_combout  & (\RAM0|ram~639_combout  & (!\ROM1|memROM~9_combout ))) # (\ROM1|memROM~29_combout  & (((\RAM0|ram~640_combout ) # (\ROM1|memROM~9_combout )))) ) ) ) # ( 
// !\RAM0|ram~642_combout  & ( !\RAM0|ram~641_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout  & (\RAM0|ram~639_combout )) # (\ROM1|memROM~29_combout  & ((\RAM0|ram~640_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~29_combout ),
	.datab(!\RAM0|ram~639_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~640_combout ),
	.datae(!\RAM0|ram~642_combout ),
	.dataf(!\RAM0|ram~641_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~643 .extended_lut = "off";
defparam \RAM0|ram~643 .lut_mask = 64'h207025752A7A2F7F;
defparam \RAM0|ram~643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N26
dffeas \RAM0|ram~342 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~342 .is_wysiwyg = "true";
defparam \RAM0|ram~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N55
dffeas \RAM0|ram~374 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~374 .is_wysiwyg = "true";
defparam \RAM0|ram~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N16
dffeas \RAM0|ram~350 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~350 .is_wysiwyg = "true";
defparam \RAM0|ram~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N14
dffeas \RAM0|ram~382 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~382 .is_wysiwyg = "true";
defparam \RAM0|ram~382 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N12
cyclonev_lcell_comb \RAM0|ram~649 (
// Equation(s):
// \RAM0|ram~649_combout  = ( \RAM0|ram~382_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM0|ram~374_q ) ) ) ) # ( !\RAM0|ram~382_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~374_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM0|ram~382_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM0|ram~342_q )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~350_q ))) ) ) ) # ( !\RAM0|ram~382_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & 
// (\RAM0|ram~342_q )) # (\ROM1|memROM~9_combout  & ((\RAM0|ram~350_q ))) ) ) )

	.dataa(!\RAM0|ram~342_q ),
	.datab(!\RAM0|ram~374_q ),
	.datac(!\RAM0|ram~350_q ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM0|ram~382_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~649 .extended_lut = "off";
defparam \RAM0|ram~649 .lut_mask = 64'h550F550F330033FF;
defparam \RAM0|ram~649 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \RAM0|ram~390 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~390 .is_wysiwyg = "true";
defparam \RAM0|ram~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N32
dffeas \RAM0|ram~358 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~358 .is_wysiwyg = "true";
defparam \RAM0|ram~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N55
dffeas \RAM0|ram~366 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~366 .is_wysiwyg = "true";
defparam \RAM0|ram~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \RAM0|ram~398 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~398 .is_wysiwyg = "true";
defparam \RAM0|ram~398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \RAM0|ram~650 (
// Equation(s):
// \RAM0|ram~650_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~398_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~390_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~366_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~358_q  ) ) )

	.dataa(!\RAM0|ram~390_q ),
	.datab(!\RAM0|ram~358_q ),
	.datac(!\RAM0|ram~366_q ),
	.datad(!\RAM0|ram~398_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~650 .extended_lut = "off";
defparam \RAM0|ram~650 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM0|ram~650 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \RAM0|ram~526 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~526 .is_wysiwyg = "true";
defparam \RAM0|ram~526 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N47
dffeas \RAM0|ram~518 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~518 .is_wysiwyg = "true";
defparam \RAM0|ram~518 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \RAM0|ram~494feeder (
// Equation(s):
// \RAM0|ram~494feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~494feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~494feeder .extended_lut = "off";
defparam \RAM0|ram~494feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM0|ram~494feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N1
dffeas \RAM0|ram~494 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM0|ram~494feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM0|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~494 .is_wysiwyg = "true";
defparam \RAM0|ram~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N35
dffeas \RAM0|ram~486 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~486 .is_wysiwyg = "true";
defparam \RAM0|ram~486 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \RAM0|ram~652 (
// Equation(s):
// \RAM0|ram~652_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~526_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  & ( \RAM0|ram~518_q  ) ) ) # ( \ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( 
// \RAM0|ram~494_q  ) ) ) # ( !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM0|ram~486_q  ) ) )

	.dataa(!\RAM0|ram~526_q ),
	.datab(!\RAM0|ram~518_q ),
	.datac(!\RAM0|ram~494_q ),
	.datad(!\RAM0|ram~486_q ),
	.datae(!\ROM1|memROM~9_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~652 .extended_lut = "off";
defparam \RAM0|ram~652 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM0|ram~652 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N53
dffeas \RAM0|ram~478 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~478 .is_wysiwyg = "true";
defparam \RAM0|ram~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \RAM0|ram~502 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~502 .is_wysiwyg = "true";
defparam \RAM0|ram~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N58
dffeas \RAM0|ram~470 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~470 .is_wysiwyg = "true";
defparam \RAM0|ram~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \RAM0|ram~510 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM0|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM0|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM0|ram~510 .is_wysiwyg = "true";
defparam \RAM0|ram~510 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N57
cyclonev_lcell_comb \RAM0|ram~651 (
// Equation(s):
// \RAM0|ram~651_combout  = ( \RAM0|ram~510_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~9_combout ) # (\RAM0|ram~502_q ) ) ) ) # ( !\RAM0|ram~510_q  & ( \ROM1|memROM~10_combout  & ( (\RAM0|ram~502_q  & !\ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM0|ram~510_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & ((\RAM0|ram~470_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~478_q )) ) ) ) # ( !\RAM0|ram~510_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & 
// ((\RAM0|ram~470_q ))) # (\ROM1|memROM~9_combout  & (\RAM0|ram~478_q )) ) ) )

	.dataa(!\RAM0|ram~478_q ),
	.datab(!\RAM0|ram~502_q ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM0|ram~470_q ),
	.datae(!\RAM0|ram~510_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~651 .extended_lut = "off";
defparam \RAM0|ram~651 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM0|ram~651 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \RAM0|ram~653 (
// Equation(s):
// \RAM0|ram~653_combout  = ( \RAM0|ram~652_combout  & ( \RAM0|ram~651_combout  & ( ((!\ROM1|memROM~27_combout  & (\RAM0|ram~649_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~650_combout )))) # (\ROM1|memROM~29_combout ) ) ) ) # ( 
// !\RAM0|ram~652_combout  & ( \RAM0|ram~651_combout  & ( (!\ROM1|memROM~27_combout  & (((\RAM0|ram~649_combout )) # (\ROM1|memROM~29_combout ))) # (\ROM1|memROM~27_combout  & (!\ROM1|memROM~29_combout  & ((\RAM0|ram~650_combout )))) ) ) ) # ( 
// \RAM0|ram~652_combout  & ( !\RAM0|ram~651_combout  & ( (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~29_combout  & (\RAM0|ram~649_combout ))) # (\ROM1|memROM~27_combout  & (((\RAM0|ram~650_combout )) # (\ROM1|memROM~29_combout ))) ) ) ) # ( 
// !\RAM0|ram~652_combout  & ( !\RAM0|ram~651_combout  & ( (!\ROM1|memROM~29_combout  & ((!\ROM1|memROM~27_combout  & (\RAM0|ram~649_combout )) # (\ROM1|memROM~27_combout  & ((\RAM0|ram~650_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM0|ram~649_combout ),
	.datad(!\RAM0|ram~650_combout ),
	.datae(!\RAM0|ram~652_combout ),
	.dataf(!\RAM0|ram~651_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~653 .extended_lut = "off";
defparam \RAM0|ram~653 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \RAM0|ram~653 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \RAM0|ram~654 (
// Equation(s):
// \RAM0|ram~654_combout  = ( \RAM0|ram~643_combout  & ( \RAM0|ram~653_combout  & ( ((!\ROM1|memROM~28_combout  & (\RAM0|ram~638_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~648_combout )))) # (\ROM1|memROM~8_combout ) ) ) ) # ( 
// !\RAM0|ram~643_combout  & ( \RAM0|ram~653_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~638_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~648_combout ))))) # (\ROM1|memROM~8_combout  & (\ROM1|memROM~28_combout )) 
// ) ) ) # ( \RAM0|ram~643_combout  & ( !\RAM0|ram~653_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~638_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~648_combout ))))) # (\ROM1|memROM~8_combout  & 
// (!\ROM1|memROM~28_combout )) ) ) ) # ( !\RAM0|ram~643_combout  & ( !\RAM0|ram~653_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~28_combout  & (\RAM0|ram~638_combout )) # (\ROM1|memROM~28_combout  & ((\RAM0|ram~648_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM0|ram~638_combout ),
	.datad(!\RAM0|ram~648_combout ),
	.datae(!\RAM0|ram~643_combout ),
	.dataf(!\RAM0|ram~653_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|ram~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|ram~654 .extended_lut = "off";
defparam \RAM0|ram~654 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \RAM0|ram~654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \key0|saida[5]~33 (
// Equation(s):
// \key0|saida[5]~33_combout  = ( \RAM0|ram~654_combout  & ( (!\key0|saida[5]~32_combout  & ((!\RAM4|dado_out~0_combout ) # (\RAM4|ram~654_combout ))) ) ) # ( !\RAM0|ram~654_combout  & ( (!\key0|saida[5]~32_combout  & (!\RAM0|dado_out~1_combout  & 
// ((!\RAM4|dado_out~0_combout ) # (\RAM4|ram~654_combout )))) ) )

	.dataa(!\RAM4|dado_out~0_combout ),
	.datab(!\key0|saida[5]~32_combout ),
	.datac(!\RAM0|dado_out~1_combout ),
	.datad(!\RAM4|ram~654_combout ),
	.datae(gnd),
	.dataf(!\RAM0|ram~654_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[5]~33 .extended_lut = "off";
defparam \key0|saida[5]~33 .lut_mask = 64'h80C080C088CC88CC;
defparam \key0|saida[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \CPU|ULA1|saida[5]~5 (
// Equation(s):
// \CPU|ULA1|saida[5]~5_combout  = ( \RAM8|dado_out[5]~9_combout  & ( \key0|saida[5]~33_combout  & ( (!\CPU|decoderInstru|saida~4_combout  & ((!\CPU|decoderInstru|saida~1_combout ) # ((\CPU|MUX1|saida_MUX[5]~5_combout )))) # 
// (\CPU|decoderInstru|saida~4_combout  & (\CPU|REGS|registrador~96_combout  & ((!\CPU|decoderInstru|saida~1_combout ) # (\CPU|MUX1|saida_MUX[5]~5_combout )))) ) ) ) # ( !\RAM8|dado_out[5]~9_combout  & ( \key0|saida[5]~33_combout  & ( 
// (\CPU|MUX1|saida_MUX[5]~5_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~96_combout ))) ) ) ) # ( \RAM8|dado_out[5]~9_combout  & ( !\key0|saida[5]~33_combout  & ( (\CPU|MUX1|saida_MUX[5]~5_combout  & 
// ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~96_combout ))) ) ) ) # ( !\RAM8|dado_out[5]~9_combout  & ( !\key0|saida[5]~33_combout  & ( (\CPU|MUX1|saida_MUX[5]~5_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # 
// (\CPU|REGS|registrador~96_combout ))) ) ) )

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida~1_combout ),
	.datac(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datad(!\CPU|REGS|registrador~96_combout ),
	.datae(!\RAM8|dado_out[5]~9_combout ),
	.dataf(!\key0|saida[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~5 .lut_mask = 64'h0A0F0A0F0A0F8ACF;
defparam \CPU|ULA1|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \CPU|REGS|registrador~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~25feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~25 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \CPU|REGS|registrador~41feeder (
// Equation(s):
// \CPU|REGS|registrador~41feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~41feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \CPU|REGS|registrador~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~41feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~41 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N50
dffeas \CPU|REGS|registrador~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~25_sumout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~33 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \CPU|REGS|registrador~17feeder (
// Equation(s):
// \CPU|REGS|registrador~17feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~17feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N10
dffeas \CPU|REGS|registrador~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~17feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~17 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \CPU|REGS|registrador~128 (
// Equation(s):
// \CPU|REGS|registrador~128_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~2_combout  & ((\CPU|REGS|registrador~17_q ))) # (\ROM1|memROM~2_combout  & (\CPU|REGS|registrador~25_q )))) # (\ROM1|memROM~6_combout  & 
// (((\ROM1|memROM~2_combout ))))) ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~2_combout  & ((\CPU|REGS|registrador~33_q ))) # (\ROM1|memROM~2_combout  & (\CPU|REGS|registrador~41_q )))) # (\ROM1|memROM~6_combout  & 
// (((\ROM1|memROM~2_combout ))))) ) )

	.dataa(!\CPU|REGS|registrador~25_q ),
	.datab(!\CPU|REGS|registrador~41_q ),
	.datac(!\CPU|REGS|registrador~33_q ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(!\CPU|REGS|registrador~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~128 .extended_lut = "on";
defparam \CPU|REGS|registrador~128 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|REGS|registrador~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \CPU|REGS|registrador~65feeder (
// Equation(s):
// \CPU|REGS|registrador~65feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~65feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N32
dffeas \CPU|REGS|registrador~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~65feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~65 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \CPU|REGS|registrador~73feeder (
// Equation(s):
// \CPU|REGS|registrador~73feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~73feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N2
dffeas \CPU|REGS|registrador~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~73feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~73 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \CPU|REGS|registrador~57feeder (
// Equation(s):
// \CPU|REGS|registrador~57feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~57feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \CPU|REGS|registrador~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~57feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~57 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \CPU|REGS|registrador~49feeder (
// Equation(s):
// \CPU|REGS|registrador~49feeder_combout  = ( \CPU|ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~49feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N43
dffeas \CPU|REGS|registrador~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~49feeder_combout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~49 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N18
cyclonev_lcell_comb \CPU|REGS|registrador~96 (
// Equation(s):
// \CPU|REGS|registrador~96_combout  = ( !\ROM1|memROM~4_combout  & ( (!\CPU|REGS|registrador~128_combout  & (\ROM1|memROM~6_combout  & (\CPU|REGS|registrador~49_q ))) # (\CPU|REGS|registrador~128_combout  & ((!\ROM1|memROM~6_combout ) # 
// (((\CPU|REGS|registrador~57_q ))))) ) ) # ( \ROM1|memROM~4_combout  & ( (!\CPU|REGS|registrador~128_combout  & (\ROM1|memROM~6_combout  & (\CPU|REGS|registrador~65_q ))) # (\CPU|REGS|registrador~128_combout  & ((!\ROM1|memROM~6_combout ) # 
// (((\CPU|REGS|registrador~73_q ))))) ) )

	.dataa(!\CPU|REGS|registrador~128_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\CPU|REGS|registrador~65_q ),
	.datad(!\CPU|REGS|registrador~73_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~57_q ),
	.datag(!\CPU|REGS|registrador~49_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~96 .extended_lut = "on";
defparam \CPU|REGS|registrador~96 .lut_mask = 64'h4646465757574657;
defparam \CPU|REGS|registrador~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \RAM4|ram~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~318 .is_wysiwyg = "true";
defparam \RAM4|ram~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N44
dffeas \RAM4|ram~334 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~334 .is_wysiwyg = "true";
defparam \RAM4|ram~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N28
dffeas \RAM4|ram~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~62 .is_wysiwyg = "true";
defparam \RAM4|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N53
dffeas \RAM4|ram~78 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~78 .is_wysiwyg = "true";
defparam \RAM4|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \RAM4|ram~645 (
// Equation(s):
// \RAM4|ram~645_combout  = ( \ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( \RAM4|ram~334_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( \ROM1|memROM~8_combout  & ( \RAM4|ram~318_q  ) ) ) # ( \ROM1|memROM~27_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM4|ram~78_q  ) ) ) # ( !\ROM1|memROM~27_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM4|ram~62_q  ) ) )

	.dataa(!\RAM4|ram~318_q ),
	.datab(!\RAM4|ram~334_q ),
	.datac(!\RAM4|ram~62_q ),
	.datad(!\RAM4|ram~78_q ),
	.datae(!\ROM1|memROM~27_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~645 .extended_lut = "off";
defparam \RAM4|ram~645 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM4|ram~645 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N57
cyclonev_lcell_comb \RAM4|ram~350feeder (
// Equation(s):
// \RAM4|ram~350feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~350feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~350feeder .extended_lut = "off";
defparam \RAM4|ram~350feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~350feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N59
dffeas \RAM4|ram~350 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~350 .is_wysiwyg = "true";
defparam \RAM4|ram~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N41
dffeas \RAM4|ram~110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~110 .is_wysiwyg = "true";
defparam \RAM4|ram~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \RAM4|ram~94feeder (
// Equation(s):
// \RAM4|ram~94feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~94feeder .extended_lut = "off";
defparam \RAM4|ram~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N10
dffeas \RAM4|ram~94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~94 .is_wysiwyg = "true";
defparam \RAM4|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \RAM4|ram~366 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~366 .is_wysiwyg = "true";
defparam \RAM4|ram~366 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \RAM4|ram~646 (
// Equation(s):
// \RAM4|ram~646_combout  = ( \RAM4|ram~366_q  & ( \ROM1|memROM~27_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~110_q ) ) ) ) # ( !\RAM4|ram~366_q  & ( \ROM1|memROM~27_combout  & ( (\RAM4|ram~110_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~366_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~94_q ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~350_q )) ) ) ) # ( !\RAM4|ram~366_q  & ( !\ROM1|memROM~27_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM4|ram~94_q 
// ))) # (\ROM1|memROM~8_combout  & (\RAM4|ram~350_q )) ) ) )

	.dataa(!\RAM4|ram~350_q ),
	.datab(!\RAM4|ram~110_q ),
	.datac(!\RAM4|ram~94_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~366_q ),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~646 .extended_lut = "off";
defparam \RAM4|ram~646 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM4|ram~646 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N14
dffeas \RAM4|ram~382 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~382 .is_wysiwyg = "true";
defparam \RAM4|ram~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N40
dffeas \RAM4|ram~142 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~142 .is_wysiwyg = "true";
defparam \RAM4|ram~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N53
dffeas \RAM4|ram~126 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~126 .is_wysiwyg = "true";
defparam \RAM4|ram~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N14
dffeas \RAM4|ram~398 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~398 .is_wysiwyg = "true";
defparam \RAM4|ram~398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \RAM4|ram~647 (
// Equation(s):
// \RAM4|ram~647_combout  = ( \RAM4|ram~398_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~27_combout ) # (\RAM4|ram~382_q ) ) ) ) # ( !\RAM4|ram~398_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~382_q  & !\ROM1|memROM~27_combout ) ) ) ) # ( 
// \RAM4|ram~398_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & ((\RAM4|ram~126_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~142_q )) ) ) ) # ( !\RAM4|ram~398_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & 
// ((\RAM4|ram~126_q ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~142_q )) ) ) )

	.dataa(!\RAM4|ram~382_q ),
	.datab(!\RAM4|ram~142_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM4|ram~126_q ),
	.datae(!\RAM4|ram~398_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~647 .extended_lut = "off";
defparam \RAM4|ram~647 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM4|ram~647 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \RAM4|ram~30feeder (
// Equation(s):
// \RAM4|ram~30feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~30feeder .extended_lut = "off";
defparam \RAM4|ram~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N35
dffeas \RAM4|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~30 .is_wysiwyg = "true";
defparam \RAM4|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N10
dffeas \RAM4|ram~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~46 .is_wysiwyg = "true";
defparam \RAM4|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N39
cyclonev_lcell_comb \RAM4|ram~286feeder (
// Equation(s):
// \RAM4|ram~286feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~286feeder .extended_lut = "off";
defparam \RAM4|ram~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N40
dffeas \RAM4|ram~286 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~286 .is_wysiwyg = "true";
defparam \RAM4|ram~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N26
dffeas \RAM4|ram~302 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~302 .is_wysiwyg = "true";
defparam \RAM4|ram~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \RAM4|ram~644 (
// Equation(s):
// \RAM4|ram~644_combout  = ( \RAM4|ram~302_q  & ( \ROM1|memROM~8_combout  & ( (\RAM4|ram~286_q ) # (\ROM1|memROM~27_combout ) ) ) ) # ( !\RAM4|ram~302_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & \RAM4|ram~286_q ) ) ) ) # ( 
// \RAM4|ram~302_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~30_q )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~46_q ))) ) ) ) # ( !\RAM4|ram~302_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (\RAM4|ram~30_q 
// )) # (\ROM1|memROM~27_combout  & ((\RAM4|ram~46_q ))) ) ) )

	.dataa(!\RAM4|ram~30_q ),
	.datab(!\RAM4|ram~46_q ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(!\RAM4|ram~286_q ),
	.datae(!\RAM4|ram~302_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~644 .extended_lut = "off";
defparam \RAM4|ram~644 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM4|ram~644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \RAM4|ram~648 (
// Equation(s):
// \RAM4|ram~648_combout  = ( \RAM4|ram~647_combout  & ( \RAM4|ram~644_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM4|ram~646_combout )))) # (\ROM1|memROM~10_combout  & (((\RAM4|ram~645_combout )) # (\ROM1|memROM~28_combout 
// ))) ) ) ) # ( !\RAM4|ram~647_combout  & ( \RAM4|ram~644_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~28_combout ) # ((\RAM4|ram~646_combout )))) # (\ROM1|memROM~10_combout  & (!\ROM1|memROM~28_combout  & (\RAM4|ram~645_combout ))) ) ) ) # ( 
// \RAM4|ram~647_combout  & ( !\RAM4|ram~644_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~28_combout  & ((\RAM4|ram~646_combout )))) # (\ROM1|memROM~10_combout  & (((\RAM4|ram~645_combout )) # (\ROM1|memROM~28_combout ))) ) ) ) # ( 
// !\RAM4|ram~647_combout  & ( !\RAM4|ram~644_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~28_combout  & ((\RAM4|ram~646_combout )))) # (\ROM1|memROM~10_combout  & (!\ROM1|memROM~28_combout  & (\RAM4|ram~645_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~28_combout ),
	.datac(!\RAM4|ram~645_combout ),
	.datad(!\RAM4|ram~646_combout ),
	.datae(!\RAM4|ram~647_combout ),
	.dataf(!\RAM4|ram~644_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~648 .extended_lut = "off";
defparam \RAM4|ram~648 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM4|ram~648 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N2
dffeas \RAM4|ram~454 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~454 .is_wysiwyg = "true";
defparam \RAM4|ram~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N43
dffeas \RAM4|ram~198 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~198 .is_wysiwyg = "true";
defparam \RAM4|ram~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N14
dffeas \RAM4|ram~518 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~518 .is_wysiwyg = "true";
defparam \RAM4|ram~518 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N30
cyclonev_lcell_comb \RAM4|ram~262feeder (
// Equation(s):
// \RAM4|ram~262feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~262feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~262feeder .extended_lut = "off";
defparam \RAM4|ram~262feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~262feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N31
dffeas \RAM4|ram~262 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~262 .is_wysiwyg = "true";
defparam \RAM4|ram~262 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \RAM4|ram~642 (
// Equation(s):
// \RAM4|ram~642_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~518_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~262_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~454_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~198_q  ) ) )

	.dataa(!\RAM4|ram~454_q ),
	.datab(!\RAM4|ram~198_q ),
	.datac(!\RAM4|ram~518_q ),
	.datad(!\RAM4|ram~262_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~642 .extended_lut = "off";
defparam \RAM4|ram~642 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM4|ram~642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N38
dffeas \RAM4|ram~150 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~150 .is_wysiwyg = "true";
defparam \RAM4|ram~150 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \RAM4|ram~214feeder (
// Equation(s):
// \RAM4|ram~214feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~214feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~214feeder .extended_lut = "off";
defparam \RAM4|ram~214feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~214feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \RAM4|ram~214 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~214 .is_wysiwyg = "true";
defparam \RAM4|ram~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N11
dffeas \RAM4|ram~470 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~470 .is_wysiwyg = "true";
defparam \RAM4|ram~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N29
dffeas \RAM4|ram~406 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~721_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~406 .is_wysiwyg = "true";
defparam \RAM4|ram~406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N27
cyclonev_lcell_comb \RAM4|ram~639 (
// Equation(s):
// \RAM4|ram~639_combout  = ( \RAM4|ram~406_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~214_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~470_q ))) ) ) ) # ( !\RAM4|ram~406_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM4|ram~214_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~470_q ))) ) ) ) # ( \RAM4|ram~406_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~150_q ) ) ) ) # ( !\RAM4|ram~406_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~150_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~150_q ),
	.datab(!\RAM4|ram~214_q ),
	.datac(!\RAM4|ram~470_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~406_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~639 .extended_lut = "off";
defparam \RAM4|ram~639 .lut_mask = 64'h550055FF330F330F;
defparam \RAM4|ram~639 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N0
cyclonev_lcell_comb \RAM4|ram~182feeder (
// Equation(s):
// \RAM4|ram~182feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~182feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~182feeder .extended_lut = "off";
defparam \RAM4|ram~182feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~182feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N2
dffeas \RAM4|ram~182 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~182 .is_wysiwyg = "true";
defparam \RAM4|ram~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N44
dffeas \RAM4|ram~246 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~246 .is_wysiwyg = "true";
defparam \RAM4|ram~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N19
dffeas \RAM4|ram~502 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~502 .is_wysiwyg = "true";
defparam \RAM4|ram~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N56
dffeas \RAM4|ram~438 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~725_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~438 .is_wysiwyg = "true";
defparam \RAM4|ram~438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N54
cyclonev_lcell_comb \RAM4|ram~640 (
// Equation(s):
// \RAM4|ram~640_combout  = ( \RAM4|ram~438_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~246_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~502_q ))) ) ) ) # ( !\RAM4|ram~438_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM4|ram~246_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~502_q ))) ) ) ) # ( \RAM4|ram~438_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~182_q ) ) ) ) # ( !\RAM4|ram~438_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~182_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~182_q ),
	.datab(!\RAM4|ram~246_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~502_q ),
	.datae(!\RAM4|ram~438_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~640 .extended_lut = "off";
defparam \RAM4|ram~640 .lut_mask = 64'h50505F5F303F303F;
defparam \RAM4|ram~640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N25
dffeas \RAM4|ram~230 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~230 .is_wysiwyg = "true";
defparam \RAM4|ram~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N59
dffeas \RAM4|ram~166 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~166 .is_wysiwyg = "true";
defparam \RAM4|ram~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N34
dffeas \RAM4|ram~422 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~422 .is_wysiwyg = "true";
defparam \RAM4|ram~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N50
dffeas \RAM4|ram~486 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~486 .is_wysiwyg = "true";
defparam \RAM4|ram~486 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \RAM4|ram~641 (
// Equation(s):
// \RAM4|ram~641_combout  = ( \RAM4|ram~486_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~230_q ) ) ) ) # ( !\RAM4|ram~486_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~230_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~486_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~166_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~422_q ))) ) ) ) # ( !\RAM4|ram~486_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & 
// (\RAM4|ram~166_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~422_q ))) ) ) )

	.dataa(!\RAM4|ram~230_q ),
	.datab(!\RAM4|ram~166_q ),
	.datac(!\RAM4|ram~422_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~486_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~641 .extended_lut = "off";
defparam \RAM4|ram~641 .lut_mask = 64'h330F330F550055FF;
defparam \RAM4|ram~641 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \RAM4|ram~643 (
// Equation(s):
// \RAM4|ram~643_combout  = ( \RAM4|ram~640_combout  & ( \RAM4|ram~641_combout  & ( (!\ROM1|memROM~10_combout  & (((\RAM4|ram~639_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM4|ram~642_combout 
// )))) ) ) ) # ( !\RAM4|ram~640_combout  & ( \RAM4|ram~641_combout  & ( (!\ROM1|memROM~10_combout  & (((\RAM4|ram~639_combout )) # (\ROM1|memROM~27_combout ))) # (\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & (\RAM4|ram~642_combout ))) ) ) ) # ( 
// \RAM4|ram~640_combout  & ( !\RAM4|ram~641_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & ((\RAM4|ram~639_combout )))) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~27_combout ) # ((\RAM4|ram~642_combout )))) ) ) ) # ( 
// !\RAM4|ram~640_combout  & ( !\RAM4|ram~641_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~27_combout  & ((\RAM4|ram~639_combout )))) # (\ROM1|memROM~10_combout  & (\ROM1|memROM~27_combout  & (\RAM4|ram~642_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\RAM4|ram~642_combout ),
	.datad(!\RAM4|ram~639_combout ),
	.datae(!\RAM4|ram~640_combout ),
	.dataf(!\RAM4|ram~641_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~643 .extended_lut = "off";
defparam \RAM4|ram~643 .lut_mask = 64'h018945CD23AB67EF;
defparam \RAM4|ram~643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \RAM4|ram~462 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~462 .is_wysiwyg = "true";
defparam \RAM4|ram~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N22
dffeas \RAM4|ram~430 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~430 .is_wysiwyg = "true";
defparam \RAM4|ram~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N22
dffeas \RAM4|ram~494 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~494 .is_wysiwyg = "true";
defparam \RAM4|ram~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \RAM4|ram~526 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~526 .is_wysiwyg = "true";
defparam \RAM4|ram~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \RAM4|ram~652 (
// Equation(s):
// \RAM4|ram~652_combout  = ( \RAM4|ram~526_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~494_q ) # (\ROM1|memROM~10_combout ) ) ) ) # ( !\RAM4|ram~526_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & \RAM4|ram~494_q ) ) ) ) # ( 
// \RAM4|ram~526_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM4|ram~430_q ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~462_q )) ) ) ) # ( !\RAM4|ram~526_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & 
// ((\RAM4|ram~430_q ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~462_q )) ) ) )

	.dataa(!\RAM4|ram~462_q ),
	.datab(!\RAM4|ram~430_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM4|ram~494_q ),
	.datae(!\RAM4|ram~526_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~652 .extended_lut = "off";
defparam \RAM4|ram~652 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM4|ram~652 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N16
dffeas \RAM4|ram~478 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~478 .is_wysiwyg = "true";
defparam \RAM4|ram~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N26
dffeas \RAM4|ram~446 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~446 .is_wysiwyg = "true";
defparam \RAM4|ram~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N52
dffeas \RAM4|ram~414 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~414 .is_wysiwyg = "true";
defparam \RAM4|ram~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \RAM4|ram~510 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~510 .is_wysiwyg = "true";
defparam \RAM4|ram~510 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \RAM4|ram~651 (
// Equation(s):
// \RAM4|ram~651_combout  = ( \RAM4|ram~510_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM4|ram~478_q ) ) ) ) # ( !\RAM4|ram~510_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~478_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM4|ram~510_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM4|ram~414_q ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~446_q )) ) ) ) # ( !\RAM4|ram~510_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~10_combout  & 
// ((\RAM4|ram~414_q ))) # (\ROM1|memROM~10_combout  & (\RAM4|ram~446_q )) ) ) )

	.dataa(!\RAM4|ram~478_q ),
	.datab(!\RAM4|ram~446_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM4|ram~414_q ),
	.datae(!\RAM4|ram~510_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~651 .extended_lut = "off";
defparam \RAM4|ram~651 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM4|ram~651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N32
dffeas \RAM4|ram~174 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~174 .is_wysiwyg = "true";
defparam \RAM4|ram~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N52
dffeas \RAM4|ram~238 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~238 .is_wysiwyg = "true";
defparam \RAM4|ram~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N25
dffeas \RAM4|ram~270 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~270 .is_wysiwyg = "true";
defparam \RAM4|ram~270 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N15
cyclonev_lcell_comb \RAM4|ram~206feeder (
// Equation(s):
// \RAM4|ram~206feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~206feeder .extended_lut = "off";
defparam \RAM4|ram~206feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N16
dffeas \RAM4|ram~206 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~206 .is_wysiwyg = "true";
defparam \RAM4|ram~206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N27
cyclonev_lcell_comb \RAM4|ram~650 (
// Equation(s):
// \RAM4|ram~650_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~270_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~206_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~238_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~174_q  ) ) )

	.dataa(!\RAM4|ram~174_q ),
	.datab(!\RAM4|ram~238_q ),
	.datac(!\RAM4|ram~270_q ),
	.datad(!\RAM4|ram~206_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~650 .extended_lut = "off";
defparam \RAM4|ram~650 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM4|ram~650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \RAM4|ram~158feeder (
// Equation(s):
// \RAM4|ram~158feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~158feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~158feeder .extended_lut = "off";
defparam \RAM4|ram~158feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~158feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N25
dffeas \RAM4|ram~158 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~158 .is_wysiwyg = "true";
defparam \RAM4|ram~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N41
dffeas \RAM4|ram~222 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~222 .is_wysiwyg = "true";
defparam \RAM4|ram~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \RAM4|ram~190feeder (
// Equation(s):
// \RAM4|ram~190feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~190feeder .extended_lut = "off";
defparam \RAM4|ram~190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N34
dffeas \RAM4|ram~190 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~190 .is_wysiwyg = "true";
defparam \RAM4|ram~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N28
dffeas \RAM4|ram~254 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~254 .is_wysiwyg = "true";
defparam \RAM4|ram~254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \RAM4|ram~649 (
// Equation(s):
// \RAM4|ram~649_combout  = ( \ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~254_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( \ROM1|memROM~10_combout  & ( \RAM4|ram~190_q  ) ) ) # ( \ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & 
// ( \RAM4|ram~222_q  ) ) ) # ( !\ROM1|memROM~28_combout  & ( !\ROM1|memROM~10_combout  & ( \RAM4|ram~158_q  ) ) )

	.dataa(!\RAM4|ram~158_q ),
	.datab(!\RAM4|ram~222_q ),
	.datac(!\RAM4|ram~190_q ),
	.datad(!\RAM4|ram~254_q ),
	.datae(!\ROM1|memROM~28_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~649 .extended_lut = "off";
defparam \RAM4|ram~649 .lut_mask = 64'h555533330F0F00FF;
defparam \RAM4|ram~649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \RAM4|ram~653 (
// Equation(s):
// \RAM4|ram~653_combout  = ( \RAM4|ram~650_combout  & ( \RAM4|ram~649_combout  & ( (!\ROM1|memROM~8_combout ) # ((!\ROM1|memROM~27_combout  & ((\RAM4|ram~651_combout ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~652_combout ))) ) ) ) # ( 
// !\RAM4|ram~650_combout  & ( \RAM4|ram~649_combout  & ( (!\ROM1|memROM~27_combout  & (((!\ROM1|memROM~8_combout ) # (\RAM4|ram~651_combout )))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~652_combout  & (\ROM1|memROM~8_combout ))) ) ) ) # ( 
// \RAM4|ram~650_combout  & ( !\RAM4|ram~649_combout  & ( (!\ROM1|memROM~27_combout  & (((\ROM1|memROM~8_combout  & \RAM4|ram~651_combout )))) # (\ROM1|memROM~27_combout  & (((!\ROM1|memROM~8_combout )) # (\RAM4|ram~652_combout ))) ) ) ) # ( 
// !\RAM4|ram~650_combout  & ( !\RAM4|ram~649_combout  & ( (\ROM1|memROM~8_combout  & ((!\ROM1|memROM~27_combout  & ((\RAM4|ram~651_combout ))) # (\ROM1|memROM~27_combout  & (\RAM4|ram~652_combout )))) ) ) )

	.dataa(!\RAM4|ram~652_combout ),
	.datab(!\ROM1|memROM~27_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~651_combout ),
	.datae(!\RAM4|ram~650_combout ),
	.dataf(!\RAM4|ram~649_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~653 .extended_lut = "off";
defparam \RAM4|ram~653 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \RAM4|ram~653 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N21
cyclonev_lcell_comb \RAM4|ram~86feeder (
// Equation(s):
// \RAM4|ram~86feeder_combout  = ( \CPU|REGS|registrador~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~86feeder .extended_lut = "off";
defparam \RAM4|ram~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N22
dffeas \RAM4|ram~86 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~86 .is_wysiwyg = "true";
defparam \RAM4|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N44
dffeas \RAM4|ram~342 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~715_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~342 .is_wysiwyg = "true";
defparam \RAM4|ram~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N20
dffeas \RAM4|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~22 .is_wysiwyg = "true";
defparam \RAM4|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N50
dffeas \RAM4|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~278 .is_wysiwyg = "true";
defparam \RAM4|ram~278 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \RAM4|ram~634 (
// Equation(s):
// \RAM4|ram~634_combout  = ( \RAM4|ram~278_q  & ( \ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~86_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~342_q ))) ) ) ) # ( !\RAM4|ram~278_q  & ( \ROM1|memROM~28_combout  & ( 
// (!\ROM1|memROM~8_combout  & (\RAM4|ram~86_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~342_q ))) ) ) ) # ( \RAM4|ram~278_q  & ( !\ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~22_q ) ) ) ) # ( !\RAM4|ram~278_q  & ( 
// !\ROM1|memROM~28_combout  & ( (\RAM4|ram~22_q  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(!\RAM4|ram~86_q ),
	.datab(!\RAM4|ram~342_q ),
	.datac(!\RAM4|ram~22_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM4|ram~278_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~634 .extended_lut = "off";
defparam \RAM4|ram~634 .lut_mask = 64'h0F000FFF55335533;
defparam \RAM4|ram~634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N38
dffeas \RAM4|ram~118 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~118 .is_wysiwyg = "true";
defparam \RAM4|ram~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N46
dffeas \RAM4|ram~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~54 .is_wysiwyg = "true";
defparam \RAM4|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N52
dffeas \RAM4|ram~374 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~374 .is_wysiwyg = "true";
defparam \RAM4|ram~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N20
dffeas \RAM4|ram~310 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~717_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~310 .is_wysiwyg = "true";
defparam \RAM4|ram~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \RAM4|ram~635 (
// Equation(s):
// \RAM4|ram~635_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~374_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~118_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~310_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~54_q  ) ) )

	.dataa(!\RAM4|ram~118_q ),
	.datab(!\RAM4|ram~54_q ),
	.datac(!\RAM4|ram~374_q ),
	.datad(!\RAM4|ram~310_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~635 .extended_lut = "off";
defparam \RAM4|ram~635 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM4|ram~635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N29
dffeas \RAM4|ram~102 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~102 .is_wysiwyg = "true";
defparam \RAM4|ram~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \RAM4|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~729_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~38 .is_wysiwyg = "true";
defparam \RAM4|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N32
dffeas \RAM4|ram~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~294 .is_wysiwyg = "true";
defparam \RAM4|ram~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \RAM4|ram~358 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~358 .is_wysiwyg = "true";
defparam \RAM4|ram~358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \RAM4|ram~636 (
// Equation(s):
// \RAM4|ram~636_combout  = ( \RAM4|ram~358_q  & ( \ROM1|memROM~28_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM4|ram~102_q ) ) ) ) # ( !\RAM4|ram~358_q  & ( \ROM1|memROM~28_combout  & ( (\RAM4|ram~102_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// \RAM4|ram~358_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~38_q )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~294_q ))) ) ) ) # ( !\RAM4|ram~358_q  & ( !\ROM1|memROM~28_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM4|ram~38_q 
// )) # (\ROM1|memROM~8_combout  & ((\RAM4|ram~294_q ))) ) ) )

	.dataa(!\RAM4|ram~102_q ),
	.datab(!\RAM4|ram~38_q ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM4|ram~294_q ),
	.datae(!\RAM4|ram~358_q ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~636 .extended_lut = "off";
defparam \RAM4|ram~636 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM4|ram~636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N20
dffeas \RAM4|ram~390 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~390 .is_wysiwyg = "true";
defparam \RAM4|ram~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N26
dffeas \RAM4|ram~326 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~326 .is_wysiwyg = "true";
defparam \RAM4|ram~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N41
dffeas \RAM4|ram~134 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~134 .is_wysiwyg = "true";
defparam \RAM4|ram~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N49
dffeas \RAM4|ram~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~70 .is_wysiwyg = "true";
defparam \RAM4|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N21
cyclonev_lcell_comb \RAM4|ram~637 (
// Equation(s):
// \RAM4|ram~637_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~390_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( \ROM1|memROM~28_combout  & ( \RAM4|ram~134_q  ) ) ) # ( \ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( 
// \RAM4|ram~326_q  ) ) ) # ( !\ROM1|memROM~8_combout  & ( !\ROM1|memROM~28_combout  & ( \RAM4|ram~70_q  ) ) )

	.dataa(!\RAM4|ram~390_q ),
	.datab(!\RAM4|ram~326_q ),
	.datac(!\RAM4|ram~134_q ),
	.datad(!\RAM4|ram~70_q ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~637 .extended_lut = "off";
defparam \RAM4|ram~637 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM4|ram~637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \RAM4|ram~638 (
// Equation(s):
// \RAM4|ram~638_combout  = ( \RAM4|ram~636_combout  & ( \RAM4|ram~637_combout  & ( ((!\ROM1|memROM~10_combout  & (\RAM4|ram~634_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~635_combout )))) # (\ROM1|memROM~27_combout ) ) ) ) # ( 
// !\RAM4|ram~636_combout  & ( \RAM4|ram~637_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM4|ram~634_combout  & ((!\ROM1|memROM~27_combout )))) # (\ROM1|memROM~10_combout  & (((\ROM1|memROM~27_combout ) # (\RAM4|ram~635_combout )))) ) ) ) # ( 
// \RAM4|ram~636_combout  & ( !\RAM4|ram~637_combout  & ( (!\ROM1|memROM~10_combout  & (((\ROM1|memROM~27_combout )) # (\RAM4|ram~634_combout ))) # (\ROM1|memROM~10_combout  & (((\RAM4|ram~635_combout  & !\ROM1|memROM~27_combout )))) ) ) ) # ( 
// !\RAM4|ram~636_combout  & ( !\RAM4|ram~637_combout  & ( (!\ROM1|memROM~27_combout  & ((!\ROM1|memROM~10_combout  & (\RAM4|ram~634_combout )) # (\ROM1|memROM~10_combout  & ((\RAM4|ram~635_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\RAM4|ram~634_combout ),
	.datac(!\RAM4|ram~635_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(!\RAM4|ram~636_combout ),
	.dataf(!\RAM4|ram~637_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~638 .extended_lut = "off";
defparam \RAM4|ram~638 .lut_mask = 64'h270027AA275527FF;
defparam \RAM4|ram~638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \RAM4|ram~654 (
// Equation(s):
// \RAM4|ram~654_combout  = ( \RAM4|ram~653_combout  & ( \RAM4|ram~638_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM4|ram~643_combout )))) # (\ROM1|memROM~9_combout  & (((\RAM4|ram~648_combout )) # (\ROM1|memROM~29_combout 
// ))) ) ) ) # ( !\RAM4|ram~653_combout  & ( \RAM4|ram~638_combout  & ( (!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~29_combout ) # ((\RAM4|ram~643_combout )))) # (\ROM1|memROM~9_combout  & (!\ROM1|memROM~29_combout  & (\RAM4|ram~648_combout ))) ) ) ) # ( 
// \RAM4|ram~653_combout  & ( !\RAM4|ram~638_combout  & ( (!\ROM1|memROM~9_combout  & (\ROM1|memROM~29_combout  & ((\RAM4|ram~643_combout )))) # (\ROM1|memROM~9_combout  & (((\RAM4|ram~648_combout )) # (\ROM1|memROM~29_combout ))) ) ) ) # ( 
// !\RAM4|ram~653_combout  & ( !\RAM4|ram~638_combout  & ( (!\ROM1|memROM~9_combout  & (\ROM1|memROM~29_combout  & ((\RAM4|ram~643_combout )))) # (\ROM1|memROM~9_combout  & (!\ROM1|memROM~29_combout  & (\RAM4|ram~648_combout ))) ) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~29_combout ),
	.datac(!\RAM4|ram~648_combout ),
	.datad(!\RAM4|ram~643_combout ),
	.datae(!\RAM4|ram~653_combout ),
	.dataf(!\RAM4|ram~638_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~654 .extended_lut = "off";
defparam \RAM4|ram~654 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM4|ram~654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \RAM4|dado_out[5]~6 (
// Equation(s):
// \RAM4|dado_out[5]~6_combout  = ( !\RAM4|ram~654_combout  & ( \RAM4|dado_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|dado_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|ram~654_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[5]~6 .extended_lut = "off";
defparam \RAM4|dado_out[5]~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \RAM4|dado_out[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \key0|saida[5]~18 (
// Equation(s):
// \key0|saida[5]~18_combout  = ( !\RAM0|ram~654_combout  & ( \RAM0|dado_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM0|dado_out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM0|ram~654_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[5]~18 .extended_lut = "off";
defparam \key0|saida[5]~18 .lut_mask = 64'h0F0F0F0F00000000;
defparam \key0|saida[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[5]~13 (
// Equation(s):
// \CPU|MUX1|saida_MUX[5]~13_combout  = ( \key0|saida[5]~18_combout  & ( \RAM8|dado_out[5]~9_combout  & ( \CPU|MUX1|saida_MUX[5]~5_combout  ) ) ) # ( !\key0|saida[5]~18_combout  & ( \RAM8|dado_out[5]~9_combout  & ( ((!\CPU|decoderInstru|saida~1_combout  & 
// (!\key0|saida[5]~32_combout  & !\RAM4|dado_out[5]~6_combout ))) # (\CPU|MUX1|saida_MUX[5]~5_combout ) ) ) ) # ( \key0|saida[5]~18_combout  & ( !\RAM8|dado_out[5]~9_combout  & ( \CPU|MUX1|saida_MUX[5]~5_combout  ) ) ) # ( !\key0|saida[5]~18_combout  & ( 
// !\RAM8|dado_out[5]~9_combout  & ( \CPU|MUX1|saida_MUX[5]~5_combout  ) ) )

	.dataa(!\CPU|decoderInstru|saida~1_combout ),
	.datab(!\key0|saida[5]~32_combout ),
	.datac(!\RAM4|dado_out[5]~6_combout ),
	.datad(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datae(!\key0|saida[5]~18_combout ),
	.dataf(!\RAM8|dado_out[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[5]~13 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[5]~13 .lut_mask = 64'h00FF00FF80FF00FF;
defparam \CPU|MUX1|saida_MUX[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \CPU|ULA1|Add0~29 (
// Equation(s):
// \CPU|ULA1|Add0~29_sumout  = SUM(( !\CPU|MUX1|saida_MUX[6]~14_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~100_combout  ) + ( \CPU|ULA1|Add0~26  ))
// \CPU|ULA1|Add0~30  = CARRY(( !\CPU|MUX1|saida_MUX[6]~14_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~100_combout  ) + ( \CPU|ULA1|Add0~26  ))

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|REGS|registrador~100_combout ),
	.datad(!\CPU|MUX1|saida_MUX[6]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~29_sumout ),
	.cout(\CPU|ULA1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~29 .extended_lut = "off";
defparam \CPU|ULA1|Add0~29 .lut_mask = 64'h0000F0F00000BB44;
defparam \CPU|ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \CPU|REGS|registrador~58feeder (
// Equation(s):
// \CPU|REGS|registrador~58feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~58feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \key0|saida[6]~35 (
// Equation(s):
// \key0|saida[6]~35_combout  = ( \RAM0|dado_out~1_combout  & ( \RAM4|ram~675_combout  & ( (\RAM0|ram~675_combout  & !\key0|saida[6]~34_combout ) ) ) ) # ( !\RAM0|dado_out~1_combout  & ( \RAM4|ram~675_combout  & ( !\key0|saida[6]~34_combout  ) ) ) # ( 
// \RAM0|dado_out~1_combout  & ( !\RAM4|ram~675_combout  & ( (!\RAM4|dado_out~0_combout  & (\RAM0|ram~675_combout  & !\key0|saida[6]~34_combout )) ) ) ) # ( !\RAM0|dado_out~1_combout  & ( !\RAM4|ram~675_combout  & ( (!\RAM4|dado_out~0_combout  & 
// !\key0|saida[6]~34_combout ) ) ) )

	.dataa(!\RAM4|dado_out~0_combout ),
	.datab(gnd),
	.datac(!\RAM0|ram~675_combout ),
	.datad(!\key0|saida[6]~34_combout ),
	.datae(!\RAM0|dado_out~1_combout ),
	.dataf(!\RAM4|ram~675_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[6]~35 .extended_lut = "off";
defparam \key0|saida[6]~35 .lut_mask = 64'hAA000A00FF000F00;
defparam \key0|saida[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \CPU|ULA1|saida[6]~6 (
// Equation(s):
// \CPU|ULA1|saida[6]~6_combout  = ( \RAM8|dado_out[6]~5_combout  & ( \key0|saida[6]~35_combout  & ( (!\CPU|decoderInstru|saida~1_combout  & (((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~100_combout )))) # 
// (\CPU|decoderInstru|saida~1_combout  & (\CPU|MUX1|saida_MUX[6]~6_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~100_combout )))) ) ) ) # ( !\RAM8|dado_out[6]~5_combout  & ( \key0|saida[6]~35_combout  & ( 
// (\CPU|MUX1|saida_MUX[6]~6_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~100_combout ))) ) ) ) # ( \RAM8|dado_out[6]~5_combout  & ( !\key0|saida[6]~35_combout  & ( (\CPU|MUX1|saida_MUX[6]~6_combout  & 
// ((!\CPU|decoderInstru|saida~4_combout ) # (\CPU|REGS|registrador~100_combout ))) ) ) ) # ( !\RAM8|dado_out[6]~5_combout  & ( !\key0|saida[6]~35_combout  & ( (\CPU|MUX1|saida_MUX[6]~6_combout  & ((!\CPU|decoderInstru|saida~4_combout ) # 
// (\CPU|REGS|registrador~100_combout ))) ) ) )

	.dataa(!\CPU|decoderInstru|saida~1_combout ),
	.datab(!\CPU|MUX1|saida_MUX[6]~6_combout ),
	.datac(!\CPU|decoderInstru|saida~4_combout ),
	.datad(!\CPU|REGS|registrador~100_combout ),
	.datae(!\RAM8|dado_out[6]~5_combout ),
	.dataf(!\key0|saida[6]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~6 .lut_mask = 64'h303330333033B0BB;
defparam \CPU|ULA1|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N59
dffeas \CPU|REGS|registrador~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~58feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~58 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \CPU|REGS|registrador~74feeder (
// Equation(s):
// \CPU|REGS|registrador~74feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~74feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N20
dffeas \CPU|REGS|registrador~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~74feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~74 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \CPU|REGS|registrador~66feeder (
// Equation(s):
// \CPU|REGS|registrador~66feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~66feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \CPU|REGS|registrador~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~66feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~66 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \CPU|REGS|registrador~42feeder (
// Equation(s):
// \CPU|REGS|registrador~42feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~42feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \CPU|REGS|registrador~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~42feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~42 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \CPU|REGS|registrador~26feeder (
// Equation(s):
// \CPU|REGS|registrador~26feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~26feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \CPU|REGS|registrador~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~26feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~26 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N53
dffeas \CPU|REGS|registrador~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~29_sumout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~34 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \CPU|REGS|registrador~18feeder (
// Equation(s):
// \CPU|REGS|registrador~18feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~18feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N52
dffeas \CPU|REGS|registrador~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~18feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~18 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \CPU|REGS|registrador~132 (
// Equation(s):
// \CPU|REGS|registrador~132_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~18_q  & !\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout )) # (\CPU|REGS|registrador~26_q )))) ) ) 
// # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~2_combout  & (((\CPU|REGS|registrador~34_q  & !\ROM1|memROM~6_combout )))) # (\ROM1|memROM~2_combout  & (((\ROM1|memROM~6_combout )) # (\CPU|REGS|registrador~42_q )))) ) )

	.dataa(!\CPU|REGS|registrador~42_q ),
	.datab(!\CPU|REGS|registrador~26_q ),
	.datac(!\CPU|REGS|registrador~34_q ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(!\CPU|REGS|registrador~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~132 .extended_lut = "on";
defparam \CPU|REGS|registrador~132 .lut_mask = 64'h0F330F5500FF00FF;
defparam \CPU|REGS|registrador~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \CPU|REGS|registrador~50feeder (
// Equation(s):
// \CPU|REGS|registrador~50feeder_combout  = ( \CPU|ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~50feeder .extended_lut = "off";
defparam \CPU|REGS|registrador~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|REGS|registrador~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N37
dffeas \CPU|REGS|registrador~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|REGS|registrador~50feeder_combout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~2_combout ),
	.ena(\CPU|REGS|registrador~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGS|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGS|registrador~50 .is_wysiwyg = "true";
defparam \CPU|REGS|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \CPU|REGS|registrador~100 (
// Equation(s):
// \CPU|REGS|registrador~100_combout  = ( !\ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~132_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~132_combout  & ((\CPU|REGS|registrador~50_q ))) # 
// (\CPU|REGS|registrador~132_combout  & (\CPU|REGS|registrador~58_q ))))) ) ) # ( \ROM1|memROM~4_combout  & ( ((!\ROM1|memROM~6_combout  & (((\CPU|REGS|registrador~132_combout )))) # (\ROM1|memROM~6_combout  & ((!\CPU|REGS|registrador~132_combout  & 
// ((\CPU|REGS|registrador~66_q ))) # (\CPU|REGS|registrador~132_combout  & (\CPU|REGS|registrador~74_q ))))) ) )

	.dataa(!\CPU|REGS|registrador~58_q ),
	.datab(!\CPU|REGS|registrador~74_q ),
	.datac(!\CPU|REGS|registrador~66_q ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\CPU|REGS|registrador~132_combout ),
	.datag(!\CPU|REGS|registrador~50_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGS|registrador~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGS|registrador~100 .extended_lut = "on";
defparam \CPU|REGS|registrador~100 .lut_mask = 64'h000F000FFF55FF33;
defparam \CPU|REGS|registrador~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \CPU|ULA1|Add0~5 (
// Equation(s):
// \CPU|ULA1|Add0~5_sumout  = SUM(( !\CPU|MUX1|saida_MUX[7]~8_combout  $ (((\CPU|decoderInstru|saida~4_combout  & !\CPU|decoderInstru|saida[4]~2_combout ))) ) + ( \CPU|REGS|registrador~104_combout  ) + ( \CPU|ULA1|Add0~30  ))

	.dataa(!\CPU|decoderInstru|saida~4_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|REGS|registrador~104_combout ),
	.datad(!\CPU|MUX1|saida_MUX[7]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~5 .extended_lut = "off";
defparam \CPU|ULA1|Add0~5 .lut_mask = 64'h0000F0F00000BB44;
defparam \CPU|ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \CPU|FLAG|DOUT~1 (
// Equation(s):
// \CPU|FLAG|DOUT~1_combout  = ( \CPU|ULA1|saida[0]~1_combout  & ( \CPU|ULA1|saida[3]~4_combout  & ( (\CPU|decoderInstru|saida[2]~3_combout  & !\CPU|decoderInstru|saida[4]~2_combout ) ) ) ) # ( !\CPU|ULA1|saida[0]~1_combout  & ( \CPU|ULA1|saida[3]~4_combout  
// & ( (\CPU|decoderInstru|saida[2]~3_combout  & !\CPU|decoderInstru|saida[4]~2_combout ) ) ) ) # ( \CPU|ULA1|saida[0]~1_combout  & ( !\CPU|ULA1|saida[3]~4_combout  & ( (\CPU|decoderInstru|saida[2]~3_combout  & !\CPU|decoderInstru|saida[4]~2_combout ) ) ) ) 
// # ( !\CPU|ULA1|saida[0]~1_combout  & ( !\CPU|ULA1|saida[3]~4_combout  & ( (\CPU|decoderInstru|saida[2]~3_combout  & ((!\CPU|decoderInstru|saida[4]~2_combout ) # ((!\CPU|ULA1|saida[1]~2_combout  & !\CPU|ULA1|saida[2]~3_combout )))) ) ) )

	.dataa(!\CPU|ULA1|saida[1]~2_combout ),
	.datab(!\CPU|decoderInstru|saida[2]~3_combout ),
	.datac(!\CPU|ULA1|saida[2]~3_combout ),
	.datad(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datae(!\CPU|ULA1|saida[0]~1_combout ),
	.dataf(!\CPU|ULA1|saida[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~1 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~1 .lut_mask = 64'h3320330033003300;
defparam \CPU|FLAG|DOUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \CPU|FLAG|DOUT~2 (
// Equation(s):
// \CPU|FLAG|DOUT~2_combout  = ( \CPU|ULA1|saida[7]~7_combout  & ( \CPU|decoderInstru|saida[4]~2_combout  ) ) # ( !\CPU|ULA1|saida[7]~7_combout  & ( (\CPU|decoderInstru|saida[4]~2_combout  & ((\CPU|ULA1|saida[5]~5_combout ) # (\CPU|ULA1|saida[6]~6_combout 
// ))) ) )

	.dataa(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA1|saida[6]~6_combout ),
	.datad(!\CPU|ULA1|saida[5]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|saida[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~2 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~2 .lut_mask = 64'h0555055555555555;
defparam \CPU|FLAG|DOUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \CPU|FLAG|DOUT~3 (
// Equation(s):
// \CPU|FLAG|DOUT~3_combout  = ( \CPU|ULA1|Add0~13_sumout  & ( !\CPU|FLAG|DOUT~2_combout  & ( (!\CPU|ULA1|saida[4]~0_combout  & (\CPU|FLAG|DOUT~1_combout  & \CPU|decoderInstru|saida[4]~2_combout )) ) ) ) # ( !\CPU|ULA1|Add0~13_sumout  & ( 
// !\CPU|FLAG|DOUT~2_combout  & ( (\CPU|FLAG|DOUT~1_combout  & ((!\CPU|decoderInstru|saida[4]~2_combout  & (!\CPU|ULA1|Add0~9_sumout )) # (\CPU|decoderInstru|saida[4]~2_combout  & ((!\CPU|ULA1|saida[4]~0_combout ))))) ) ) )

	.dataa(!\CPU|ULA1|Add0~9_sumout ),
	.datab(!\CPU|ULA1|saida[4]~0_combout ),
	.datac(!\CPU|FLAG|DOUT~1_combout ),
	.datad(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datae(!\CPU|ULA1|Add0~13_sumout ),
	.dataf(!\CPU|FLAG|DOUT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~3 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~3 .lut_mask = 64'h0A0C000C00000000;
defparam \CPU|FLAG|DOUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \CPU|FLAG|DOUT~4 (
// Equation(s):
// \CPU|FLAG|DOUT~4_combout  = ( \CPU|ULA1|Add0~29_sumout  & ( !\CPU|decoderInstru|saida[4]~2_combout  ) ) # ( !\CPU|ULA1|Add0~29_sumout  & ( (!\CPU|decoderInstru|saida[4]~2_combout  & (((\CPU|ULA1|Add0~21_sumout ) # (\CPU|ULA1|Add0~25_sumout )) # 
// (\CPU|ULA1|Add0~17_sumout ))) ) )

	.dataa(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datab(!\CPU|ULA1|Add0~17_sumout ),
	.datac(!\CPU|ULA1|Add0~25_sumout ),
	.datad(!\CPU|ULA1|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~4 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~4 .lut_mask = 64'h2AAA2AAAAAAAAAAA;
defparam \CPU|FLAG|DOUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \CPU|FLAG|DOUT~5 (
// Equation(s):
// \CPU|FLAG|DOUT~5_combout  = ( \CPU|FLAG|DOUT~3_combout  & ( \CPU|FLAG|DOUT~4_combout  & ( \CPU|FLAG|DOUT~0_combout  ) ) ) # ( !\CPU|FLAG|DOUT~3_combout  & ( \CPU|FLAG|DOUT~4_combout  & ( \CPU|FLAG|DOUT~0_combout  ) ) ) # ( \CPU|FLAG|DOUT~3_combout  & ( 
// !\CPU|FLAG|DOUT~4_combout  & ( (((!\CPU|ULA1|Add0~5_sumout  & !\CPU|ULA1|Add0~1_sumout )) # (\CPU|decoderInstru|saida[4]~2_combout )) # (\CPU|FLAG|DOUT~0_combout ) ) ) ) # ( !\CPU|FLAG|DOUT~3_combout  & ( !\CPU|FLAG|DOUT~4_combout  & ( 
// \CPU|FLAG|DOUT~0_combout  ) ) )

	.dataa(!\CPU|FLAG|DOUT~0_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~2_combout ),
	.datac(!\CPU|ULA1|Add0~5_sumout ),
	.datad(!\CPU|ULA1|Add0~1_sumout ),
	.datae(!\CPU|FLAG|DOUT~3_combout ),
	.dataf(!\CPU|FLAG|DOUT~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~5 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~5 .lut_mask = 64'h5555F77755555555;
defparam \CPU|FLAG|DOUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \CPU|FLAG|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FLAG|DOUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FLAG|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FLAG|DOUT .is_wysiwyg = "true";
defparam \CPU|FLAG|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N12
cyclonev_lcell_comb \CPU|LDESV|saida[0]~0 (
// Equation(s):
// \CPU|LDESV|saida[0]~0_combout  = ( \ROM1|memROM~22_combout  & ( \ROM1|memROM~16_combout  & ( (!\ROM1|memROM~14_combout  & \ROM1|memROM~26_combout ) ) ) ) # ( !\ROM1|memROM~22_combout  & ( !\ROM1|memROM~16_combout  & ( (\ROM1|memROM~14_combout  & 
// ((!\ROM1|memROM~26_combout ) # (\CPU|FLAG|DOUT~q ))) ) ) )

	.dataa(!\CPU|FLAG|DOUT~q ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~26_combout ),
	.datae(!\ROM1|memROM~22_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|LDESV|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|LDESV|saida[0]~0 .extended_lut = "off";
defparam \CPU|LDESV|saida[0]~0 .lut_mask = 64'h33110000000000CC;
defparam \CPU|LDESV|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N37
dffeas \CPU|RET|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX2|saida_MUX[2]~2_combout  = ( \CPU|incrementaPC|Add0~9_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout ) # ((\CPU|RET|DOUT [2])))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~10_combout )))) ) ) # ( 
// !\CPU|incrementaPC|Add0~9_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & (\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|RET|DOUT [2])))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~10_combout )))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\CPU|RET|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[2]~2 .lut_mask = 64'h034703478BCF8BCF;
defparam \CPU|MUX2|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N28
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \ROM1|memROM~28 (
// Equation(s):
// \ROM1|memROM~28_combout  = ( \ROM1|memROM~7_combout  & ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q ))) ) ) ) # ( \ROM1|memROM~7_combout  & ( !\CPU|PC|DOUT [0] & 
// ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[6]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q ))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~28 .extended_lut = "off";
defparam \ROM1|memROM~28 .lut_mask = 64'h0000018000000080;
defparam \ROM1|memROM~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N52
dffeas \CPU|RET|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[7]~7 (
// Equation(s):
// \CPU|MUX2|saida_MUX[7]~7_combout  = ( \CPU|LDESV|saida[0]~0_combout  & ( \CPU|incrementaPC|Add0~29_sumout  & ( \ROM1|memROM~28_combout  ) ) ) # ( !\CPU|LDESV|saida[0]~0_combout  & ( \CPU|incrementaPC|Add0~29_sumout  & ( 
// (!\CPU|decoderInstru|saida[9]~0_combout ) # (\CPU|RET|DOUT [7]) ) ) ) # ( \CPU|LDESV|saida[0]~0_combout  & ( !\CPU|incrementaPC|Add0~29_sumout  & ( \ROM1|memROM~28_combout  ) ) ) # ( !\CPU|LDESV|saida[0]~0_combout  & ( !\CPU|incrementaPC|Add0~29_sumout  & 
// ( (\CPU|decoderInstru|saida[9]~0_combout  & \CPU|RET|DOUT [7]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datac(!\ROM1|memROM~28_combout ),
	.datad(!\CPU|RET|DOUT [7]),
	.datae(!\CPU|LDESV|saida[0]~0_combout ),
	.dataf(!\CPU|incrementaPC|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[7]~7 .lut_mask = 64'h00330F0FCCFF0F0F;
defparam \CPU|MUX2|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( !\CPU|PC|DOUT [4] & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & !\CPU|PC|DOUT [7]) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [5])) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [2] & \CPU|PC|DOUT [5])) # 
// (\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [5]))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h033C033C30003000;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N9
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & \CPU|PC|DOUT[6]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [2] & ( (\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT[6]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'h50005000000A000A;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~13_combout  ) ) # ( !\ROM1|memROM~11_combout  & ( \ROM1|memROM~13_combout  & ( (\ROM1|memROM~0_combout  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\ROM1|memROM~12_combout  & !\CPU|PC|DOUT 
// [6]))) ) ) ) # ( \ROM1|memROM~11_combout  & ( !\ROM1|memROM~13_combout  & ( (\ROM1|memROM~0_combout  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\ROM1|memROM~12_combout  & !\CPU|PC|DOUT [6]))) ) ) ) # ( !\ROM1|memROM~11_combout  & ( !\ROM1|memROM~13_combout  & ( 
// (\ROM1|memROM~0_combout  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\ROM1|memROM~12_combout  & !\CPU|PC|DOUT [6]))) ) ) )

	.dataa(!\ROM1|memROM~0_combout ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h010001000100FFFF;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \CPU|decoderInstru|saida[9]~0 (
// Equation(s):
// \CPU|decoderInstru|saida[9]~0_combout  = ( \ROM1|memROM~16_combout  & ( (\ROM1|memROM~14_combout  & (!\ROM1|memROM~26_combout  & \ROM1|memROM~22_combout )) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~26_combout ),
	.datac(!\ROM1|memROM~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[9]~0 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[9]~0 .lut_mask = 64'h0000000004040404;
defparam \CPU|decoderInstru|saida[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N34
dffeas \CPU|RET|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX2|saida_MUX[1]~1_combout  = ( \CPU|incrementaPC|Add0~5_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout ) # ((\CPU|RET|DOUT [1])))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~27_combout )))) ) ) # ( 
// !\CPU|incrementaPC|Add0~5_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [1]))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~27_combout )))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\CPU|RET|DOUT [1]),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[1]~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \CPU|MUX2|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N8
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \ROM1|memROM~31 (
// Equation(s):
// \ROM1|memROM~31_combout  = ( \CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) # ( !\CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT [1] & (((\CPU|PC|DOUT [6])))) # (\CPU|PC|DOUT [1] 
// & ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & ((\CPU|PC|DOUT [6]))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~31 .extended_lut = "off";
defparam \ROM1|memROM~31 .lut_mask = 64'h0F4E0F4EA020A020;
defparam \ROM1|memROM~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N55
dffeas \CPU|RET|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[8]~8 (
// Equation(s):
// \CPU|MUX2|saida_MUX[8]~8_combout  = ( \CPU|incrementaPC|Add0~33_sumout  & ( \CPU|decoderInstru|saida[9]~0_combout  & ( (!\CPU|LDESV|saida[0]~0_combout  & (((\CPU|RET|DOUT [8])))) # (\CPU|LDESV|saida[0]~0_combout  & (\ROM1|memROM~31_combout  & 
// ((\ROM1|memROM~7_combout )))) ) ) ) # ( !\CPU|incrementaPC|Add0~33_sumout  & ( \CPU|decoderInstru|saida[9]~0_combout  & ( (!\CPU|LDESV|saida[0]~0_combout  & (((\CPU|RET|DOUT [8])))) # (\CPU|LDESV|saida[0]~0_combout  & (\ROM1|memROM~31_combout  & 
// ((\ROM1|memROM~7_combout )))) ) ) ) # ( \CPU|incrementaPC|Add0~33_sumout  & ( !\CPU|decoderInstru|saida[9]~0_combout  & ( (!\CPU|LDESV|saida[0]~0_combout ) # ((\ROM1|memROM~31_combout  & \ROM1|memROM~7_combout )) ) ) ) # ( 
// !\CPU|incrementaPC|Add0~33_sumout  & ( !\CPU|decoderInstru|saida[9]~0_combout  & ( (\ROM1|memROM~31_combout  & (\CPU|LDESV|saida[0]~0_combout  & \ROM1|memROM~7_combout )) ) ) )

	.dataa(!\ROM1|memROM~31_combout ),
	.datab(!\CPU|RET|DOUT [8]),
	.datac(!\CPU|LDESV|saida[0]~0_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(!\CPU|incrementaPC|Add0~33_sumout ),
	.dataf(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[8]~8 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[8]~8 .lut_mask = 64'h0005F0F530353035;
defparam \CPU|MUX2|saida_MUX[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \ROM1|memROM~32 (
// Equation(s):
// \ROM1|memROM~32_combout  = ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [3] & \CPU|PC|DOUT[0]~DUPLICATE_q )) # (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) # ( !\CPU|PC|DOUT [1] & ( 
// (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [6] $ ((!\CPU|PC|DOUT [5])))) # (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [5] & \CPU|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~32 .extended_lut = "off";
defparam \ROM1|memROM~32 .lut_mask = 64'h4868486840204020;
defparam \ROM1|memROM~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \CPU|PC|DOUT [6] & ( \ROM1|memROM~32_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & \CPU|PC|DOUT [2]))) ) ) ) # ( !\CPU|PC|DOUT [6] & ( \ROM1|memROM~32_combout  
// & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [2]))) ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(!\CPU|PC|DOUT [6]),
	.dataf(!\ROM1|memROM~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h0000000080000080;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout  & !\ROM1|memROM~27_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~5 .extended_lut = "off";
defparam \comb~5 .lut_mask = 64'h0000000033003300;
defparam \comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N24
cyclonev_lcell_comb \debounce1|saidaQ~0 (
// Equation(s):
// \debounce1|saidaQ~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce1|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce1|saidaQ~0 .extended_lut = "off";
defparam \debounce1|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \debounce1|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N26
dffeas \debounce1|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\debounce1|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce1|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce1|saidaQ .is_wysiwyg = "true";
defparam \debounce1|saidaQ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N33
cyclonev_lcell_comb \debounce1|saida (
// Equation(s):
// \debounce1|saida~combout  = LCELL(( !\debounce1|saidaQ~q  & ( !\KEY[1]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debounce1|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce1|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce1|saida .extended_lut = "off";
defparam \debounce1|saida .lut_mask = 64'hF0F0F0F000000000;
defparam \debounce1|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \fdebounce1|DOUT~feeder (
// Equation(s):
// \fdebounce1|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fdebounce1|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fdebounce1|DOUT~feeder .extended_lut = "off";
defparam \fdebounce1|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \fdebounce1|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N3
cyclonev_lcell_comb limpa1(
// Equation(s):
// \limpa1~combout  = ( \RAM8|process_0~0_combout  & ( (!\ROM1|memROM~9_combout  & (\ROM1|memROM~10_combout  & (\comb~7_combout  & \ROM1|memROM~29_combout ))) ) )

	.dataa(!\ROM1|memROM~9_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\comb~7_combout ),
	.datad(!\ROM1|memROM~29_combout ),
	.datae(gnd),
	.dataf(!\RAM8|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\limpa1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam limpa1.extended_lut = "off";
defparam limpa1.lut_mask = 64'h0000000000020002;
defparam limpa1.shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N1
dffeas \fdebounce1|DOUT (
	.clk(\debounce1|saida~combout ),
	.d(\fdebounce1|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\limpa1~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fdebounce1|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fdebounce1|DOUT .is_wysiwyg = "true";
defparam \fdebounce1|DOUT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \RAM0|dado_out[0]~5 (
// Equation(s):
// \RAM0|dado_out[0]~5_combout  = ( \RAM0|dado_out[0]~4_combout  & ( \fdebounce1|DOUT~q  & ( (\ROM1|memROM~10_combout  & (\FPGA_RESET_N~input_o  & \comb~3_combout )) ) ) ) # ( \RAM0|dado_out[0]~4_combout  & ( !\fdebounce1|DOUT~q  & ( 
// (!\ROM1|memROM~10_combout  & (((\comb~5_combout )))) # (\ROM1|memROM~10_combout  & (\FPGA_RESET_N~input_o  & ((\comb~3_combout )))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\FPGA_RESET_N~input_o ),
	.datac(!\comb~5_combout ),
	.datad(!\comb~3_combout ),
	.datae(!\RAM0|dado_out[0]~4_combout ),
	.dataf(!\fdebounce1|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~5 .extended_lut = "off";
defparam \RAM0|dado_out[0]~5 .lut_mask = 64'h00000A1B00000011;
defparam \RAM0|dado_out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \RAM0|dado_out[0]~8 (
// Equation(s):
// \RAM0|dado_out[0]~8_combout  = ( \RAM8|dado_out[0]~29_combout  & ( \RAM0|dado_out[0]~7_combout  & ( (!\RAM0|dado_out[0]~5_combout  & (!\RAM4|dado_out[0]~1_combout  & !\RAM0|dado_out[0]~2_combout )) ) ) )

	.dataa(!\RAM0|dado_out[0]~5_combout ),
	.datab(gnd),
	.datac(!\RAM4|dado_out[0]~1_combout ),
	.datad(!\RAM0|dado_out[0]~2_combout ),
	.datae(!\RAM8|dado_out[0]~29_combout ),
	.dataf(!\RAM0|dado_out[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~8 .extended_lut = "off";
defparam \RAM0|dado_out[0]~8 .lut_mask = 64'h000000000000A000;
defparam \RAM0|dado_out[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N0
cyclonev_lcell_comb \RAM0|dado_out[0]~10 (
// Equation(s):
// \RAM0|dado_out[0]~10_combout  = ( \key0|saida[1]~8_combout  & ( \RAM0|dado_out[0]~9_combout  ) ) # ( !\key0|saida[1]~8_combout  & ( \RAM0|dado_out[0]~9_combout  & ( \RAM0|dado_out[0]~4_combout  ) ) ) # ( \key0|saida[1]~8_combout  & ( 
// !\RAM0|dado_out[0]~9_combout  ) )

	.dataa(gnd),
	.datab(!\RAM0|dado_out[0]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\key0|saida[1]~8_combout ),
	.dataf(!\RAM0|dado_out[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM0|dado_out[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM0|dado_out[0]~10 .extended_lut = "off";
defparam \RAM0|dado_out[0]~10 .lut_mask = 64'h0000FFFF3333FFFF;
defparam \RAM0|dado_out[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \key0|saida[1]~9 (
// Equation(s):
// \key0|saida[1]~9_combout  = (\hab_key0~0_combout  & ((\comb~5_combout ) # (\comb~3_combout )))

	.dataa(gnd),
	.datab(!\comb~3_combout ),
	.datac(!\hab_key0~0_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[1]~9 .extended_lut = "off";
defparam \key0|saida[1]~9 .lut_mask = 64'h030F030F030F030F;
defparam \key0|saida[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \comb~12 (
// Equation(s):
// \comb~12_combout  = ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~27_combout  & (!\ROM1|memROM~9_combout  & \hab_key0~0_combout )) ) )

	.dataa(!\ROM1|memROM~27_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\hab_key0~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~12 .extended_lut = "off";
defparam \comb~12 .lut_mask = 64'h00A000A000000000;
defparam \comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \key0|saida[1]~11 (
// Equation(s):
// \key0|saida[1]~11_combout  = ( !\RAM4|dado_out[1]~2_combout  & ( \comb~12_combout  & ( (\SW[1]~input_o  & (\RAM8|dado_out[1]~25_combout  & (!\key0|saida[1]~10_combout  & !\key0|saida[1]~9_combout ))) ) ) ) # ( !\RAM4|dado_out[1]~2_combout  & ( 
// !\comb~12_combout  & ( (\RAM8|dado_out[1]~25_combout  & (!\key0|saida[1]~10_combout  & !\key0|saida[1]~9_combout )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\RAM8|dado_out[1]~25_combout ),
	.datac(!\key0|saida[1]~10_combout ),
	.datad(!\key0|saida[1]~9_combout ),
	.datae(!\RAM4|dado_out[1]~2_combout ),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[1]~11 .extended_lut = "off";
defparam \key0|saida[1]~11 .lut_mask = 64'h3000000010000000;
defparam \key0|saida[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N3
cyclonev_lcell_comb \key0|saida[2]~13 (
// Equation(s):
// \key0|saida[2]~13_combout  = ( !\key0|saida[1]~9_combout  & ( \RAM8|dado_out[2]~21_combout  & ( (!\key0|saida[2]~12_combout  & (!\RAM4|dado_out[2]~3_combout  & ((!\comb~12_combout ) # (\SW[2]~input_o )))) ) ) )

	.dataa(!\comb~12_combout ),
	.datab(!\key0|saida[2]~12_combout ),
	.datac(!\RAM4|dado_out[2]~3_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\key0|saida[1]~9_combout ),
	.dataf(!\RAM8|dado_out[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[2]~13 .extended_lut = "off";
defparam \key0|saida[2]~13 .lut_mask = 64'h0000000080C00000;
defparam \key0|saida[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \key0|saida[3]~15 (
// Equation(s):
// \key0|saida[3]~15_combout  = ( !\RAM4|dado_out[3]~4_combout  & ( !\key0|saida[3]~14_combout  & ( (!\key0|saida[1]~9_combout  & (\RAM8|dado_out[3]~17_combout  & ((!\comb~12_combout ) # (\SW[3]~input_o )))) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\comb~12_combout ),
	.datac(!\key0|saida[1]~9_combout ),
	.datad(!\RAM8|dado_out[3]~17_combout ),
	.datae(!\RAM4|dado_out[3]~4_combout ),
	.dataf(!\key0|saida[3]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[3]~15 .extended_lut = "off";
defparam \key0|saida[3]~15 .lut_mask = 64'h00D0000000000000;
defparam \key0|saida[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \key0|saida[4]~17 (
// Equation(s):
// \key0|saida[4]~17_combout  = ( \RAM8|dado_out[4]~13_combout  & ( !\RAM4|dado_out[4]~5_combout  & ( (!\key0|saida[1]~9_combout  & (!\key0|saida[4]~16_combout  & ((!\comb~12_combout ) # (\SW[4]~input_o )))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\comb~12_combout ),
	.datac(!\key0|saida[1]~9_combout ),
	.datad(!\key0|saida[4]~16_combout ),
	.datae(!\RAM8|dado_out[4]~13_combout ),
	.dataf(!\RAM4|dado_out[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[4]~17 .extended_lut = "off";
defparam \key0|saida[4]~17 .lut_mask = 64'h0000D00000000000;
defparam \key0|saida[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \key0|saida[5]~19 (
// Equation(s):
// \key0|saida[5]~19_combout  = ( \comb~12_combout  & ( \RAM8|dado_out[5]~9_combout  & ( (\SW[5]~input_o  & (!\key0|saida[1]~9_combout  & (!\key0|saida[5]~18_combout  & !\RAM4|dado_out[5]~6_combout ))) ) ) ) # ( !\comb~12_combout  & ( 
// \RAM8|dado_out[5]~9_combout  & ( (!\key0|saida[1]~9_combout  & (!\key0|saida[5]~18_combout  & !\RAM4|dado_out[5]~6_combout )) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\key0|saida[1]~9_combout ),
	.datac(!\key0|saida[5]~18_combout ),
	.datad(!\RAM4|dado_out[5]~6_combout ),
	.datae(!\comb~12_combout ),
	.dataf(!\RAM8|dado_out[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[5]~19 .extended_lut = "off";
defparam \key0|saida[5]~19 .lut_mask = 64'h00000000C0004000;
defparam \key0|saida[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \key0|saida[6]~21 (
// Equation(s):
// \key0|saida[6]~21_combout  = ( \SW[6]~input_o  & ( \RAM8|dado_out[6]~5_combout  & ( (!\key0|saida[6]~20_combout  & (!\key0|saida[1]~9_combout  & !\RAM4|dado_out[6]~7_combout )) ) ) ) # ( !\SW[6]~input_o  & ( \RAM8|dado_out[6]~5_combout  & ( 
// (!\key0|saida[6]~20_combout  & (!\key0|saida[1]~9_combout  & (!\comb~12_combout  & !\RAM4|dado_out[6]~7_combout ))) ) ) )

	.dataa(!\key0|saida[6]~20_combout ),
	.datab(!\key0|saida[1]~9_combout ),
	.datac(!\comb~12_combout ),
	.datad(!\RAM4|dado_out[6]~7_combout ),
	.datae(!\SW[6]~input_o ),
	.dataf(!\RAM8|dado_out[6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[6]~21 .extended_lut = "off";
defparam \key0|saida[6]~21 .lut_mask = 64'h0000000080008800;
defparam \key0|saida[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \key0|saida[7]~23 (
// Equation(s):
// \key0|saida[7]~23_combout  = ( !\key0|saida[1]~9_combout  & ( \SW[7]~input_o  & ( (\RAM8|dado_out[7]~1_combout  & (!\RAM4|dado_out[7]~8_combout  & !\key0|saida[7]~22_combout )) ) ) ) # ( !\key0|saida[1]~9_combout  & ( !\SW[7]~input_o  & ( 
// (\RAM8|dado_out[7]~1_combout  & (!\RAM4|dado_out[7]~8_combout  & (!\key0|saida[7]~22_combout  & !\comb~12_combout ))) ) ) )

	.dataa(!\RAM8|dado_out[7]~1_combout ),
	.datab(!\RAM4|dado_out[7]~8_combout ),
	.datac(!\key0|saida[7]~22_combout ),
	.datad(!\comb~12_combout ),
	.datae(!\key0|saida[1]~9_combout ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0|saida[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0|saida[7]~23 .extended_lut = "off";
defparam \key0|saida[7]~23 .lut_mask = 64'h4000000040400000;
defparam \key0|saida[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \REGleds|DOUT[0]~feeder (
// Equation(s):
// \REGleds|DOUT[0]~feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGleds|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGleds|DOUT[0]~feeder .extended_lut = "off";
defparam \REGleds|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGleds|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \RAM4|process_0~0_combout  & ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~10_combout  & !\ROM1|memROM~27_combout )) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~27_combout ),
	.datad(gnd),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h0000808000000000;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N50
dffeas \REGleds|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGleds|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[0] .is_wysiwyg = "true";
defparam \REGleds|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \REGleds|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[1] .is_wysiwyg = "true";
defparam \REGleds|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \REGleds|DOUT[2]~feeder (
// Equation(s):
// \REGleds|DOUT[2]~feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGleds|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGleds|DOUT[2]~feeder .extended_lut = "off";
defparam \REGleds|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGleds|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N37
dffeas \REGleds|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGleds|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[2] .is_wysiwyg = "true";
defparam \REGleds|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N22
dffeas \REGleds|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[3] .is_wysiwyg = "true";
defparam \REGleds|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N42
cyclonev_lcell_comb \REGleds|DOUT[4]~feeder (
// Equation(s):
// \REGleds|DOUT[4]~feeder_combout  = ( \CPU|REGS|registrador~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGleds|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGleds|DOUT[4]~feeder .extended_lut = "off";
defparam \REGleds|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGleds|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N43
dffeas \REGleds|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGleds|DOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[4] .is_wysiwyg = "true";
defparam \REGleds|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \REGleds|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[5] .is_wysiwyg = "true";
defparam \REGleds|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \REGleds|DOUT[6]~feeder (
// Equation(s):
// \REGleds|DOUT[6]~feeder_combout  = ( \CPU|REGS|registrador~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGleds|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGleds|DOUT[6]~feeder .extended_lut = "off";
defparam \REGleds|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGleds|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N32
dffeas \REGleds|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGleds|DOUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[6] .is_wysiwyg = "true";
defparam \REGleds|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N15
cyclonev_lcell_comb \REGleds|DOUT[7]~feeder (
// Equation(s):
// \REGleds|DOUT[7]~feeder_combout  = ( \CPU|REGS|registrador~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGleds|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGleds|DOUT[7]~feeder .extended_lut = "off";
defparam \REGleds|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGleds|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N16
dffeas \REGleds|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGleds|DOUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[7] .is_wysiwyg = "true";
defparam \REGleds|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( !\ROM1|memROM~27_combout  & ( (\RAM4|process_0~0_combout  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'h0F000F0000000000;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N9
cyclonev_lcell_comb \REGled2|DOUT~0 (
// Equation(s):
// \REGled2|DOUT~0_combout  = ( \CPU|REGS|registrador~76_combout  & ( ((!\ROM1|memROM~8_combout  & (\ROM1|memROM~9_combout  & \comb~1_combout ))) # (\REGled2|DOUT~q ) ) ) # ( !\CPU|REGS|registrador~76_combout  & ( (\REGled2|DOUT~q  & 
// (((!\ROM1|memROM~9_combout ) # (!\comb~1_combout )) # (\ROM1|memROM~8_combout ))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\comb~1_combout ),
	.datad(!\REGled2|DOUT~q ),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGled2|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGled2|DOUT~0 .extended_lut = "off";
defparam \REGled2|DOUT~0 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \REGled2|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N10
dffeas \REGled2|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGled2|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGled2|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGled2|DOUT .is_wysiwyg = "true";
defparam \REGled2|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \REGled1|DOUT~0 (
// Equation(s):
// \REGled1|DOUT~0_combout  = ( \REGled1|DOUT~q  & ( \comb~2_combout  & ( ((!\RAM4|process_0~0_combout ) # (\ROM1|memROM~10_combout )) # (\CPU|REGS|registrador~76_combout ) ) ) ) # ( !\REGled1|DOUT~q  & ( \comb~2_combout  & ( 
// (\CPU|REGS|registrador~76_combout  & (!\ROM1|memROM~10_combout  & \RAM4|process_0~0_combout )) ) ) ) # ( \REGled1|DOUT~q  & ( !\comb~2_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|REGS|registrador~76_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM4|process_0~0_combout ),
	.datae(!\REGled1|DOUT~q ),
	.dataf(!\comb~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGled1|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGled1|DOUT~0 .extended_lut = "off";
defparam \REGled1|DOUT~0 .lut_mask = 64'h0000FFFF0030FF3F;
defparam \REGled1|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N37
dffeas \REGled1|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGled1|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGled1|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGled1|DOUT .is_wysiwyg = "true";
defparam \REGled1|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = ( \comb~3_combout  & ( (!\ROM1|memROM~10_combout  & \RAM4|process_0~0_combout ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~4 .extended_lut = "off";
defparam \comb~4 .lut_mask = 64'h000000000A0A0A0A;
defparam \comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N20
dffeas \reg4b0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b0|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N12
cyclonev_lcell_comb \reg4b0|DOUT[1]~feeder (
// Equation(s):
// \reg4b0|DOUT[1]~feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4b0|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4b0|DOUT[1]~feeder .extended_lut = "off";
defparam \reg4b0|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4b0|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N14
dffeas \reg4b0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg4b0|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b0|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N38
dffeas \reg4b0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b0|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N17
dffeas \reg4b0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b0|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N6
cyclonev_lcell_comb \conv0|rascSaida7seg[0]~0 (
// Equation(s):
// \conv0|rascSaida7seg[0]~0_combout  = ( \reg4b0|DOUT [2] & ( (!\reg4b0|DOUT [1] & (!\reg4b0|DOUT [3] $ (\reg4b0|DOUT [0]))) ) ) # ( !\reg4b0|DOUT [2] & ( (\reg4b0|DOUT [0] & (!\reg4b0|DOUT [3] $ (\reg4b0|DOUT [1]))) ) )

	.dataa(!\reg4b0|DOUT [3]),
	.datab(!\reg4b0|DOUT [1]),
	.datac(!\reg4b0|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv0|rascSaida7seg[0]~0 .lut_mask = 64'h0909090984848484;
defparam \conv0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N9
cyclonev_lcell_comb \conv0|rascSaida7seg[1]~1 (
// Equation(s):
// \conv0|rascSaida7seg[1]~1_combout  = ( \reg4b0|DOUT [1] & ( (!\reg4b0|DOUT [0] & ((\reg4b0|DOUT [2]))) # (\reg4b0|DOUT [0] & (\reg4b0|DOUT [3])) ) ) # ( !\reg4b0|DOUT [1] & ( (\reg4b0|DOUT [2] & (!\reg4b0|DOUT [3] $ (!\reg4b0|DOUT [0]))) ) )

	.dataa(!\reg4b0|DOUT [3]),
	.datab(gnd),
	.datac(!\reg4b0|DOUT [2]),
	.datad(!\reg4b0|DOUT [0]),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv0|rascSaida7seg[1]~1 .lut_mask = 64'h050A050A0F550F55;
defparam \conv0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N0
cyclonev_lcell_comb \conv0|rascSaida7seg[2]~2 (
// Equation(s):
// \conv0|rascSaida7seg[2]~2_combout  = ( \reg4b0|DOUT [1] & ( (!\reg4b0|DOUT [2] & (!\reg4b0|DOUT [3] & !\reg4b0|DOUT [0])) # (\reg4b0|DOUT [2] & (\reg4b0|DOUT [3])) ) ) # ( !\reg4b0|DOUT [1] & ( (\reg4b0|DOUT [2] & (\reg4b0|DOUT [3] & !\reg4b0|DOUT [0])) ) 
// )

	.dataa(gnd),
	.datab(!\reg4b0|DOUT [2]),
	.datac(!\reg4b0|DOUT [3]),
	.datad(!\reg4b0|DOUT [0]),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv0|rascSaida7seg[2]~2 .lut_mask = 64'h03000300C303C303;
defparam \conv0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N54
cyclonev_lcell_comb \conv0|rascSaida7seg[3]~3 (
// Equation(s):
// \conv0|rascSaida7seg[3]~3_combout  = ( \reg4b0|DOUT [2] & ( (!\reg4b0|DOUT [1] & (!\reg4b0|DOUT [3] & !\reg4b0|DOUT [0])) # (\reg4b0|DOUT [1] & ((\reg4b0|DOUT [0]))) ) ) # ( !\reg4b0|DOUT [2] & ( (!\reg4b0|DOUT [3] & (!\reg4b0|DOUT [1] & \reg4b0|DOUT 
// [0])) # (\reg4b0|DOUT [3] & (\reg4b0|DOUT [1] & !\reg4b0|DOUT [0])) ) )

	.dataa(!\reg4b0|DOUT [3]),
	.datab(!\reg4b0|DOUT [1]),
	.datac(!\reg4b0|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv0|rascSaida7seg[3]~3 .lut_mask = 64'h1818181883838383;
defparam \conv0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N24
cyclonev_lcell_comb \conv0|rascSaida7seg[4]~4 (
// Equation(s):
// \conv0|rascSaida7seg[4]~4_combout  = ( \reg4b0|DOUT [2] & ( (!\reg4b0|DOUT [3] & ((!\reg4b0|DOUT [1]) # (\reg4b0|DOUT [0]))) ) ) # ( !\reg4b0|DOUT [2] & ( (\reg4b0|DOUT [0] & ((!\reg4b0|DOUT [3]) # (!\reg4b0|DOUT [1]))) ) )

	.dataa(!\reg4b0|DOUT [3]),
	.datab(!\reg4b0|DOUT [1]),
	.datac(!\reg4b0|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv0|rascSaida7seg[4]~4 .lut_mask = 64'h0E0E0E0E8A8A8A8A;
defparam \conv0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N27
cyclonev_lcell_comb \conv0|rascSaida7seg[5]~5 (
// Equation(s):
// \conv0|rascSaida7seg[5]~5_combout  = ( \reg4b0|DOUT [1] & ( (!\reg4b0|DOUT [3] & ((!\reg4b0|DOUT [2]) # (\reg4b0|DOUT [0]))) ) ) # ( !\reg4b0|DOUT [1] & ( (\reg4b0|DOUT [0] & (!\reg4b0|DOUT [3] $ (\reg4b0|DOUT [2]))) ) )

	.dataa(!\reg4b0|DOUT [3]),
	.datab(gnd),
	.datac(!\reg4b0|DOUT [2]),
	.datad(!\reg4b0|DOUT [0]),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv0|rascSaida7seg[5]~5 .lut_mask = 64'h00A500A5A0AAA0AA;
defparam \conv0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N57
cyclonev_lcell_comb \conv0|rascSaida7seg[6]~6 (
// Equation(s):
// \conv0|rascSaida7seg[6]~6_combout  = ( \reg4b0|DOUT [1] & ( (!\reg4b0|DOUT [3] & (\reg4b0|DOUT [2] & \reg4b0|DOUT [0])) ) ) # ( !\reg4b0|DOUT [1] & ( (!\reg4b0|DOUT [3] & (!\reg4b0|DOUT [2])) # (\reg4b0|DOUT [3] & (\reg4b0|DOUT [2] & !\reg4b0|DOUT [0])) ) 
// )

	.dataa(!\reg4b0|DOUT [3]),
	.datab(gnd),
	.datac(!\reg4b0|DOUT [2]),
	.datad(!\reg4b0|DOUT [0]),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv0|rascSaida7seg[6]~6 .lut_mask = 64'hA5A0A5A0000A000A;
defparam \conv0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = ( \comb~5_combout  & ( (!\ROM1|memROM~10_combout  & \RAM4|process_0~0_combout ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~6 .extended_lut = "off";
defparam \comb~6 .lut_mask = 64'h000000000A0A0A0A;
defparam \comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N50
dffeas \reg4b1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b1|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N30
cyclonev_lcell_comb \reg4b1|DOUT[0]~feeder (
// Equation(s):
// \reg4b1|DOUT[0]~feeder_combout  = ( \CPU|REGS|registrador~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4b1|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4b1|DOUT[0]~feeder .extended_lut = "off";
defparam \reg4b1|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4b1|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N32
dffeas \reg4b1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg4b1|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b1|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N53
dffeas \reg4b1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b1|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N35
dffeas \reg4b1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b1|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N45
cyclonev_lcell_comb \conv1|rascSaida7seg[0]~0 (
// Equation(s):
// \conv1|rascSaida7seg[0]~0_combout  = ( \reg4b1|DOUT [3] & ( (\reg4b1|DOUT [0] & (!\reg4b1|DOUT [1] $ (!\reg4b1|DOUT [2]))) ) ) # ( !\reg4b1|DOUT [3] & ( (!\reg4b1|DOUT [1] & (!\reg4b1|DOUT [0] $ (!\reg4b1|DOUT [2]))) ) )

	.dataa(!\reg4b1|DOUT [1]),
	.datab(!\reg4b1|DOUT [0]),
	.datac(!\reg4b1|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv1|rascSaida7seg[0]~0 .lut_mask = 64'h2828282812121212;
defparam \conv1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N42
cyclonev_lcell_comb \conv1|rascSaida7seg[1]~1 (
// Equation(s):
// \conv1|rascSaida7seg[1]~1_combout  = ( \reg4b1|DOUT [3] & ( (!\reg4b1|DOUT [0] & ((\reg4b1|DOUT [2]))) # (\reg4b1|DOUT [0] & (\reg4b1|DOUT [1])) ) ) # ( !\reg4b1|DOUT [3] & ( (\reg4b1|DOUT [2] & (!\reg4b1|DOUT [1] $ (!\reg4b1|DOUT [0]))) ) )

	.dataa(!\reg4b1|DOUT [1]),
	.datab(!\reg4b1|DOUT [0]),
	.datac(!\reg4b1|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv1|rascSaida7seg[1]~1 .lut_mask = 64'h060606061D1D1D1D;
defparam \conv1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N3
cyclonev_lcell_comb \conv1|rascSaida7seg[2]~2 (
// Equation(s):
// \conv1|rascSaida7seg[2]~2_combout  = ( \reg4b1|DOUT [3] & ( (\reg4b1|DOUT [2] & ((!\reg4b1|DOUT [0]) # (\reg4b1|DOUT [1]))) ) ) # ( !\reg4b1|DOUT [3] & ( (\reg4b1|DOUT [1] & (!\reg4b1|DOUT [0] & !\reg4b1|DOUT [2])) ) )

	.dataa(!\reg4b1|DOUT [1]),
	.datab(gnd),
	.datac(!\reg4b1|DOUT [0]),
	.datad(!\reg4b1|DOUT [2]),
	.datae(gnd),
	.dataf(!\reg4b1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv1|rascSaida7seg[2]~2 .lut_mask = 64'h5000500000F500F5;
defparam \conv1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N39
cyclonev_lcell_comb \conv1|rascSaida7seg[3]~3 (
// Equation(s):
// \conv1|rascSaida7seg[3]~3_combout  = ( \reg4b1|DOUT [2] & ( (!\reg4b1|DOUT [0] & (!\reg4b1|DOUT [3] & !\reg4b1|DOUT [1])) # (\reg4b1|DOUT [0] & ((\reg4b1|DOUT [1]))) ) ) # ( !\reg4b1|DOUT [2] & ( (!\reg4b1|DOUT [3] & (\reg4b1|DOUT [0] & !\reg4b1|DOUT 
// [1])) # (\reg4b1|DOUT [3] & (!\reg4b1|DOUT [0] & \reg4b1|DOUT [1])) ) )

	.dataa(!\reg4b1|DOUT [3]),
	.datab(!\reg4b1|DOUT [0]),
	.datac(gnd),
	.datad(!\reg4b1|DOUT [1]),
	.datae(!\reg4b1|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv1|rascSaida7seg[3]~3 .lut_mask = 64'h2244883322448833;
defparam \conv1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N21
cyclonev_lcell_comb \conv1|rascSaida7seg[4]~4 (
// Equation(s):
// \conv1|rascSaida7seg[4]~4_combout  = ( \reg4b1|DOUT [3] & ( (!\reg4b1|DOUT [1] & (\reg4b1|DOUT [0] & !\reg4b1|DOUT [2])) ) ) # ( !\reg4b1|DOUT [3] & ( ((!\reg4b1|DOUT [1] & \reg4b1|DOUT [2])) # (\reg4b1|DOUT [0]) ) )

	.dataa(!\reg4b1|DOUT [1]),
	.datab(!\reg4b1|DOUT [0]),
	.datac(gnd),
	.datad(!\reg4b1|DOUT [2]),
	.datae(gnd),
	.dataf(!\reg4b1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv1|rascSaida7seg[4]~4 .lut_mask = 64'h33BB33BB22002200;
defparam \conv1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N48
cyclonev_lcell_comb \conv1|rascSaida7seg[5]~5 (
// Equation(s):
// \conv1|rascSaida7seg[5]~5_combout  = (!\reg4b1|DOUT [0] & (!\reg4b1|DOUT [3] & (!\reg4b1|DOUT [2] & \reg4b1|DOUT [1]))) # (\reg4b1|DOUT [0] & (!\reg4b1|DOUT [3] $ (((\reg4b1|DOUT [2] & !\reg4b1|DOUT [1])))))

	.dataa(!\reg4b1|DOUT [3]),
	.datab(!\reg4b1|DOUT [0]),
	.datac(!\reg4b1|DOUT [2]),
	.datad(!\reg4b1|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv1|rascSaida7seg[5]~5 .lut_mask = 64'h21A221A221A221A2;
defparam \conv1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N51
cyclonev_lcell_comb \conv1|rascSaida7seg[6]~6 (
// Equation(s):
// \conv1|rascSaida7seg[6]~6_combout  = ( \reg4b1|DOUT [1] & ( (!\reg4b1|DOUT [3] & (\reg4b1|DOUT [0] & \reg4b1|DOUT [2])) ) ) # ( !\reg4b1|DOUT [1] & ( (!\reg4b1|DOUT [3] & ((!\reg4b1|DOUT [2]))) # (\reg4b1|DOUT [3] & (!\reg4b1|DOUT [0] & \reg4b1|DOUT [2])) 
// ) )

	.dataa(!\reg4b1|DOUT [3]),
	.datab(!\reg4b1|DOUT [0]),
	.datac(gnd),
	.datad(!\reg4b1|DOUT [2]),
	.datae(gnd),
	.dataf(!\reg4b1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv1|rascSaida7seg[6]~6 .lut_mask = 64'hAA44AA4400220022;
defparam \conv1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = ( \comb~7_combout  & ( \RAM4|process_0~0_combout  & ( (!\ROM1|memROM~9_combout  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(!\comb~7_combout ),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~8 .extended_lut = "off";
defparam \comb~8 .lut_mask = 64'h000000000000C0C0;
defparam \comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N26
dffeas \reg4b2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b2|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N47
dffeas \reg4b2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b2|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N29
dffeas \reg4b2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b2|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N44
dffeas \reg4b2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b2|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N3
cyclonev_lcell_comb \conv2|rascSaida7seg[0]~0 (
// Equation(s):
// \conv2|rascSaida7seg[0]~0_combout  = ( \reg4b2|DOUT [1] & ( (\reg4b2|DOUT [0] & (!\reg4b2|DOUT [2] & \reg4b2|DOUT [3])) ) ) # ( !\reg4b2|DOUT [1] & ( (!\reg4b2|DOUT [0] & (\reg4b2|DOUT [2] & !\reg4b2|DOUT [3])) # (\reg4b2|DOUT [0] & (!\reg4b2|DOUT [2] $ 
// (\reg4b2|DOUT [3]))) ) )

	.dataa(!\reg4b2|DOUT [0]),
	.datab(gnd),
	.datac(!\reg4b2|DOUT [2]),
	.datad(!\reg4b2|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv2|rascSaida7seg[0]~0 .lut_mask = 64'h5A055A0500500050;
defparam \conv2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N18
cyclonev_lcell_comb \conv2|rascSaida7seg[1]~1 (
// Equation(s):
// \conv2|rascSaida7seg[1]~1_combout  = ( \reg4b2|DOUT [2] & ( \reg4b2|DOUT [1] & ( (!\reg4b2|DOUT [0]) # (\reg4b2|DOUT [3]) ) ) ) # ( !\reg4b2|DOUT [2] & ( \reg4b2|DOUT [1] & ( (\reg4b2|DOUT [3] & \reg4b2|DOUT [0]) ) ) ) # ( \reg4b2|DOUT [2] & ( 
// !\reg4b2|DOUT [1] & ( !\reg4b2|DOUT [3] $ (!\reg4b2|DOUT [0]) ) ) )

	.dataa(!\reg4b2|DOUT [3]),
	.datab(gnd),
	.datac(!\reg4b2|DOUT [0]),
	.datad(gnd),
	.datae(!\reg4b2|DOUT [2]),
	.dataf(!\reg4b2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv2|rascSaida7seg[1]~1 .lut_mask = 64'h00005A5A0505F5F5;
defparam \conv2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N15
cyclonev_lcell_comb \conv2|rascSaida7seg[2]~2 (
// Equation(s):
// \conv2|rascSaida7seg[2]~2_combout  = ( \reg4b2|DOUT [2] & ( (\reg4b2|DOUT [3] & ((!\reg4b2|DOUT [0]) # (\reg4b2|DOUT [1]))) ) ) # ( !\reg4b2|DOUT [2] & ( (!\reg4b2|DOUT [0] & (\reg4b2|DOUT [1] & !\reg4b2|DOUT [3])) ) )

	.dataa(!\reg4b2|DOUT [0]),
	.datab(gnd),
	.datac(!\reg4b2|DOUT [1]),
	.datad(!\reg4b2|DOUT [3]),
	.datae(!\reg4b2|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv2|rascSaida7seg[2]~2 .lut_mask = 64'h0A0000AF0A0000AF;
defparam \conv2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N30
cyclonev_lcell_comb \conv2|rascSaida7seg[3]~3 (
// Equation(s):
// \conv2|rascSaida7seg[3]~3_combout  = ( \reg4b2|DOUT [1] & ( (!\reg4b2|DOUT [2] & (!\reg4b2|DOUT [0] & \reg4b2|DOUT [3])) # (\reg4b2|DOUT [2] & (\reg4b2|DOUT [0])) ) ) # ( !\reg4b2|DOUT [1] & ( (!\reg4b2|DOUT [3] & (!\reg4b2|DOUT [2] $ (!\reg4b2|DOUT 
// [0]))) ) )

	.dataa(gnd),
	.datab(!\reg4b2|DOUT [2]),
	.datac(!\reg4b2|DOUT [0]),
	.datad(!\reg4b2|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv2|rascSaida7seg[3]~3 .lut_mask = 64'h3C003C0003C303C3;
defparam \conv2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N33
cyclonev_lcell_comb \conv2|rascSaida7seg[4]~4 (
// Equation(s):
// \conv2|rascSaida7seg[4]~4_combout  = ( \reg4b2|DOUT [1] & ( (\reg4b2|DOUT [0] & !\reg4b2|DOUT [3]) ) ) # ( !\reg4b2|DOUT [1] & ( (!\reg4b2|DOUT [2] & (\reg4b2|DOUT [0])) # (\reg4b2|DOUT [2] & ((!\reg4b2|DOUT [3]))) ) )

	.dataa(!\reg4b2|DOUT [0]),
	.datab(!\reg4b2|DOUT [2]),
	.datac(gnd),
	.datad(!\reg4b2|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv2|rascSaida7seg[4]~4 .lut_mask = 64'h7744774455005500;
defparam \conv2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N39
cyclonev_lcell_comb \conv2|rascSaida7seg[5]~5 (
// Equation(s):
// \conv2|rascSaida7seg[5]~5_combout  = ( \reg4b2|DOUT [2] & ( (\reg4b2|DOUT [0] & (!\reg4b2|DOUT [1] $ (!\reg4b2|DOUT [3]))) ) ) # ( !\reg4b2|DOUT [2] & ( (!\reg4b2|DOUT [3] & ((\reg4b2|DOUT [1]) # (\reg4b2|DOUT [0]))) ) )

	.dataa(!\reg4b2|DOUT [0]),
	.datab(gnd),
	.datac(!\reg4b2|DOUT [1]),
	.datad(!\reg4b2|DOUT [3]),
	.datae(!\reg4b2|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv2|rascSaida7seg[5]~5 .lut_mask = 64'h5F0005505F000550;
defparam \conv2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N45
cyclonev_lcell_comb \conv2|rascSaida7seg[6]~6 (
// Equation(s):
// \conv2|rascSaida7seg[6]~6_combout  = ( \reg4b2|DOUT [2] & ( (!\reg4b2|DOUT [0] & (!\reg4b2|DOUT [1] & \reg4b2|DOUT [3])) # (\reg4b2|DOUT [0] & (\reg4b2|DOUT [1] & !\reg4b2|DOUT [3])) ) ) # ( !\reg4b2|DOUT [2] & ( (!\reg4b2|DOUT [1] & !\reg4b2|DOUT [3]) ) 
// )

	.dataa(!\reg4b2|DOUT [0]),
	.datab(gnd),
	.datac(!\reg4b2|DOUT [1]),
	.datad(!\reg4b2|DOUT [3]),
	.datae(!\reg4b2|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv2|rascSaida7seg[6]~6 .lut_mask = 64'hF00005A0F00005A0;
defparam \conv2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N21
cyclonev_lcell_comb \reg4b3|DOUT[2]~feeder (
// Equation(s):
// \reg4b3|DOUT[2]~feeder_combout  = ( \CPU|REGS|registrador~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4b3|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4b3|DOUT[2]~feeder .extended_lut = "off";
defparam \reg4b3|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4b3|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = ( \comb~7_combout  & ( \ROM1|memROM~9_combout  & ( (\RAM4|process_0~0_combout  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(!\RAM4|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\comb~7_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~9 .extended_lut = "off";
defparam \comb~9 .lut_mask = 64'h0000000000005500;
defparam \comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N23
dffeas \reg4b3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg4b3|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b3|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb \reg4b3|DOUT[3]~feeder (
// Equation(s):
// \reg4b3|DOUT[3]~feeder_combout  = ( \CPU|REGS|registrador~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4b3|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4b3|DOUT[3]~feeder .extended_lut = "off";
defparam \reg4b3|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4b3|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N11
dffeas \reg4b3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg4b3|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b3|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N26
dffeas \reg4b3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b3|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \reg4b3|DOUT[1]~feeder (
// Equation(s):
// \reg4b3|DOUT[1]~feeder_combout  = ( \CPU|REGS|registrador~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGS|registrador~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4b3|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4b3|DOUT[1]~feeder .extended_lut = "off";
defparam \reg4b3|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4b3|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N14
dffeas \reg4b3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg4b3|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b3|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \conv3|rascSaida7seg[0]~0 (
// Equation(s):
// \conv3|rascSaida7seg[0]~0_combout  = (!\reg4b3|DOUT [2] & (\reg4b3|DOUT [0] & (!\reg4b3|DOUT [3] $ (\reg4b3|DOUT [1])))) # (\reg4b3|DOUT [2] & (!\reg4b3|DOUT [1] & (!\reg4b3|DOUT [3] $ (\reg4b3|DOUT [0]))))

	.dataa(!\reg4b3|DOUT [2]),
	.datab(!\reg4b3|DOUT [3]),
	.datac(!\reg4b3|DOUT [0]),
	.datad(!\reg4b3|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv3|rascSaida7seg[0]~0 .lut_mask = 64'h4902490249024902;
defparam \conv3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \conv3|rascSaida7seg[1]~1 (
// Equation(s):
// \conv3|rascSaida7seg[1]~1_combout  = ( \reg4b3|DOUT [2] & ( (!\reg4b3|DOUT [0] & ((\reg4b3|DOUT [3]) # (\reg4b3|DOUT [1]))) # (\reg4b3|DOUT [0] & (!\reg4b3|DOUT [1] $ (\reg4b3|DOUT [3]))) ) ) # ( !\reg4b3|DOUT [2] & ( (\reg4b3|DOUT [0] & (\reg4b3|DOUT [1] 
// & \reg4b3|DOUT [3])) ) )

	.dataa(!\reg4b3|DOUT [0]),
	.datab(!\reg4b3|DOUT [1]),
	.datac(!\reg4b3|DOUT [3]),
	.datad(gnd),
	.datae(!\reg4b3|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv3|rascSaida7seg[1]~1 .lut_mask = 64'h01016B6B01016B6B;
defparam \conv3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \conv3|rascSaida7seg[2]~2 (
// Equation(s):
// \conv3|rascSaida7seg[2]~2_combout  = ( \reg4b3|DOUT [1] & ( (!\reg4b3|DOUT [3] & (!\reg4b3|DOUT [0] & !\reg4b3|DOUT [2])) # (\reg4b3|DOUT [3] & ((\reg4b3|DOUT [2]))) ) ) # ( !\reg4b3|DOUT [1] & ( (\reg4b3|DOUT [3] & (!\reg4b3|DOUT [0] & \reg4b3|DOUT [2])) 
// ) )

	.dataa(gnd),
	.datab(!\reg4b3|DOUT [3]),
	.datac(!\reg4b3|DOUT [0]),
	.datad(!\reg4b3|DOUT [2]),
	.datae(gnd),
	.dataf(!\reg4b3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv3|rascSaida7seg[2]~2 .lut_mask = 64'h00300030C033C033;
defparam \conv3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \conv3|rascSaida7seg[3]~3 (
// Equation(s):
// \conv3|rascSaida7seg[3]~3_combout  = ( \reg4b3|DOUT [1] & ( (!\reg4b3|DOUT [2] & (\reg4b3|DOUT [3] & !\reg4b3|DOUT [0])) # (\reg4b3|DOUT [2] & ((\reg4b3|DOUT [0]))) ) ) # ( !\reg4b3|DOUT [1] & ( (!\reg4b3|DOUT [3] & (!\reg4b3|DOUT [2] $ (!\reg4b3|DOUT 
// [0]))) ) )

	.dataa(!\reg4b3|DOUT [2]),
	.datab(!\reg4b3|DOUT [3]),
	.datac(!\reg4b3|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv3|rascSaida7seg[3]~3 .lut_mask = 64'h4848484825252525;
defparam \conv3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \conv3|rascSaida7seg[4]~4 (
// Equation(s):
// \conv3|rascSaida7seg[4]~4_combout  = (!\reg4b3|DOUT [1] & ((!\reg4b3|DOUT [2] & ((\reg4b3|DOUT [0]))) # (\reg4b3|DOUT [2] & (!\reg4b3|DOUT [3])))) # (\reg4b3|DOUT [1] & (((!\reg4b3|DOUT [3] & \reg4b3|DOUT [0]))))

	.dataa(!\reg4b3|DOUT [2]),
	.datab(!\reg4b3|DOUT [3]),
	.datac(!\reg4b3|DOUT [0]),
	.datad(!\reg4b3|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv3|rascSaida7seg[4]~4 .lut_mask = 64'h4E0C4E0C4E0C4E0C;
defparam \conv3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N57
cyclonev_lcell_comb \conv3|rascSaida7seg[5]~5 (
// Equation(s):
// \conv3|rascSaida7seg[5]~5_combout  = ( \reg4b3|DOUT [0] & ( !\reg4b3|DOUT [3] $ (((\reg4b3|DOUT [2] & !\reg4b3|DOUT [1]))) ) ) # ( !\reg4b3|DOUT [0] & ( (!\reg4b3|DOUT [2] & (!\reg4b3|DOUT [3] & \reg4b3|DOUT [1])) ) )

	.dataa(!\reg4b3|DOUT [2]),
	.datab(!\reg4b3|DOUT [3]),
	.datac(!\reg4b3|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv3|rascSaida7seg[5]~5 .lut_mask = 64'h080808089C9C9C9C;
defparam \conv3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb \conv3|rascSaida7seg[6]~6 (
// Equation(s):
// \conv3|rascSaida7seg[6]~6_combout  = ( \reg4b3|DOUT [2] & ( (!\reg4b3|DOUT [0] & (!\reg4b3|DOUT [1] & \reg4b3|DOUT [3])) # (\reg4b3|DOUT [0] & (\reg4b3|DOUT [1] & !\reg4b3|DOUT [3])) ) ) # ( !\reg4b3|DOUT [2] & ( (!\reg4b3|DOUT [1] & !\reg4b3|DOUT [3]) ) 
// )

	.dataa(!\reg4b3|DOUT [0]),
	.datab(!\reg4b3|DOUT [1]),
	.datac(!\reg4b3|DOUT [3]),
	.datad(gnd),
	.datae(!\reg4b3|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv3|rascSaida7seg[6]~6 .lut_mask = 64'hC0C01818C0C01818;
defparam \conv3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \comb~10 (
// Equation(s):
// \comb~10_combout  = ( \RAM4|process_0~0_combout  & ( (\comb~3_combout  & \ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(!\comb~3_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~10 .extended_lut = "off";
defparam \comb~10 .lut_mask = 64'h0000000003030303;
defparam \comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N14
dffeas \reg4b4|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b4|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N35
dffeas \reg4b4|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b4|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N17
dffeas \reg4b4|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b4|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N32
dffeas \reg4b4|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b4|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \conv4|rascSaida7seg[0]~0 (
// Equation(s):
// \conv4|rascSaida7seg[0]~0_combout  = ( \reg4b4|DOUT [1] & ( (\reg4b4|DOUT [0] & (!\reg4b4|DOUT [2] & \reg4b4|DOUT [3])) ) ) # ( !\reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [0] & (\reg4b4|DOUT [2] & !\reg4b4|DOUT [3])) # (\reg4b4|DOUT [0] & (!\reg4b4|DOUT [2] $ 
// (\reg4b4|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\reg4b4|DOUT [0]),
	.datac(!\reg4b4|DOUT [2]),
	.datad(!\reg4b4|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv4|rascSaida7seg[0]~0 .lut_mask = 64'h3C033C0300300030;
defparam \conv4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \conv4|rascSaida7seg[1]~1 (
// Equation(s):
// \conv4|rascSaida7seg[1]~1_combout  = ( \reg4b4|DOUT [3] & ( (!\reg4b4|DOUT [0] & (\reg4b4|DOUT [2])) # (\reg4b4|DOUT [0] & ((\reg4b4|DOUT [1]))) ) ) # ( !\reg4b4|DOUT [3] & ( (\reg4b4|DOUT [2] & (!\reg4b4|DOUT [1] $ (!\reg4b4|DOUT [0]))) ) )

	.dataa(!\reg4b4|DOUT [2]),
	.datab(!\reg4b4|DOUT [1]),
	.datac(!\reg4b4|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv4|rascSaida7seg[1]~1 .lut_mask = 64'h1414141453535353;
defparam \conv4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N45
cyclonev_lcell_comb \conv4|rascSaida7seg[2]~2 (
// Equation(s):
// \conv4|rascSaida7seg[2]~2_combout  = ( \reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [2] & (!\reg4b4|DOUT [3] & !\reg4b4|DOUT [0])) # (\reg4b4|DOUT [2] & (\reg4b4|DOUT [3])) ) ) # ( !\reg4b4|DOUT [1] & ( (\reg4b4|DOUT [2] & (\reg4b4|DOUT [3] & !\reg4b4|DOUT [0])) ) 
// )

	.dataa(!\reg4b4|DOUT [2]),
	.datab(gnd),
	.datac(!\reg4b4|DOUT [3]),
	.datad(!\reg4b4|DOUT [0]),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv4|rascSaida7seg[2]~2 .lut_mask = 64'h05000500A505A505;
defparam \conv4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N3
cyclonev_lcell_comb \conv4|rascSaida7seg[3]~3 (
// Equation(s):
// \conv4|rascSaida7seg[3]~3_combout  = ( \reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [2] & (!\reg4b4|DOUT [0] & \reg4b4|DOUT [3])) # (\reg4b4|DOUT [2] & (\reg4b4|DOUT [0])) ) ) # ( !\reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [3] & (!\reg4b4|DOUT [2] $ (!\reg4b4|DOUT 
// [0]))) ) )

	.dataa(!\reg4b4|DOUT [2]),
	.datab(gnd),
	.datac(!\reg4b4|DOUT [0]),
	.datad(!\reg4b4|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv4|rascSaida7seg[3]~3 .lut_mask = 64'h5A005A0005A505A5;
defparam \conv4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \conv4|rascSaida7seg[4]~4 (
// Equation(s):
// \conv4|rascSaida7seg[4]~4_combout  = ( \reg4b4|DOUT [0] & ( (!\reg4b4|DOUT [3]) # ((!\reg4b4|DOUT [2] & !\reg4b4|DOUT [1])) ) ) # ( !\reg4b4|DOUT [0] & ( (\reg4b4|DOUT [2] & (!\reg4b4|DOUT [1] & !\reg4b4|DOUT [3])) ) )

	.dataa(!\reg4b4|DOUT [2]),
	.datab(gnd),
	.datac(!\reg4b4|DOUT [1]),
	.datad(!\reg4b4|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv4|rascSaida7seg[4]~4 .lut_mask = 64'h50005000FFA0FFA0;
defparam \conv4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \conv4|rascSaida7seg[5]~5 (
// Equation(s):
// \conv4|rascSaida7seg[5]~5_combout  = ( \reg4b4|DOUT [3] & ( (\reg4b4|DOUT [0] & (\reg4b4|DOUT [2] & !\reg4b4|DOUT [1])) ) ) # ( !\reg4b4|DOUT [3] & ( (!\reg4b4|DOUT [0] & (!\reg4b4|DOUT [2] & \reg4b4|DOUT [1])) # (\reg4b4|DOUT [0] & ((!\reg4b4|DOUT [2]) # 
// (\reg4b4|DOUT [1]))) ) )

	.dataa(!\reg4b4|DOUT [0]),
	.datab(gnd),
	.datac(!\reg4b4|DOUT [2]),
	.datad(!\reg4b4|DOUT [1]),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv4|rascSaida7seg[5]~5 .lut_mask = 64'h50F550F505000500;
defparam \conv4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb \conv4|rascSaida7seg[6]~6 (
// Equation(s):
// \conv4|rascSaida7seg[6]~6_combout  = ( \reg4b4|DOUT [0] & ( (!\reg4b4|DOUT [3] & (!\reg4b4|DOUT [1] $ (\reg4b4|DOUT [2]))) ) ) # ( !\reg4b4|DOUT [0] & ( (!\reg4b4|DOUT [1] & (!\reg4b4|DOUT [3] $ (\reg4b4|DOUT [2]))) ) )

	.dataa(gnd),
	.datab(!\reg4b4|DOUT [3]),
	.datac(!\reg4b4|DOUT [1]),
	.datad(!\reg4b4|DOUT [2]),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv4|rascSaida7seg[6]~6 .lut_mask = 64'hC030C030C00CC00C;
defparam \conv4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \comb~11 (
// Equation(s):
// \comb~11_combout  = ( \RAM4|process_0~0_combout  & ( (\ROM1|memROM~10_combout  & \comb~5_combout ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\comb~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM4|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~11 .extended_lut = "off";
defparam \comb~11 .lut_mask = 64'h0000000005050505;
defparam \comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N50
dffeas \reg4b5|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b5|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b5|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N11
dffeas \reg4b5|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b5|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b5|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N53
dffeas \reg4b5|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b5|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b5|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N8
dffeas \reg4b5|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGS|registrador~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b5|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b5|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N54
cyclonev_lcell_comb \conv5|rascSaida7seg[0]~0 (
// Equation(s):
// \conv5|rascSaida7seg[0]~0_combout  = ( \reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (!\reg4b5|DOUT [1] & !\reg4b5|DOUT [2])) # (\reg4b5|DOUT [3] & (!\reg4b5|DOUT [1] $ (!\reg4b5|DOUT [2]))) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (!\reg4b5|DOUT 
// [1] & \reg4b5|DOUT [2])) ) )

	.dataa(!\reg4b5|DOUT [3]),
	.datab(!\reg4b5|DOUT [1]),
	.datac(!\reg4b5|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv5|rascSaida7seg[0]~0 .lut_mask = 64'h0808080894949494;
defparam \conv5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N57
cyclonev_lcell_comb \conv5|rascSaida7seg[1]~1 (
// Equation(s):
// \conv5|rascSaida7seg[1]~1_combout  = ( \reg4b5|DOUT [2] & ( (!\reg4b5|DOUT [3] & (!\reg4b5|DOUT [1] $ (!\reg4b5|DOUT [0]))) # (\reg4b5|DOUT [3] & ((!\reg4b5|DOUT [0]) # (\reg4b5|DOUT [1]))) ) ) # ( !\reg4b5|DOUT [2] & ( (\reg4b5|DOUT [3] & (\reg4b5|DOUT 
// [1] & \reg4b5|DOUT [0])) ) )

	.dataa(!\reg4b5|DOUT [3]),
	.datab(!\reg4b5|DOUT [1]),
	.datac(!\reg4b5|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv5|rascSaida7seg[1]~1 .lut_mask = 64'h0101010179797979;
defparam \conv5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N0
cyclonev_lcell_comb \conv5|rascSaida7seg[2]~2 (
// Equation(s):
// \conv5|rascSaida7seg[2]~2_combout  = ( \reg4b5|DOUT [0] & ( (\reg4b5|DOUT [1] & (\reg4b5|DOUT [3] & \reg4b5|DOUT [2])) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (\reg4b5|DOUT [1] & !\reg4b5|DOUT [2])) # (\reg4b5|DOUT [3] & ((\reg4b5|DOUT [2]))) ) 
// )

	.dataa(gnd),
	.datab(!\reg4b5|DOUT [1]),
	.datac(!\reg4b5|DOUT [3]),
	.datad(!\reg4b5|DOUT [2]),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv5|rascSaida7seg[2]~2 .lut_mask = 64'h300F300F00030003;
defparam \conv5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N6
cyclonev_lcell_comb \conv5|rascSaida7seg[3]~3 (
// Equation(s):
// \conv5|rascSaida7seg[3]~3_combout  = (!\reg4b5|DOUT [1] & (!\reg4b5|DOUT [3] & (!\reg4b5|DOUT [2] $ (!\reg4b5|DOUT [0])))) # (\reg4b5|DOUT [1] & ((!\reg4b5|DOUT [2] & (\reg4b5|DOUT [3] & !\reg4b5|DOUT [0])) # (\reg4b5|DOUT [2] & ((\reg4b5|DOUT [0])))))

	.dataa(!\reg4b5|DOUT [3]),
	.datab(!\reg4b5|DOUT [1]),
	.datac(!\reg4b5|DOUT [2]),
	.datad(!\reg4b5|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv5|rascSaida7seg[3]~3 .lut_mask = 64'h1883188318831883;
defparam \conv5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N48
cyclonev_lcell_comb \conv5|rascSaida7seg[4]~4 (
// Equation(s):
// \conv5|rascSaida7seg[4]~4_combout  = ( \reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3]) # ((!\reg4b5|DOUT [1] & !\reg4b5|DOUT [2])) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [1] & (\reg4b5|DOUT [2] & !\reg4b5|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\reg4b5|DOUT [1]),
	.datac(!\reg4b5|DOUT [2]),
	.datad(!\reg4b5|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv5|rascSaida7seg[4]~4 .lut_mask = 64'h0C000C00FFC0FFC0;
defparam \conv5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N9
cyclonev_lcell_comb \conv5|rascSaida7seg[5]~5 (
// Equation(s):
// \conv5|rascSaida7seg[5]~5_combout  = ( \reg4b5|DOUT [2] & ( (\reg4b5|DOUT [0] & (!\reg4b5|DOUT [3] $ (!\reg4b5|DOUT [1]))) ) ) # ( !\reg4b5|DOUT [2] & ( (!\reg4b5|DOUT [3] & ((\reg4b5|DOUT [1]) # (\reg4b5|DOUT [0]))) ) )

	.dataa(!\reg4b5|DOUT [3]),
	.datab(gnd),
	.datac(!\reg4b5|DOUT [0]),
	.datad(!\reg4b5|DOUT [1]),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv5|rascSaida7seg[5]~5 .lut_mask = 64'h0AAA0AAA050A050A;
defparam \conv5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N51
cyclonev_lcell_comb \conv5|rascSaida7seg[6]~6 (
// Equation(s):
// \conv5|rascSaida7seg[6]~6_combout  = ( \reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (!\reg4b5|DOUT [1] $ (\reg4b5|DOUT [2]))) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [1] & (!\reg4b5|DOUT [3] $ (\reg4b5|DOUT [2]))) ) )

	.dataa(!\reg4b5|DOUT [3]),
	.datab(gnd),
	.datac(!\reg4b5|DOUT [1]),
	.datad(!\reg4b5|DOUT [2]),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv5|rascSaida7seg[6]~6 .lut_mask = 64'hA050A050A00AA00A;
defparam \conv5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X52_Y24_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
