

================================================================
== Vitis HLS Report for 'bit_linear'
================================================================
* Date:           Mon Jul 29 22:45:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Bit_linear
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|    3|    3|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 3, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 0"   --->   Operation 74 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.73ns)   --->   "%input_0_load = load i1 %input_0_addr"   --->   Operation 75 'load' 'input_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 1"   --->   Operation 76 'getelementptr' 'input_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.73ns)   --->   "%input_0_load_1 = load i1 %input_0_addr_1"   --->   Operation 77 'load' 'input_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 0"   --->   Operation 78 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.73ns)   --->   "%input_1_load = load i1 %input_1_addr"   --->   Operation 79 'load' 'input_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i32 %input_1, i64 0, i64 1"   --->   Operation 80 'getelementptr' 'input_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.73ns)   --->   "%input_1_load_1 = load i1 %input_1_addr_1"   --->   Operation 81 'load' 'input_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 0"   --->   Operation 82 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.73ns)   --->   "%input_2_load = load i1 %input_2_addr"   --->   Operation 83 'load' 'input_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr i32 %input_2, i64 0, i64 1"   --->   Operation 84 'getelementptr' 'input_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.73ns)   --->   "%input_2_load_1 = load i1 %input_2_addr_1"   --->   Operation 85 'load' 'input_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 0"   --->   Operation 86 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.73ns)   --->   "%input_3_load = load i1 %input_3_addr"   --->   Operation 87 'load' 'input_3_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr i32 %input_3, i64 0, i64 1"   --->   Operation 88 'getelementptr' 'input_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.73ns)   --->   "%input_3_load_1 = load i1 %input_3_addr_1"   --->   Operation 89 'load' 'input_3_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%weight_0_addr = getelementptr i32 %weight_0, i64 0, i64 0" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 90 'getelementptr' 'weight_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.73ns)   --->   "%data = load i2 %weight_0_addr" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 91 'load' 'data' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%weight_1_addr = getelementptr i32 %weight_1, i64 0, i64 0" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 92 'getelementptr' 'weight_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.73ns)   --->   "%data_13 = load i2 %weight_1_addr" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 93 'load' 'data_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weight_0_addr_1 = getelementptr i32 %weight_0, i64 0, i64 1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 94 'getelementptr' 'weight_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.73ns)   --->   "%data_14 = load i2 %weight_0_addr_1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 95 'load' 'data_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%weight_1_addr_1 = getelementptr i32 %weight_1, i64 0, i64 1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 96 'getelementptr' 'weight_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (0.73ns)   --->   "%data_15 = load i2 %weight_1_addr_1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 97 'load' 'data_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 98 [1/2] (0.73ns)   --->   "%input_0_load = load i1 %input_0_addr"   --->   Operation 98 'load' 'input_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %input_0_load"   --->   Operation 99 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (0.73ns)   --->   "%input_0_load_1 = load i1 %input_0_addr_1"   --->   Operation 100 'load' 'input_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 101 [1/2] (0.73ns)   --->   "%input_1_load = load i1 %input_1_addr"   --->   Operation 101 'load' 'input_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%empty_7 = bitcast i32 %input_1_load"   --->   Operation 102 'bitcast' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/2] (0.73ns)   --->   "%input_1_load_1 = load i1 %input_1_addr_1"   --->   Operation 103 'load' 'input_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 104 [1/2] (0.73ns)   --->   "%input_2_load = load i1 %input_2_addr"   --->   Operation 104 'load' 'input_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%empty_9 = bitcast i32 %input_2_load"   --->   Operation 105 'bitcast' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/2] (0.73ns)   --->   "%input_2_load_1 = load i1 %input_2_addr_1"   --->   Operation 106 'load' 'input_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 107 [1/2] (0.73ns)   --->   "%input_3_load = load i1 %input_3_addr"   --->   Operation 107 'load' 'input_3_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%empty_11 = bitcast i32 %input_3_load"   --->   Operation 108 'bitcast' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/2] (0.73ns)   --->   "%input_3_load_1 = load i1 %input_3_addr_1"   --->   Operation 109 'load' 'input_3_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 110 [6/6] (1.91ns)   --->   "%max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 110 'call' 'max_val' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 111 [1/2] (0.73ns)   --->   "%data = load i2 %weight_0_addr" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 111 'load' 'data' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 112 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/2] (0.73ns)   --->   "%data_13 = load i2 %weight_1_addr" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 113 'load' 'data_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln313_4 = trunc i32 %data_13" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 114 'trunc' 'trunc_ln313_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/2] (0.73ns)   --->   "%data_14 = load i2 %weight_0_addr_1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 115 'load' 'data_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln313_5 = trunc i32 %data_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 116 'trunc' 'trunc_ln313_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (0.73ns)   --->   "%data_15 = load i2 %weight_1_addr_1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 117 'load' 'data_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln313_6 = trunc i32 %data_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 118 'trunc' 'trunc_ln313_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%weight_0_addr_2 = getelementptr i32 %weight_0, i64 0, i64 2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 119 'getelementptr' 'weight_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (0.73ns)   --->   "%data_16 = load i2 %weight_0_addr_2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 120 'load' 'data_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%weight_1_addr_2 = getelementptr i32 %weight_1, i64 0, i64 2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 121 'getelementptr' 'weight_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (0.73ns)   --->   "%data_17 = load i2 %weight_1_addr_2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 122 'load' 'data_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%weight_0_addr_3 = getelementptr i32 %weight_0, i64 0, i64 3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 123 'getelementptr' 'weight_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (0.73ns)   --->   "%data_18 = load i2 %weight_0_addr_3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 124 'load' 'data_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%weight_1_addr_3 = getelementptr i32 %weight_1, i64 0, i64 3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 125 'getelementptr' 'weight_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (0.73ns)   --->   "%data_19 = load i2 %weight_1_addr_3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 126 'load' 'data_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%empty_6 = bitcast i32 %input_0_load_1"   --->   Operation 127 'bitcast' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty_8 = bitcast i32 %input_1_load_1"   --->   Operation 128 'bitcast' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%empty_10 = bitcast i32 %input_2_load_1"   --->   Operation 129 'bitcast' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%empty_12 = bitcast i32 %input_3_load_1"   --->   Operation 130 'bitcast' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [5/6] (4.26ns)   --->   "%max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 131 'call' 'max_val' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 132 [6/6] (1.91ns)   --->   "%max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 132 'call' 'max_val_8' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 133 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i32 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 134 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [3/3] (7.29ns)   --->   "%sum = fadd i32 %bitcast_ln327, i32 0" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 135 'fadd' 'sum' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/2] (0.73ns)   --->   "%data_16 = load i2 %weight_0_addr_2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 136 'load' 'data_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln313_7 = trunc i32 %data_16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 137 'trunc' 'trunc_ln313_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (0.73ns)   --->   "%data_17 = load i2 %weight_1_addr_2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 138 'load' 'data_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln313_8 = trunc i32 %data_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 139 'trunc' 'trunc_ln313_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/2] (0.73ns)   --->   "%data_18 = load i2 %weight_0_addr_3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 140 'load' 'data_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln313_9 = trunc i32 %data_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 141 'trunc' 'trunc_ln313_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/2] (0.73ns)   --->   "%data_19 = load i2 %weight_1_addr_3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 142 'load' 'data_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln313_10 = trunc i32 %data_19" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 143 'trunc' 'trunc_ln313_10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 144 [4/6] (4.26ns)   --->   "%max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 144 'call' 'max_val' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 145 [5/6] (4.26ns)   --->   "%max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 145 'call' 'max_val_8' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 146 [2/3] (7.29ns)   --->   "%sum = fadd i32 %bitcast_ln327, i32 0" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 146 'fadd' 'sum' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 147 [3/6] (4.26ns)   --->   "%max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 147 'call' 'max_val' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [4/6] (4.26ns)   --->   "%max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 148 'call' 'max_val_8' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [1/3] (7.29ns)   --->   "%sum = fadd i32 %bitcast_ln327, i32 0" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 149 'fadd' 'sum' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 150 [2/6] (4.26ns)   --->   "%max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 150 'call' 'max_val' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [3/6] (4.26ns)   --->   "%max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 151 'call' 'max_val_8' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%t_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 152 'bitconcatenate' 't_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln327_1 = bitcast i32 %t_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 153 'bitcast' 'bitcast_ln327_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [3/3] (7.29ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 154 'fadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 155 [1/6] (2.34ns)   --->   "%max_val = call i32 @find_max_abs, i32 %empty, i32 %empty_7, i32 %empty_9, i32 %empty_11" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 155 'call' 'max_val' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 156 [2/2] (1.91ns)   --->   "%tmp_s = fcmp_olt  i32 %max_val, i32 1e-05" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 156 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [2/6] (4.26ns)   --->   "%max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 157 'call' 'max_val_8' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 158 [2/3] (7.29ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 158 'fadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %max_val" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 159 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 160 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %bitcast_ln47" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 161 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.87ns)   --->   "%icmp_ln47 = icmp_ne  i8 %tmp, i8 255" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 162 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (1.13ns)   --->   "%icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 163 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 164 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/2] (1.91ns)   --->   "%tmp_s = fcmp_olt  i32 %max_val, i32 1e-05" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 165 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%and_ln47 = and i1 %or_ln47, i1 %tmp_s" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 166 'and' 'and_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %and_ln47, i32 1e-05, i32 %max_val" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 167 'select' 'select_ln47' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/6] (2.34ns)   --->   "%max_val_8 = call i32 @find_max_abs, i32 %empty_6, i32 %empty_8, i32 %empty_10, i32 %empty_12" [Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 168 'call' 'max_val_8' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 169 [2/2] (1.91ns)   --->   "%tmp_12 = fcmp_olt  i32 %max_val_8, i32 1e-05" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 169 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/3] (7.29ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 170 'fadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 171 [7/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln47" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 171 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %max_val_8" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 172 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_1, i32 23, i32 30" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 173 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i32 %bitcast_ln47_1" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 174 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.87ns)   --->   "%icmp_ln47_2 = icmp_ne  i8 %tmp_11, i8 255" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 175 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (1.13ns)   --->   "%icmp_ln47_3 = icmp_eq  i23 %trunc_ln47_1, i23 0" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 176 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%or_ln47_1 = or i1 %icmp_ln47_3, i1 %icmp_ln47_2" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 177 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/2] (1.91ns)   --->   "%tmp_12 = fcmp_olt  i32 %max_val_8, i32 1e-05" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 178 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%and_ln47_1 = and i1 %or_ln47_1, i1 %tmp_12" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 179 'and' 'and_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln47_1 = select i1 %and_ln47_1, i32 1e-05, i32 %max_val_8" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 180 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%t_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 181 'bitconcatenate' 't_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln327_2 = bitcast i32 %t_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 182 'bitcast' 'bitcast_ln327_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [3/3] (7.29ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 183 'fadd' 'sum_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 184 [6/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln47" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 184 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [7/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln47_1" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 185 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [2/3] (7.29ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 186 'fadd' 'sum_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 187 [5/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln47" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 187 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [6/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln47_1" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 188 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/3] (7.29ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 189 'fadd' 'sum_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 190 [4/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln47" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 190 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [5/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln47_1" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 191 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%t_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 192 'bitconcatenate' 't_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln327_3 = bitcast i32 %t_16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 193 'bitcast' 'bitcast_ln327_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [3/3] (7.29ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 194 'fadd' 'sum_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 195 [3/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln47" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 195 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [4/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln47_1" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 196 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [2/3] (7.29ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 197 'fadd' 'sum_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 198 [2/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln47" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 198 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [3/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln47_1" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 199 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/3] (7.29ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 200 'fadd' 'sum_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 201 [1/7] (6.31ns)   --->   "%scale = fdiv i32 127, i32 %select_ln47" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 201 'fdiv' 'scale' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [2/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln47_1" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 202 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%t_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 203 'bitconcatenate' 't_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln327_4 = bitcast i32 %t_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 204 'bitcast' 'bitcast_ln327_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [3/3] (7.29ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 205 'fadd' 'sum_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 206 [2/2] (5.91ns)   --->   "%scaled_val = fmul i32 %empty, i32 %scale" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 206 'fmul' 'scaled_val' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [2/2] (5.91ns)   --->   "%scaled_val_1 = fmul i32 %empty_7, i32 %scale" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 207 'fmul' 'scaled_val_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [2/2] (5.91ns)   --->   "%scaled_val_2 = fmul i32 %empty_9, i32 %scale" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 208 'fmul' 'scaled_val_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/7] (6.31ns)   --->   "%scale_1 = fdiv i32 127, i32 %select_ln47_1" [Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 209 'fdiv' 'scale_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [2/3] (7.29ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 210 'fadd' 'sum_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 211 [1/2] (5.91ns)   --->   "%scaled_val = fmul i32 %empty, i32 %scale" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 211 'fmul' 'scaled_val' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [2/2] (0.87ns)   --->   "%rounded_val = call i32 @generic_round<float>, i32 %scaled_val, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 212 'call' 'rounded_val' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 213 [1/2] (5.91ns)   --->   "%scaled_val_1 = fmul i32 %empty_7, i32 %scale" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 213 'fmul' 'scaled_val_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [2/2] (0.87ns)   --->   "%rounded_val_1 = call i32 @generic_round<float>, i32 %scaled_val_1, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 214 'call' 'rounded_val_1' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 215 [1/2] (5.91ns)   --->   "%scaled_val_2 = fmul i32 %empty_9, i32 %scale" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 215 'fmul' 'scaled_val_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [2/2] (5.91ns)   --->   "%scaled_val_3 = fmul i32 %empty_11, i32 %scale" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 216 'fmul' 'scaled_val_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [2/2] (5.91ns)   --->   "%scaled_val_4 = fmul i32 %empty_6, i32 %scale_1" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 217 'fmul' 'scaled_val_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [2/2] (5.91ns)   --->   "%scaled_val_5 = fmul i32 %empty_8, i32 %scale_1" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 218 'fmul' 'scaled_val_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [2/2] (5.91ns)   --->   "%scaled_val_6 = fmul i32 %empty_10, i32 %scale_1" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 219 'fmul' 'scaled_val_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [2/2] (5.91ns)   --->   "%scaled_val_7 = fmul i32 %empty_12, i32 %scale_1" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 220 'fmul' 'scaled_val_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [1/3] (7.29ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 221 'fadd' 'sum_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 222 [1/2] (2.44ns)   --->   "%rounded_val = call i32 @generic_round<float>, i32 %scaled_val, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 222 'call' 'rounded_val' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 223 [1/1] (1.48ns)   --->   "%x_assign_2 = call i32 @generic_fmax<float>, i32 %rounded_val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 223 'call' 'x_assign_2' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%data_20 = bitcast i32 %x_assign_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 224 'bitcast' 'data_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%x_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_20, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 225 'partselect' 'x_fp_exp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%x_fp_sig = trunc i32 %data_20" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 226 'trunc' 'x_fp_sig' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.87ns)   --->   "%icmp_ln18 = icmp_eq  i8 %x_fp_exp, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 227 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/1] (1.13ns)   --->   "%icmp_ln18_2 = icmp_ne  i23 %x_fp_sig, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 228 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node res_16)   --->   "%and_ln18 = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 229 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (1.14ns)   --->   "%ymaggreater = icmp_slt  i32 %data_20, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 230 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node res_16)   --->   "%res = select i1 %ymaggreater, i32 %x_assign_2, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 231 'select' 'res' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_16 = select i1 %and_ln18, i32 127, i32 %res" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 232 'select' 'res_16' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 233 [1/2] (2.44ns)   --->   "%rounded_val_1 = call i32 @generic_round<float>, i32 %scaled_val_1, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 233 'call' 'rounded_val_1' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 234 [1/1] (1.48ns)   --->   "%x_assign_5 = call i32 @generic_fmax<float>, i32 %rounded_val_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 234 'call' 'x_assign_5' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%data_21 = bitcast i32 %x_assign_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 235 'bitcast' 'data_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%x_fp_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_21, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 236 'partselect' 'x_fp_exp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%x_fp_sig_1 = trunc i32 %data_21" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 237 'trunc' 'x_fp_sig_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.87ns)   --->   "%icmp_ln18_3 = icmp_eq  i8 %x_fp_exp_1, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 238 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (1.13ns)   --->   "%icmp_ln18_4 = icmp_ne  i23 %x_fp_sig_1, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 239 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node res_17)   --->   "%and_ln18_1 = and i1 %icmp_ln18_3, i1 %icmp_ln18_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 240 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (1.14ns)   --->   "%ymaggreater_2 = icmp_slt  i32 %data_21, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 241 'icmp' 'ymaggreater_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node res_17)   --->   "%res_2 = select i1 %ymaggreater_2, i32 %x_assign_5, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 242 'select' 'res_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_17 = select i1 %and_ln18_1, i32 127, i32 %res_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 243 'select' 'res_17' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 244 [2/2] (0.87ns)   --->   "%rounded_val_2 = call i32 @generic_round<float>, i32 %scaled_val_2, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 244 'call' 'rounded_val_2' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 245 [1/2] (5.91ns)   --->   "%scaled_val_3 = fmul i32 %empty_11, i32 %scale" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 245 'fmul' 'scaled_val_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 246 [1/2] (5.91ns)   --->   "%scaled_val_4 = fmul i32 %empty_6, i32 %scale_1" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 246 'fmul' 'scaled_val_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [2/2] (0.87ns)   --->   "%rounded_val_4 = call i32 @generic_round<float>, i32 %scaled_val_4, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 247 'call' 'rounded_val_4' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 248 [1/2] (5.91ns)   --->   "%scaled_val_5 = fmul i32 %empty_8, i32 %scale_1" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 248 'fmul' 'scaled_val_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [2/2] (0.87ns)   --->   "%rounded_val_5 = call i32 @generic_round<float>, i32 %scaled_val_5, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 249 'call' 'rounded_val_5' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 250 [1/2] (5.91ns)   --->   "%scaled_val_6 = fmul i32 %empty_10, i32 %scale_1" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 250 'fmul' 'scaled_val_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [2/2] (0.87ns)   --->   "%rounded_val_6 = call i32 @generic_round<float>, i32 %scaled_val_6, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 251 'call' 'rounded_val_6' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 252 [1/2] (5.91ns)   --->   "%scaled_val_7 = fmul i32 %empty_12, i32 %scale_1" [Bit_linear/src/bit_linear.h:64->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 252 'fmul' 'scaled_val_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%t_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 253 'bitconcatenate' 't_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln327_5 = bitcast i32 %t_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 254 'bitcast' 'bitcast_ln327_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [3/3] (7.29ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 255 'fadd' 'sum_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 256 [7/7] (6.31ns)   --->   "%input_quant = fdiv i32 %res_16, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 256 'fdiv' 'input_quant' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [7/7] (6.31ns)   --->   "%input_quant_1 = fdiv i32 %res_17, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 257 'fdiv' 'input_quant_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/2] (2.44ns)   --->   "%rounded_val_2 = call i32 @generic_round<float>, i32 %scaled_val_2, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 258 'call' 'rounded_val_2' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 259 [1/1] (1.48ns)   --->   "%x_assign_8 = call i32 @generic_fmax<float>, i32 %rounded_val_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 259 'call' 'x_assign_8' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%data_22 = bitcast i32 %x_assign_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 260 'bitcast' 'data_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%x_fp_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_22, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 261 'partselect' 'x_fp_exp_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%x_fp_sig_2 = trunc i32 %data_22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 262 'trunc' 'x_fp_sig_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.87ns)   --->   "%icmp_ln18_5 = icmp_eq  i8 %x_fp_exp_2, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 263 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [1/1] (1.13ns)   --->   "%icmp_ln18_6 = icmp_ne  i23 %x_fp_sig_2, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 264 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node res_18)   --->   "%and_ln18_2 = and i1 %icmp_ln18_5, i1 %icmp_ln18_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 265 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/1] (1.14ns)   --->   "%ymaggreater_3 = icmp_slt  i32 %data_22, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 266 'icmp' 'ymaggreater_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node res_18)   --->   "%res_4 = select i1 %ymaggreater_3, i32 %x_assign_8, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 267 'select' 'res_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 268 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_18 = select i1 %and_ln18_2, i32 127, i32 %res_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 268 'select' 'res_18' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 269 [2/2] (0.87ns)   --->   "%rounded_val_3 = call i32 @generic_round<float>, i32 %scaled_val_3, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 269 'call' 'rounded_val_3' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 270 [1/2] (2.44ns)   --->   "%rounded_val_4 = call i32 @generic_round<float>, i32 %scaled_val_4, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 270 'call' 'rounded_val_4' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 271 [1/1] (1.48ns)   --->   "%x_assign_1 = call i32 @generic_fmax<float>, i32 %rounded_val_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 271 'call' 'x_assign_1' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%data_24 = bitcast i32 %x_assign_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 272 'bitcast' 'data_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%x_fp_exp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_24, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 273 'partselect' 'x_fp_exp_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%x_fp_sig_4 = trunc i32 %data_24" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 274 'trunc' 'x_fp_sig_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.87ns)   --->   "%icmp_ln18_9 = icmp_eq  i8 %x_fp_exp_4, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 275 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/1] (1.13ns)   --->   "%icmp_ln18_10 = icmp_ne  i23 %x_fp_sig_4, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 276 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node res_20)   --->   "%and_ln18_4 = and i1 %icmp_ln18_9, i1 %icmp_ln18_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 277 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (1.14ns)   --->   "%ymaggreater_5 = icmp_slt  i32 %data_24, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 278 'icmp' 'ymaggreater_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node res_20)   --->   "%res_8 = select i1 %ymaggreater_5, i32 %x_assign_1, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 279 'select' 'res_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 280 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_20 = select i1 %and_ln18_4, i32 127, i32 %res_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 280 'select' 'res_20' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 281 [1/2] (2.44ns)   --->   "%rounded_val_5 = call i32 @generic_round<float>, i32 %scaled_val_5, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 281 'call' 'rounded_val_5' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 282 [1/1] (1.48ns)   --->   "%x_assign_3 = call i32 @generic_fmax<float>, i32 %rounded_val_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 282 'call' 'x_assign_3' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%data_25 = bitcast i32 %x_assign_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 283 'bitcast' 'data_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%x_fp_exp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_25, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 284 'partselect' 'x_fp_exp_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%x_fp_sig_5 = trunc i32 %data_25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 285 'trunc' 'x_fp_sig_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [1/1] (0.87ns)   --->   "%icmp_ln18_11 = icmp_eq  i8 %x_fp_exp_5, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 286 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/1] (1.13ns)   --->   "%icmp_ln18_12 = icmp_ne  i23 %x_fp_sig_5, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 287 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node res_21)   --->   "%and_ln18_5 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 288 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [1/1] (1.14ns)   --->   "%ymaggreater_6 = icmp_slt  i32 %data_25, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 289 'icmp' 'ymaggreater_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node res_21)   --->   "%res_10 = select i1 %ymaggreater_6, i32 %x_assign_3, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 290 'select' 'res_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 291 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_21 = select i1 %and_ln18_5, i32 127, i32 %res_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 291 'select' 'res_21' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 292 [1/2] (2.44ns)   --->   "%rounded_val_6 = call i32 @generic_round<float>, i32 %scaled_val_6, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 292 'call' 'rounded_val_6' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 293 [2/2] (0.87ns)   --->   "%rounded_val_7 = call i32 @generic_round<float>, i32 %scaled_val_7, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 293 'call' 'rounded_val_7' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 294 [2/3] (7.29ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 294 'fadd' 'sum_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 295 [6/7] (6.31ns)   --->   "%input_quant = fdiv i32 %res_16, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 295 'fdiv' 'input_quant' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [6/7] (6.31ns)   --->   "%input_quant_1 = fdiv i32 %res_17, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 296 'fdiv' 'input_quant_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [7/7] (6.31ns)   --->   "%input_quant_2 = fdiv i32 %res_18, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 297 'fdiv' 'input_quant_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [1/2] (2.44ns)   --->   "%rounded_val_3 = call i32 @generic_round<float>, i32 %scaled_val_3, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 298 'call' 'rounded_val_3' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 299 [1/1] (1.48ns)   --->   "%x_assign_s = call i32 @generic_fmax<float>, i32 %rounded_val_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 299 'call' 'x_assign_s' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%data_23 = bitcast i32 %x_assign_s" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 300 'bitcast' 'data_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%x_fp_exp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_23, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 301 'partselect' 'x_fp_exp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "%x_fp_sig_3 = trunc i32 %data_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 302 'trunc' 'x_fp_sig_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (0.87ns)   --->   "%icmp_ln18_7 = icmp_eq  i8 %x_fp_exp_3, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 303 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [1/1] (1.13ns)   --->   "%icmp_ln18_8 = icmp_ne  i23 %x_fp_sig_3, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 304 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node res_19)   --->   "%and_ln18_3 = and i1 %icmp_ln18_7, i1 %icmp_ln18_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 305 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/1] (1.14ns)   --->   "%ymaggreater_4 = icmp_slt  i32 %data_23, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 306 'icmp' 'ymaggreater_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node res_19)   --->   "%res_6 = select i1 %ymaggreater_4, i32 %x_assign_s, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 307 'select' 'res_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 308 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_19 = select i1 %and_ln18_3, i32 127, i32 %res_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 308 'select' 'res_19' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 309 [7/7] (6.31ns)   --->   "%input_quant_4 = fdiv i32 %res_20, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 309 'fdiv' 'input_quant_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [7/7] (6.31ns)   --->   "%input_quant_5 = fdiv i32 %res_21, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 310 'fdiv' 'input_quant_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (1.48ns)   --->   "%x_assign_4 = call i32 @generic_fmax<float>, i32 %rounded_val_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 311 'call' 'x_assign_4' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%data_26 = bitcast i32 %x_assign_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 312 'bitcast' 'data_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%x_fp_exp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_26, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 313 'partselect' 'x_fp_exp_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%x_fp_sig_6 = trunc i32 %data_26" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 314 'trunc' 'x_fp_sig_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (0.87ns)   --->   "%icmp_ln18_13 = icmp_eq  i8 %x_fp_exp_6, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 315 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (1.13ns)   --->   "%icmp_ln18_14 = icmp_ne  i23 %x_fp_sig_6, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 316 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node res_22)   --->   "%and_ln18_6 = and i1 %icmp_ln18_13, i1 %icmp_ln18_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 317 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (1.14ns)   --->   "%ymaggreater_7 = icmp_slt  i32 %data_26, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 318 'icmp' 'ymaggreater_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node res_22)   --->   "%res_12 = select i1 %ymaggreater_7, i32 %x_assign_4, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 319 'select' 'res_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 320 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_22 = select i1 %and_ln18_6, i32 127, i32 %res_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 320 'select' 'res_22' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 321 [1/2] (2.44ns)   --->   "%rounded_val_7 = call i32 @generic_round<float>, i32 %scaled_val_7, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:65->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 321 'call' 'rounded_val_7' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 322 [1/1] (1.48ns)   --->   "%x_assign_6 = call i32 @generic_fmax<float>, i32 %rounded_val_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 322 'call' 'x_assign_6' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 323 [1/3] (7.29ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 323 'fadd' 'sum_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 324 [5/7] (6.31ns)   --->   "%input_quant = fdiv i32 %res_16, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 324 'fdiv' 'input_quant' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 325 [5/7] (6.31ns)   --->   "%input_quant_1 = fdiv i32 %res_17, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 325 'fdiv' 'input_quant_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [6/7] (6.31ns)   --->   "%input_quant_2 = fdiv i32 %res_18, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 326 'fdiv' 'input_quant_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [7/7] (6.31ns)   --->   "%input_quant_3 = fdiv i32 %res_19, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 327 'fdiv' 'input_quant_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [6/7] (6.31ns)   --->   "%input_quant_4 = fdiv i32 %res_20, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 328 'fdiv' 'input_quant_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 329 [6/7] (6.31ns)   --->   "%input_quant_5 = fdiv i32 %res_21, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 329 'fdiv' 'input_quant_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 330 [7/7] (6.31ns)   --->   "%input_quant_6 = fdiv i32 %res_22, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 330 'fdiv' 'input_quant_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%data_27 = bitcast i32 %x_assign_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 331 'bitcast' 'data_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%x_fp_exp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_27, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 332 'partselect' 'x_fp_exp_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%x_fp_sig_7 = trunc i32 %data_27" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 333 'trunc' 'x_fp_sig_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (0.87ns)   --->   "%icmp_ln18_15 = icmp_eq  i8 %x_fp_exp_7, i8 255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 334 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (1.13ns)   --->   "%icmp_ln18_16 = icmp_ne  i23 %x_fp_sig_7, i23 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 335 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node res_23)   --->   "%and_ln18_7 = and i1 %icmp_ln18_15, i1 %icmp_ln18_16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 336 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 337 [1/1] (1.14ns)   --->   "%ymaggreater_8 = icmp_slt  i32 %data_27, i32 1123942400" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 337 'icmp' 'ymaggreater_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node res_23)   --->   "%res_14 = select i1 %ymaggreater_8, i32 %x_assign_6, i32 127" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:40->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 338 'select' 'res_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 339 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_23 = select i1 %and_ln18_7, i32 127, i32 %res_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 339 'select' 'res_23' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%t_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 340 'bitconcatenate' 't_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln327_6 = bitcast i32 %t_19" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 341 'bitcast' 'bitcast_ln327_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 342 [3/3] (7.29ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 342 'fadd' 'sum_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 343 [4/7] (6.31ns)   --->   "%input_quant = fdiv i32 %res_16, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 343 'fdiv' 'input_quant' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [4/7] (6.31ns)   --->   "%input_quant_1 = fdiv i32 %res_17, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 344 'fdiv' 'input_quant_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [5/7] (6.31ns)   --->   "%input_quant_2 = fdiv i32 %res_18, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 345 'fdiv' 'input_quant_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [6/7] (6.31ns)   --->   "%input_quant_3 = fdiv i32 %res_19, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 346 'fdiv' 'input_quant_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [5/7] (6.31ns)   --->   "%input_quant_4 = fdiv i32 %res_20, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 347 'fdiv' 'input_quant_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 348 [5/7] (6.31ns)   --->   "%input_quant_5 = fdiv i32 %res_21, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 348 'fdiv' 'input_quant_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 349 [6/7] (6.31ns)   --->   "%input_quant_6 = fdiv i32 %res_22, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 349 'fdiv' 'input_quant_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 350 [7/7] (6.31ns)   --->   "%input_quant_7 = fdiv i32 %res_23, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 350 'fdiv' 'input_quant_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [2/3] (7.29ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 351 'fadd' 'sum_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 352 [3/7] (6.31ns)   --->   "%input_quant = fdiv i32 %res_16, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 352 'fdiv' 'input_quant' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [3/7] (6.31ns)   --->   "%input_quant_1 = fdiv i32 %res_17, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 353 'fdiv' 'input_quant_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [4/7] (6.31ns)   --->   "%input_quant_2 = fdiv i32 %res_18, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 354 'fdiv' 'input_quant_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [5/7] (6.31ns)   --->   "%input_quant_3 = fdiv i32 %res_19, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 355 'fdiv' 'input_quant_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [4/7] (6.31ns)   --->   "%input_quant_4 = fdiv i32 %res_20, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 356 'fdiv' 'input_quant_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [4/7] (6.31ns)   --->   "%input_quant_5 = fdiv i32 %res_21, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 357 'fdiv' 'input_quant_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 358 [5/7] (6.31ns)   --->   "%input_quant_6 = fdiv i32 %res_22, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 358 'fdiv' 'input_quant_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [6/7] (6.31ns)   --->   "%input_quant_7 = fdiv i32 %res_23, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 359 'fdiv' 'input_quant_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [1/3] (7.29ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 360 'fadd' 'sum_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 361 [2/7] (6.31ns)   --->   "%input_quant = fdiv i32 %res_16, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 361 'fdiv' 'input_quant' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [2/7] (6.31ns)   --->   "%input_quant_1 = fdiv i32 %res_17, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 362 'fdiv' 'input_quant_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [3/7] (6.31ns)   --->   "%input_quant_2 = fdiv i32 %res_18, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 363 'fdiv' 'input_quant_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 364 [4/7] (6.31ns)   --->   "%input_quant_3 = fdiv i32 %res_19, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 364 'fdiv' 'input_quant_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [3/7] (6.31ns)   --->   "%input_quant_4 = fdiv i32 %res_20, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 365 'fdiv' 'input_quant_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [3/7] (6.31ns)   --->   "%input_quant_5 = fdiv i32 %res_21, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 366 'fdiv' 'input_quant_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 367 [4/7] (6.31ns)   --->   "%input_quant_6 = fdiv i32 %res_22, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 367 'fdiv' 'input_quant_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 368 [5/7] (6.31ns)   --->   "%input_quant_7 = fdiv i32 %res_23, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 368 'fdiv' 'input_quant_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "%t_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 369 'bitconcatenate' 't_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln327_7 = bitcast i32 %t_20" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242->Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 370 'bitcast' 'bitcast_ln327_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 371 [3/3] (7.29ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 371 'fadd' 'sum_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 372 [1/7] (6.31ns)   --->   "%input_quant = fdiv i32 %res_16, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 372 'fdiv' 'input_quant' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 373 [1/7] (6.31ns)   --->   "%input_quant_1 = fdiv i32 %res_17, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 373 'fdiv' 'input_quant_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 374 [2/7] (6.31ns)   --->   "%input_quant_2 = fdiv i32 %res_18, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 374 'fdiv' 'input_quant_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 375 [3/7] (6.31ns)   --->   "%input_quant_3 = fdiv i32 %res_19, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 375 'fdiv' 'input_quant_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [2/7] (6.31ns)   --->   "%input_quant_4 = fdiv i32 %res_20, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 376 'fdiv' 'input_quant_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [2/7] (6.31ns)   --->   "%input_quant_5 = fdiv i32 %res_21, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 377 'fdiv' 'input_quant_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [3/7] (6.31ns)   --->   "%input_quant_6 = fdiv i32 %res_22, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 378 'fdiv' 'input_quant_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [4/7] (6.31ns)   --->   "%input_quant_7 = fdiv i32 %res_23, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 379 'fdiv' 'input_quant_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [2/3] (7.29ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 380 'fadd' 'sum_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 381 [1/7] (6.31ns)   --->   "%input_quant_2 = fdiv i32 %res_18, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 381 'fdiv' 'input_quant_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 382 [2/7] (6.31ns)   --->   "%input_quant_3 = fdiv i32 %res_19, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 382 'fdiv' 'input_quant_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [1/7] (6.31ns)   --->   "%input_quant_4 = fdiv i32 %res_20, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 383 'fdiv' 'input_quant_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 384 [1/7] (6.31ns)   --->   "%input_quant_5 = fdiv i32 %res_21, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 384 'fdiv' 'input_quant_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [2/7] (6.31ns)   --->   "%input_quant_6 = fdiv i32 %res_22, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 385 'fdiv' 'input_quant_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 386 [3/7] (6.31ns)   --->   "%input_quant_7 = fdiv i32 %res_23, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 386 'fdiv' 'input_quant_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 387 [1/3] (7.29ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 387 'fadd' 'sum_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.31>
ST_27 : Operation 388 [1/7] (6.31ns)   --->   "%input_quant_3 = fdiv i32 %res_19, i32 %scale" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 388 'fdiv' 'input_quant_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 389 [1/7] (6.31ns)   --->   "%input_quant_6 = fdiv i32 %res_22, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 389 'fdiv' 'input_quant_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 390 [2/7] (6.31ns)   --->   "%input_quant_7 = fdiv i32 %res_23, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 390 'fdiv' 'input_quant_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 391 [2/2] (5.91ns)   --->   "%mean = fmul i32 %sum_7, i32 0.125" [Bit_linear/src/bit_linear.h:42->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 391 'fmul' 'mean' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.31>
ST_28 : Operation 392 [1/7] (6.31ns)   --->   "%input_quant_7 = fdiv i32 %res_23, i32 %scale_1" [Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16]   --->   Operation 392 'fdiv' 'input_quant_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 393 [1/2] (5.91ns)   --->   "%mean = fmul i32 %sum_7, i32 0.125" [Bit_linear/src/bit_linear.h:42->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 393 'fmul' 'mean' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln47_2 = bitcast i32 %mean" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 394 'bitcast' 'bitcast_ln47_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_2, i32 23, i32 30" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 395 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i32 %bitcast_ln47_2" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 396 'trunc' 'trunc_ln47_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 397 [1/1] (0.87ns)   --->   "%icmp_ln47_4 = icmp_ne  i8 %tmp_13, i8 255" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 397 'icmp' 'icmp_ln47_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/1] (1.13ns)   --->   "%icmp_ln47_5 = icmp_eq  i23 %trunc_ln47_2, i23 0" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 398 'icmp' 'icmp_ln47_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [2/2] (1.91ns)   --->   "%tmp_14 = fcmp_olt  i32 %mean, i32 1e-05" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 399 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (6.97ns)   --->   "%tmp_7 = fpext i32 %mean" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 400 'fpext' 'tmp_7' <Predicate = true> <Delay = 6.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.35>
ST_30 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%or_ln47_2 = or i1 %icmp_ln47_5, i1 %icmp_ln47_4" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 401 'or' 'or_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 402 [1/2] (1.91ns)   --->   "%tmp_14 = fcmp_olt  i32 %mean, i32 1e-05" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 402 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%and_ln47_2 = and i1 %or_ln47_2, i1 %tmp_14" [Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 403 'and' 'and_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 404 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln75 = select i1 %and_ln47_2, i64 1e-05, i64 %tmp_7" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 404 'select' 'select_ln75' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.15>
ST_31 : Operation 405 [13/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 405 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.15>
ST_32 : Operation 406 [12/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 406 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.15>
ST_33 : Operation 407 [11/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 407 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.15>
ST_34 : Operation 408 [10/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 408 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.15>
ST_35 : Operation 409 [9/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 409 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.15>
ST_36 : Operation 410 [8/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 410 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.15>
ST_37 : Operation 411 [7/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 411 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.15>
ST_38 : Operation 412 [6/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 412 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.15>
ST_39 : Operation 413 [5/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 413 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.15>
ST_40 : Operation 414 [4/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 414 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.15>
ST_41 : Operation 415 [3/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 415 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.15>
ST_42 : Operation 416 [2/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 416 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.15>
ST_43 : Operation 417 [1/13] (7.15ns)   --->   "%div_i8 = ddiv i64 1, i64 %select_ln75" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 417 'ddiv' 'div_i8' <Predicate = true> <Delay = 7.15> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 7.15> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.08>
ST_44 : Operation 418 [2/2] (2.08ns)   --->   "%scale_2 = fptrunc i64 %div_i8" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 418 'fptrunc' 'scale_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.08>
ST_45 : Operation 419 [1/2] (2.08ns)   --->   "%scale_2 = fptrunc i64 %div_i8" [Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 419 'fptrunc' 'scale_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.91>
ST_46 : Operation 420 [1/1] (0.00ns)   --->   "%dc = bitcast i32 %data" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 420 'bitcast' 'dc' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 421 [1/1] (0.00ns)   --->   "%dc_1 = bitcast i32 %data_13" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 421 'bitcast' 'dc_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 422 [1/1] (0.00ns)   --->   "%dc_2 = bitcast i32 %data_14" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 422 'bitcast' 'dc_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 423 [1/1] (0.00ns)   --->   "%dc_3 = bitcast i32 %data_15" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 423 'bitcast' 'dc_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 424 [1/1] (0.00ns)   --->   "%dc_4 = bitcast i32 %data_16" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 424 'bitcast' 'dc_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 425 [1/1] (0.00ns)   --->   "%dc_5 = bitcast i32 %data_17" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 425 'bitcast' 'dc_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "%dc_6 = bitcast i32 %data_18" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 426 'bitcast' 'dc_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 427 [1/1] (0.00ns)   --->   "%dc_7 = bitcast i32 %data_19" [Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 427 'bitcast' 'dc_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 428 [2/2] (5.91ns)   --->   "%p_x_assign_8 = fmul i32 %dc, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 428 'fmul' 'p_x_assign_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 429 [2/2] (5.91ns)   --->   "%p_x_assign_9 = fmul i32 %dc_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 429 'fmul' 'p_x_assign_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 430 [2/2] (5.91ns)   --->   "%p_x_assign_s = fmul i32 %dc_2, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 430 'fmul' 'p_x_assign_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 431 [2/2] (5.91ns)   --->   "%p_x_assign_1 = fmul i32 %dc_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 431 'fmul' 'p_x_assign_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 432 [2/2] (5.91ns)   --->   "%p_x_assign_2 = fmul i32 %dc_4, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 432 'fmul' 'p_x_assign_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 433 [2/2] (5.91ns)   --->   "%p_x_assign_3 = fmul i32 %dc_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 433 'fmul' 'p_x_assign_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 434 [2/2] (5.91ns)   --->   "%p_x_assign_4 = fmul i32 %dc_6, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 434 'fmul' 'p_x_assign_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 435 [2/2] (5.91ns)   --->   "%p_x_assign_5 = fmul i32 %dc_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 435 'fmul' 'p_x_assign_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.78>
ST_47 : Operation 436 [1/2] (5.91ns)   --->   "%p_x_assign_8 = fmul i32 %dc, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 436 'fmul' 'p_x_assign_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 437 [2/2] (0.87ns)   --->   "%scaled = call i32 @generic_round<float>, i32 %p_x_assign_8, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 437 'call' 'scaled' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 438 [1/2] (5.91ns)   --->   "%p_x_assign_9 = fmul i32 %dc_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 438 'fmul' 'p_x_assign_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 439 [2/2] (0.87ns)   --->   "%scaled_2 = call i32 @generic_round<float>, i32 %p_x_assign_9, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 439 'call' 'scaled_2' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 440 [1/2] (5.91ns)   --->   "%p_x_assign_s = fmul i32 %dc_2, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 440 'fmul' 'p_x_assign_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 441 [2/2] (0.87ns)   --->   "%scaled_4 = call i32 @generic_round<float>, i32 %p_x_assign_s, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 441 'call' 'scaled_4' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 442 [1/2] (5.91ns)   --->   "%p_x_assign_1 = fmul i32 %dc_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 442 'fmul' 'p_x_assign_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 443 [2/2] (0.87ns)   --->   "%scaled_6 = call i32 @generic_round<float>, i32 %p_x_assign_1, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 443 'call' 'scaled_6' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 444 [1/2] (5.91ns)   --->   "%p_x_assign_2 = fmul i32 %dc_4, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 444 'fmul' 'p_x_assign_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 445 [1/2] (5.91ns)   --->   "%p_x_assign_3 = fmul i32 %dc_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 445 'fmul' 'p_x_assign_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 446 [1/2] (5.91ns)   --->   "%p_x_assign_4 = fmul i32 %dc_6, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 446 'fmul' 'p_x_assign_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 447 [1/2] (5.91ns)   --->   "%p_x_assign_5 = fmul i32 %dc_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 447 'fmul' 'p_x_assign_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.35>
ST_48 : Operation 448 [1/2] (2.44ns)   --->   "%scaled = call i32 @generic_round<float>, i32 %p_x_assign_8, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 448 'call' 'scaled' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 449 [2/2] (1.91ns)   --->   "%tmp_16 = fcmp_ogt  i32 %scaled, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 449 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 450 [2/2] (1.91ns)   --->   "%tmp_17 = fcmp_olt  i32 %scaled, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 450 'fcmp' 'tmp_17' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 451 [1/2] (2.44ns)   --->   "%scaled_2 = call i32 @generic_round<float>, i32 %p_x_assign_9, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 451 'call' 'scaled_2' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 452 [2/2] (1.91ns)   --->   "%tmp_19 = fcmp_ogt  i32 %scaled_2, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 452 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 453 [2/2] (1.91ns)   --->   "%tmp_20 = fcmp_olt  i32 %scaled_2, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 453 'fcmp' 'tmp_20' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 454 [1/2] (2.44ns)   --->   "%scaled_4 = call i32 @generic_round<float>, i32 %p_x_assign_s, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 454 'call' 'scaled_4' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 455 [2/2] (1.91ns)   --->   "%tmp_22 = fcmp_ogt  i32 %scaled_4, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 455 'fcmp' 'tmp_22' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 456 [2/2] (1.91ns)   --->   "%tmp_23 = fcmp_olt  i32 %scaled_4, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 456 'fcmp' 'tmp_23' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 457 [1/2] (2.44ns)   --->   "%scaled_6 = call i32 @generic_round<float>, i32 %p_x_assign_1, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 457 'call' 'scaled_6' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 458 [2/2] (1.91ns)   --->   "%tmp_25 = fcmp_ogt  i32 %scaled_6, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 458 'fcmp' 'tmp_25' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 459 [2/2] (0.87ns)   --->   "%scaled_8 = call i32 @generic_round<float>, i32 %p_x_assign_2, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 459 'call' 'scaled_8' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 460 [2/2] (0.87ns)   --->   "%scaled_10 = call i32 @generic_round<float>, i32 %p_x_assign_3, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 460 'call' 'scaled_10' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 4.35>
ST_49 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %scaled" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 461 'bitcast' 'bitcast_ln86' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86, i32 23, i32 30" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 462 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %bitcast_ln86" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 463 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 464 [1/1] (0.87ns)   --->   "%icmp_ln86 = icmp_ne  i8 %tmp_15, i8 255" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 464 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 465 [1/1] (1.13ns)   --->   "%icmp_ln86_1 = icmp_eq  i23 %trunc_ln86, i23 0" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 465 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 466 [1/1] (0.14ns)   --->   "%or_ln86_8 = or i1 %icmp_ln86_1, i1 %icmp_ln86" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 466 'or' 'or_ln86_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 467 [1/2] (1.91ns)   --->   "%tmp_16 = fcmp_ogt  i32 %scaled, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 467 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 468 [1/1] (0.14ns)   --->   "%and_ln86 = and i1 %or_ln86_8, i1 %tmp_16" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 468 'and' 'and_ln86' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 469 [1/2] (1.91ns)   --->   "%tmp_17 = fcmp_olt  i32 %scaled, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 469 'fcmp' 'tmp_17' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node scaled_1)   --->   "%and_ln86_1 = and i1 %or_ln86_8, i1 %tmp_17" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 470 'and' 'and_ln86_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node scaled_1)   --->   "%select_ln86 = select i1 %and_ln86, i32 1, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 471 'select' 'select_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node scaled_1)   --->   "%or_ln86 = or i1 %and_ln86, i1 %and_ln86_1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 472 'or' 'or_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 473 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_1 = select i1 %or_ln86, i32 %select_ln86, i32 %scaled" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 473 'select' 'scaled_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln86_1 = bitcast i32 %scaled_2" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 474 'bitcast' 'bitcast_ln86_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_1, i32 23, i32 30" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 475 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %bitcast_ln86_1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 476 'trunc' 'trunc_ln86_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 477 [1/1] (0.87ns)   --->   "%icmp_ln86_2 = icmp_ne  i8 %tmp_18, i8 255" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 477 'icmp' 'icmp_ln86_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 478 [1/1] (1.13ns)   --->   "%icmp_ln86_3 = icmp_eq  i23 %trunc_ln86_1, i23 0" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 478 'icmp' 'icmp_ln86_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 479 [1/1] (0.14ns)   --->   "%or_ln86_9 = or i1 %icmp_ln86_3, i1 %icmp_ln86_2" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 479 'or' 'or_ln86_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 480 [1/2] (1.91ns)   --->   "%tmp_19 = fcmp_ogt  i32 %scaled_2, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 480 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 481 [1/1] (0.14ns)   --->   "%and_ln86_2 = and i1 %or_ln86_9, i1 %tmp_19" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 481 'and' 'and_ln86_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 482 [1/2] (1.91ns)   --->   "%tmp_20 = fcmp_olt  i32 %scaled_2, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 482 'fcmp' 'tmp_20' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node scaled_3)   --->   "%and_ln86_3 = and i1 %or_ln86_9, i1 %tmp_20" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 483 'and' 'and_ln86_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node scaled_3)   --->   "%select_ln86_2 = select i1 %and_ln86_2, i32 1, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 484 'select' 'select_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node scaled_3)   --->   "%or_ln86_1 = or i1 %and_ln86_2, i1 %and_ln86_3" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 485 'or' 'or_ln86_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 486 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_3 = select i1 %or_ln86_1, i32 %select_ln86_2, i32 %scaled_2" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 486 'select' 'scaled_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln86_2 = bitcast i32 %scaled_4" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 487 'bitcast' 'bitcast_ln86_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_2, i32 23, i32 30" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 488 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln86_2 = trunc i32 %bitcast_ln86_2" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 489 'trunc' 'trunc_ln86_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 490 [1/1] (0.87ns)   --->   "%icmp_ln86_4 = icmp_ne  i8 %tmp_21, i8 255" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 490 'icmp' 'icmp_ln86_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 491 [1/1] (1.13ns)   --->   "%icmp_ln86_5 = icmp_eq  i23 %trunc_ln86_2, i23 0" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 491 'icmp' 'icmp_ln86_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 492 [1/1] (0.14ns)   --->   "%or_ln86_10 = or i1 %icmp_ln86_5, i1 %icmp_ln86_4" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 492 'or' 'or_ln86_10' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 493 [1/2] (1.91ns)   --->   "%tmp_22 = fcmp_ogt  i32 %scaled_4, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 493 'fcmp' 'tmp_22' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 494 [1/1] (0.14ns)   --->   "%and_ln86_4 = and i1 %or_ln86_10, i1 %tmp_22" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 494 'and' 'and_ln86_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 495 [1/2] (1.91ns)   --->   "%tmp_23 = fcmp_olt  i32 %scaled_4, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 495 'fcmp' 'tmp_23' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node scaled_5)   --->   "%and_ln86_5 = and i1 %or_ln86_10, i1 %tmp_23" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 496 'and' 'and_ln86_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node scaled_5)   --->   "%select_ln86_4 = select i1 %and_ln86_4, i32 1, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 497 'select' 'select_ln86_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node scaled_5)   --->   "%or_ln86_2 = or i1 %and_ln86_4, i1 %and_ln86_5" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 498 'or' 'or_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 499 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_5 = select i1 %or_ln86_2, i32 %select_ln86_4, i32 %scaled_4" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 499 'select' 'scaled_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 500 [1/2] (1.91ns)   --->   "%tmp_25 = fcmp_ogt  i32 %scaled_6, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 500 'fcmp' 'tmp_25' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 501 [2/2] (1.91ns)   --->   "%tmp_26 = fcmp_olt  i32 %scaled_6, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 501 'fcmp' 'tmp_26' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 502 [1/2] (2.44ns)   --->   "%scaled_8 = call i32 @generic_round<float>, i32 %p_x_assign_2, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 502 'call' 'scaled_8' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 503 [2/2] (1.91ns)   --->   "%tmp_28 = fcmp_ogt  i32 %scaled_8, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 503 'fcmp' 'tmp_28' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 504 [2/2] (1.91ns)   --->   "%tmp_29 = fcmp_olt  i32 %scaled_8, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 504 'fcmp' 'tmp_29' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 505 [1/2] (2.44ns)   --->   "%scaled_10 = call i32 @generic_round<float>, i32 %p_x_assign_3, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 505 'call' 'scaled_10' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 506 [2/2] (1.91ns)   --->   "%tmp_31 = fcmp_ogt  i32 %scaled_10, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 506 'fcmp' 'tmp_31' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 507 [2/2] (1.91ns)   --->   "%tmp_32 = fcmp_olt  i32 %scaled_10, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 507 'fcmp' 'tmp_32' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 508 [2/2] (0.87ns)   --->   "%scaled_12 = call i32 @generic_round<float>, i32 %p_x_assign_4, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 508 'call' 'scaled_12' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 509 [2/2] (0.87ns)   --->   "%scaled_14 = call i32 @generic_round<float>, i32 %p_x_assign_5, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 509 'call' 'scaled_14' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 6.31>
ST_50 : Operation 510 [7/7] (6.31ns)   --->   "%weight_quantized = fdiv i32 %scaled_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 510 'fdiv' 'weight_quantized' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 511 [7/7] (6.31ns)   --->   "%weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 511 'fdiv' 'weight_quantized_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 512 [7/7] (6.31ns)   --->   "%weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 512 'fdiv' 'weight_quantized_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln86_3 = bitcast i32 %scaled_6" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 513 'bitcast' 'bitcast_ln86_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_3, i32 23, i32 30" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 514 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln86_3 = trunc i32 %bitcast_ln86_3" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 515 'trunc' 'trunc_ln86_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 516 [1/1] (0.87ns)   --->   "%icmp_ln86_6 = icmp_ne  i8 %tmp_24, i8 255" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 516 'icmp' 'icmp_ln86_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 517 [1/1] (1.13ns)   --->   "%icmp_ln86_7 = icmp_eq  i23 %trunc_ln86_3, i23 0" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 517 'icmp' 'icmp_ln86_7' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 518 [1/1] (0.14ns)   --->   "%or_ln86_11 = or i1 %icmp_ln86_7, i1 %icmp_ln86_6" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 518 'or' 'or_ln86_11' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 519 [1/1] (0.14ns)   --->   "%and_ln86_6 = and i1 %or_ln86_11, i1 %tmp_25" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 519 'and' 'and_ln86_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 520 [1/2] (1.91ns)   --->   "%tmp_26 = fcmp_olt  i32 %scaled_6, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 520 'fcmp' 'tmp_26' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node scaled_7)   --->   "%and_ln86_7 = and i1 %or_ln86_11, i1 %tmp_26" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 521 'and' 'and_ln86_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node scaled_7)   --->   "%select_ln86_6 = select i1 %and_ln86_6, i32 1, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 522 'select' 'select_ln86_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node scaled_7)   --->   "%or_ln86_3 = or i1 %and_ln86_6, i1 %and_ln86_7" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 523 'or' 'or_ln86_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 524 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_7 = select i1 %or_ln86_3, i32 %select_ln86_6, i32 %scaled_6" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 524 'select' 'scaled_7' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln86_4 = bitcast i32 %scaled_8" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 525 'bitcast' 'bitcast_ln86_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_4, i32 23, i32 30" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 526 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln86_4 = trunc i32 %bitcast_ln86_4" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 527 'trunc' 'trunc_ln86_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 528 [1/1] (0.87ns)   --->   "%icmp_ln86_8 = icmp_ne  i8 %tmp_27, i8 255" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 528 'icmp' 'icmp_ln86_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 529 [1/1] (1.13ns)   --->   "%icmp_ln86_9 = icmp_eq  i23 %trunc_ln86_4, i23 0" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 529 'icmp' 'icmp_ln86_9' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 530 [1/1] (0.14ns)   --->   "%or_ln86_12 = or i1 %icmp_ln86_9, i1 %icmp_ln86_8" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 530 'or' 'or_ln86_12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 531 [1/2] (1.91ns)   --->   "%tmp_28 = fcmp_ogt  i32 %scaled_8, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 531 'fcmp' 'tmp_28' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 532 [1/1] (0.14ns)   --->   "%and_ln86_8 = and i1 %or_ln86_12, i1 %tmp_28" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 532 'and' 'and_ln86_8' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 533 [1/2] (1.91ns)   --->   "%tmp_29 = fcmp_olt  i32 %scaled_8, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 533 'fcmp' 'tmp_29' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node scaled_9)   --->   "%and_ln86_9 = and i1 %or_ln86_12, i1 %tmp_29" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 534 'and' 'and_ln86_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node scaled_9)   --->   "%select_ln86_8 = select i1 %and_ln86_8, i32 1, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 535 'select' 'select_ln86_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node scaled_9)   --->   "%or_ln86_4 = or i1 %and_ln86_8, i1 %and_ln86_9" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 536 'or' 'or_ln86_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 537 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_9 = select i1 %or_ln86_4, i32 %select_ln86_8, i32 %scaled_8" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 537 'select' 'scaled_9' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln86_5 = bitcast i32 %scaled_10" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 538 'bitcast' 'bitcast_ln86_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_5, i32 23, i32 30" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 539 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln86_5 = trunc i32 %bitcast_ln86_5" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 540 'trunc' 'trunc_ln86_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 541 [1/1] (0.87ns)   --->   "%icmp_ln86_10 = icmp_ne  i8 %tmp_30, i8 255" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 541 'icmp' 'icmp_ln86_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 542 [1/1] (1.13ns)   --->   "%icmp_ln86_11 = icmp_eq  i23 %trunc_ln86_5, i23 0" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 542 'icmp' 'icmp_ln86_11' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 543 [1/1] (0.14ns)   --->   "%or_ln86_13 = or i1 %icmp_ln86_11, i1 %icmp_ln86_10" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 543 'or' 'or_ln86_13' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 544 [1/2] (1.91ns)   --->   "%tmp_31 = fcmp_ogt  i32 %scaled_10, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 544 'fcmp' 'tmp_31' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 545 [1/1] (0.14ns)   --->   "%and_ln86_10 = and i1 %or_ln86_13, i1 %tmp_31" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 545 'and' 'and_ln86_10' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 546 [1/2] (1.91ns)   --->   "%tmp_32 = fcmp_olt  i32 %scaled_10, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 546 'fcmp' 'tmp_32' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node scaled_11)   --->   "%and_ln86_11 = and i1 %or_ln86_13, i1 %tmp_32" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 547 'and' 'and_ln86_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node scaled_11)   --->   "%select_ln86_10 = select i1 %and_ln86_10, i32 1, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 548 'select' 'select_ln86_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node scaled_11)   --->   "%or_ln86_5 = or i1 %and_ln86_10, i1 %and_ln86_11" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 549 'or' 'or_ln86_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 550 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_11 = select i1 %or_ln86_5, i32 %select_ln86_10, i32 %scaled_10" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 550 'select' 'scaled_11' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 551 [1/2] (2.44ns)   --->   "%scaled_12 = call i32 @generic_round<float>, i32 %p_x_assign_4, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 551 'call' 'scaled_12' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 552 [2/2] (1.91ns)   --->   "%tmp_34 = fcmp_ogt  i32 %scaled_12, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 552 'fcmp' 'tmp_34' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 553 [2/2] (1.91ns)   --->   "%tmp_35 = fcmp_olt  i32 %scaled_12, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 553 'fcmp' 'tmp_35' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 554 [1/2] (2.44ns)   --->   "%scaled_14 = call i32 @generic_round<float>, i32 %p_x_assign_5, i23 %mask_table, i24 %one_half_table" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 554 'call' 'scaled_14' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 555 [2/2] (1.91ns)   --->   "%tmp_37 = fcmp_ogt  i32 %scaled_14, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 555 'fcmp' 'tmp_37' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 556 [2/2] (1.91ns)   --->   "%tmp_38 = fcmp_olt  i32 %scaled_14, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 556 'fcmp' 'tmp_38' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.31>
ST_51 : Operation 557 [6/7] (6.31ns)   --->   "%weight_quantized = fdiv i32 %scaled_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 557 'fdiv' 'weight_quantized' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 558 [6/7] (6.31ns)   --->   "%weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 558 'fdiv' 'weight_quantized_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 559 [6/7] (6.31ns)   --->   "%weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 559 'fdiv' 'weight_quantized_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 560 [7/7] (6.31ns)   --->   "%weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 560 'fdiv' 'weight_quantized_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 561 [7/7] (6.31ns)   --->   "%weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 561 'fdiv' 'weight_quantized_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 562 [7/7] (6.31ns)   --->   "%weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 562 'fdiv' 'weight_quantized_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln86_6 = bitcast i32 %scaled_12" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 563 'bitcast' 'bitcast_ln86_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_6, i32 23, i32 30" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 564 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln86_6 = trunc i32 %bitcast_ln86_6" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 565 'trunc' 'trunc_ln86_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 566 [1/1] (0.87ns)   --->   "%icmp_ln86_12 = icmp_ne  i8 %tmp_33, i8 255" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 566 'icmp' 'icmp_ln86_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 567 [1/1] (1.13ns)   --->   "%icmp_ln86_13 = icmp_eq  i23 %trunc_ln86_6, i23 0" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 567 'icmp' 'icmp_ln86_13' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 568 [1/1] (0.14ns)   --->   "%or_ln86_14 = or i1 %icmp_ln86_13, i1 %icmp_ln86_12" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 568 'or' 'or_ln86_14' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 569 [1/2] (1.91ns)   --->   "%tmp_34 = fcmp_ogt  i32 %scaled_12, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 569 'fcmp' 'tmp_34' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 570 [1/1] (0.14ns)   --->   "%and_ln86_12 = and i1 %or_ln86_14, i1 %tmp_34" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 570 'and' 'and_ln86_12' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 571 [1/2] (1.91ns)   --->   "%tmp_35 = fcmp_olt  i32 %scaled_12, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 571 'fcmp' 'tmp_35' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node scaled_13)   --->   "%and_ln86_13 = and i1 %or_ln86_14, i1 %tmp_35" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 572 'and' 'and_ln86_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node scaled_13)   --->   "%select_ln86_12 = select i1 %and_ln86_12, i32 1, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 573 'select' 'select_ln86_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node scaled_13)   --->   "%or_ln86_6 = or i1 %and_ln86_12, i1 %and_ln86_13" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 574 'or' 'or_ln86_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 575 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_13 = select i1 %or_ln86_6, i32 %select_ln86_12, i32 %scaled_12" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 575 'select' 'scaled_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln86_7 = bitcast i32 %scaled_14" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 576 'bitcast' 'bitcast_ln86_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86_7, i32 23, i32 30" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 577 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln86_7 = trunc i32 %bitcast_ln86_7" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 578 'trunc' 'trunc_ln86_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 579 [1/1] (0.87ns)   --->   "%icmp_ln86_14 = icmp_ne  i8 %tmp_36, i8 255" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 579 'icmp' 'icmp_ln86_14' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 580 [1/1] (1.13ns)   --->   "%icmp_ln86_15 = icmp_eq  i23 %trunc_ln86_7, i23 0" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 580 'icmp' 'icmp_ln86_15' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 581 [1/1] (0.14ns)   --->   "%or_ln86_15 = or i1 %icmp_ln86_15, i1 %icmp_ln86_14" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 581 'or' 'or_ln86_15' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 582 [1/2] (1.91ns)   --->   "%tmp_37 = fcmp_ogt  i32 %scaled_14, i32 1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 582 'fcmp' 'tmp_37' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 583 [1/1] (0.14ns)   --->   "%and_ln86_14 = and i1 %or_ln86_15, i1 %tmp_37" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 583 'and' 'and_ln86_14' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 584 [1/2] (1.91ns)   --->   "%tmp_38 = fcmp_olt  i32 %scaled_14, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 584 'fcmp' 'tmp_38' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node scaled_15)   --->   "%and_ln86_15 = and i1 %or_ln86_15, i1 %tmp_38" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 585 'and' 'and_ln86_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node scaled_15)   --->   "%select_ln86_14 = select i1 %and_ln86_14, i32 1, i32 -1" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 586 'select' 'select_ln86_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node scaled_15)   --->   "%or_ln86_7 = or i1 %and_ln86_14, i1 %and_ln86_15" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 587 'or' 'or_ln86_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 588 [1/1] (0.28ns) (out node of the LUT)   --->   "%scaled_15 = select i1 %or_ln86_7, i32 %select_ln86_14, i32 %scaled_14" [Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 588 'select' 'scaled_15' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.31>
ST_52 : Operation 589 [5/7] (6.31ns)   --->   "%weight_quantized = fdiv i32 %scaled_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 589 'fdiv' 'weight_quantized' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 590 [5/7] (6.31ns)   --->   "%weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 590 'fdiv' 'weight_quantized_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 591 [5/7] (6.31ns)   --->   "%weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 591 'fdiv' 'weight_quantized_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 592 [6/7] (6.31ns)   --->   "%weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 592 'fdiv' 'weight_quantized_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 593 [6/7] (6.31ns)   --->   "%weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 593 'fdiv' 'weight_quantized_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 594 [6/7] (6.31ns)   --->   "%weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 594 'fdiv' 'weight_quantized_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 595 [7/7] (6.31ns)   --->   "%weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 595 'fdiv' 'weight_quantized_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 596 [7/7] (6.31ns)   --->   "%weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 596 'fdiv' 'weight_quantized_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.31>
ST_53 : Operation 597 [4/7] (6.31ns)   --->   "%weight_quantized = fdiv i32 %scaled_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 597 'fdiv' 'weight_quantized' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 598 [4/7] (6.31ns)   --->   "%weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 598 'fdiv' 'weight_quantized_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 599 [4/7] (6.31ns)   --->   "%weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 599 'fdiv' 'weight_quantized_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 600 [5/7] (6.31ns)   --->   "%weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 600 'fdiv' 'weight_quantized_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 601 [5/7] (6.31ns)   --->   "%weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 601 'fdiv' 'weight_quantized_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 602 [5/7] (6.31ns)   --->   "%weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 602 'fdiv' 'weight_quantized_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 603 [6/7] (6.31ns)   --->   "%weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 603 'fdiv' 'weight_quantized_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 604 [6/7] (6.31ns)   --->   "%weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 604 'fdiv' 'weight_quantized_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.31>
ST_54 : Operation 605 [3/7] (6.31ns)   --->   "%weight_quantized = fdiv i32 %scaled_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 605 'fdiv' 'weight_quantized' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 606 [3/7] (6.31ns)   --->   "%weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 606 'fdiv' 'weight_quantized_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 607 [3/7] (6.31ns)   --->   "%weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 607 'fdiv' 'weight_quantized_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 608 [4/7] (6.31ns)   --->   "%weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 608 'fdiv' 'weight_quantized_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 609 [4/7] (6.31ns)   --->   "%weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 609 'fdiv' 'weight_quantized_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 610 [4/7] (6.31ns)   --->   "%weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 610 'fdiv' 'weight_quantized_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 611 [5/7] (6.31ns)   --->   "%weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 611 'fdiv' 'weight_quantized_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 612 [5/7] (6.31ns)   --->   "%weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 612 'fdiv' 'weight_quantized_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.31>
ST_55 : Operation 613 [2/7] (6.31ns)   --->   "%weight_quantized = fdiv i32 %scaled_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 613 'fdiv' 'weight_quantized' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 614 [2/7] (6.31ns)   --->   "%weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 614 'fdiv' 'weight_quantized_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 615 [2/7] (6.31ns)   --->   "%weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 615 'fdiv' 'weight_quantized_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 616 [3/7] (6.31ns)   --->   "%weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 616 'fdiv' 'weight_quantized_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 617 [3/7] (6.31ns)   --->   "%weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 617 'fdiv' 'weight_quantized_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 618 [3/7] (6.31ns)   --->   "%weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 618 'fdiv' 'weight_quantized_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 619 [4/7] (6.31ns)   --->   "%weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 619 'fdiv' 'weight_quantized_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 620 [4/7] (6.31ns)   --->   "%weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 620 'fdiv' 'weight_quantized_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.31>
ST_56 : Operation 621 [1/7] (6.31ns)   --->   "%weight_quantized = fdiv i32 %scaled_1, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 621 'fdiv' 'weight_quantized' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 622 [1/7] (6.31ns)   --->   "%weight_quantized_1 = fdiv i32 %scaled_3, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 622 'fdiv' 'weight_quantized_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 623 [1/7] (6.31ns)   --->   "%weight_quantized_2 = fdiv i32 %scaled_5, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 623 'fdiv' 'weight_quantized_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 624 [2/7] (6.31ns)   --->   "%weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 624 'fdiv' 'weight_quantized_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 625 [2/7] (6.31ns)   --->   "%weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 625 'fdiv' 'weight_quantized_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 626 [2/7] (6.31ns)   --->   "%weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 626 'fdiv' 'weight_quantized_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 627 [3/7] (6.31ns)   --->   "%weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 627 'fdiv' 'weight_quantized_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 628 [3/7] (6.31ns)   --->   "%weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 628 'fdiv' 'weight_quantized_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.31>
ST_57 : Operation 629 [1/7] (6.31ns)   --->   "%weight_quantized_3 = fdiv i32 %scaled_7, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 629 'fdiv' 'weight_quantized_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 630 [1/7] (6.31ns)   --->   "%weight_quantized_4 = fdiv i32 %scaled_9, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 630 'fdiv' 'weight_quantized_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 631 [1/7] (6.31ns)   --->   "%weight_quantized_5 = fdiv i32 %scaled_11, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 631 'fdiv' 'weight_quantized_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 632 [2/7] (6.31ns)   --->   "%weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 632 'fdiv' 'weight_quantized_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 633 [2/7] (6.31ns)   --->   "%weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 633 'fdiv' 'weight_quantized_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 634 [2/2] (5.91ns)   --->   "%mul_i = fmul i32 %input_quant, i32 %weight_quantized" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 634 'fmul' 'mul_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 635 [2/2] (5.91ns)   --->   "%mul_124_i = fmul i32 %input_quant_1, i32 %weight_quantized_2" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 635 'fmul' 'mul_124_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 636 [2/2] (5.91ns)   --->   "%mul_119_i = fmul i32 %input_quant, i32 %weight_quantized_1" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 636 'fmul' 'mul_119_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 637 [2/2] (5.91ns)   --->   "%mul_1_i = fmul i32 %input_quant_4, i32 %weight_quantized" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 637 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 638 [2/2] (5.91ns)   --->   "%mul_1_110_i = fmul i32 %input_quant_5, i32 %weight_quantized_2" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 638 'fmul' 'mul_1_110_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 639 [2/2] (5.91ns)   --->   "%mul_1_1_i = fmul i32 %input_quant_4, i32 %weight_quantized_1" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 639 'fmul' 'mul_1_1_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.31>
ST_58 : Operation 640 [1/7] (6.31ns)   --->   "%weight_quantized_6 = fdiv i32 %scaled_13, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 640 'fdiv' 'weight_quantized_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 641 [1/7] (6.31ns)   --->   "%weight_quantized_7 = fdiv i32 %scaled_15, i32 %scale_2" [Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17]   --->   Operation 641 'fdiv' 'weight_quantized_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 642 [1/2] (5.91ns)   --->   "%mul_i = fmul i32 %input_quant, i32 %weight_quantized" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 642 'fmul' 'mul_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 643 [1/2] (5.91ns)   --->   "%mul_124_i = fmul i32 %input_quant_1, i32 %weight_quantized_2" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 643 'fmul' 'mul_124_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 644 [1/2] (5.91ns)   --->   "%mul_119_i = fmul i32 %input_quant, i32 %weight_quantized_1" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 644 'fmul' 'mul_119_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 645 [1/2] (5.91ns)   --->   "%mul_1_i = fmul i32 %input_quant_4, i32 %weight_quantized" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 645 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 646 [1/2] (5.91ns)   --->   "%mul_1_110_i = fmul i32 %input_quant_5, i32 %weight_quantized_2" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 646 'fmul' 'mul_1_110_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 647 [1/2] (5.91ns)   --->   "%mul_1_1_i = fmul i32 %input_quant_4, i32 %weight_quantized_1" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 647 'fmul' 'mul_1_1_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.29>
ST_59 : Operation 648 [3/3] (7.29ns)   --->   "%add_i = fadd i32 %mul_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 648 'fadd' 'add_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 649 [2/2] (5.91ns)   --->   "%mul_2_i = fmul i32 %input_quant_2, i32 %weight_quantized_4" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 649 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 650 [3/3] (7.29ns)   --->   "%add_120_i = fadd i32 %mul_119_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 650 'fadd' 'add_120_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 651 [2/2] (5.91ns)   --->   "%mul_119_1_i = fmul i32 %input_quant_1, i32 %weight_quantized_3" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 651 'fmul' 'mul_119_1_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 652 [2/2] (5.91ns)   --->   "%mul_119_2_i = fmul i32 %input_quant_2, i32 %weight_quantized_5" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 652 'fmul' 'mul_119_2_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 653 [3/3] (7.29ns)   --->   "%add_1_i = fadd i32 %mul_1_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 653 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 654 [2/2] (5.91ns)   --->   "%mul_1_2_i = fmul i32 %input_quant_6, i32 %weight_quantized_4" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 654 'fmul' 'mul_1_2_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 655 [3/3] (7.29ns)   --->   "%add_1_1_i = fadd i32 %mul_1_1_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 655 'fadd' 'add_1_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 656 [2/2] (5.91ns)   --->   "%mul_1_1_1_i = fmul i32 %input_quant_5, i32 %weight_quantized_3" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 656 'fmul' 'mul_1_1_1_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 657 [2/2] (5.91ns)   --->   "%mul_1_1_2_i = fmul i32 %input_quant_6, i32 %weight_quantized_5" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 657 'fmul' 'mul_1_1_2_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.29>
ST_60 : Operation 658 [2/3] (7.29ns)   --->   "%add_i = fadd i32 %mul_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 658 'fadd' 'add_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 659 [1/2] (5.91ns)   --->   "%mul_2_i = fmul i32 %input_quant_2, i32 %weight_quantized_4" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 659 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 660 [2/2] (5.91ns)   --->   "%mul_3_i = fmul i32 %input_quant_3, i32 %weight_quantized_6" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 660 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 661 [2/3] (7.29ns)   --->   "%add_120_i = fadd i32 %mul_119_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 661 'fadd' 'add_120_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 662 [1/2] (5.91ns)   --->   "%mul_119_1_i = fmul i32 %input_quant_1, i32 %weight_quantized_3" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 662 'fmul' 'mul_119_1_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 663 [1/2] (5.91ns)   --->   "%mul_119_2_i = fmul i32 %input_quant_2, i32 %weight_quantized_5" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 663 'fmul' 'mul_119_2_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 664 [2/2] (5.91ns)   --->   "%mul_119_3_i = fmul i32 %input_quant_3, i32 %weight_quantized_7" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 664 'fmul' 'mul_119_3_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 665 [2/3] (7.29ns)   --->   "%add_1_i = fadd i32 %mul_1_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 665 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 666 [1/2] (5.91ns)   --->   "%mul_1_2_i = fmul i32 %input_quant_6, i32 %weight_quantized_4" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 666 'fmul' 'mul_1_2_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 667 [2/2] (5.91ns)   --->   "%mul_1_3_i = fmul i32 %input_quant_7, i32 %weight_quantized_6" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 667 'fmul' 'mul_1_3_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 668 [2/3] (7.29ns)   --->   "%add_1_1_i = fadd i32 %mul_1_1_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 668 'fadd' 'add_1_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 669 [1/2] (5.91ns)   --->   "%mul_1_1_1_i = fmul i32 %input_quant_5, i32 %weight_quantized_3" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 669 'fmul' 'mul_1_1_1_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 670 [1/2] (5.91ns)   --->   "%mul_1_1_2_i = fmul i32 %input_quant_6, i32 %weight_quantized_5" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 670 'fmul' 'mul_1_1_2_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 671 [2/2] (5.91ns)   --->   "%mul_1_1_3_i = fmul i32 %input_quant_7, i32 %weight_quantized_7" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 671 'fmul' 'mul_1_1_3_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.29>
ST_61 : Operation 672 [1/3] (7.29ns)   --->   "%add_i = fadd i32 %mul_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 672 'fadd' 'add_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 673 [1/2] (5.91ns)   --->   "%mul_3_i = fmul i32 %input_quant_3, i32 %weight_quantized_6" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 673 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 674 [1/3] (7.29ns)   --->   "%add_120_i = fadd i32 %mul_119_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 674 'fadd' 'add_120_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 675 [1/2] (5.91ns)   --->   "%mul_119_3_i = fmul i32 %input_quant_3, i32 %weight_quantized_7" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 675 'fmul' 'mul_119_3_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 676 [1/3] (7.29ns)   --->   "%add_1_i = fadd i32 %mul_1_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 676 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 677 [1/2] (5.91ns)   --->   "%mul_1_3_i = fmul i32 %input_quant_7, i32 %weight_quantized_6" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 677 'fmul' 'mul_1_3_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 678 [1/3] (7.29ns)   --->   "%add_1_1_i = fadd i32 %mul_1_1_i, i32 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 678 'fadd' 'add_1_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 679 [1/2] (5.91ns)   --->   "%mul_1_1_3_i = fmul i32 %input_quant_7, i32 %weight_quantized_7" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 679 'fmul' 'mul_1_1_3_i' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.29>
ST_62 : Operation 680 [3/3] (7.29ns)   --->   "%add_125_i = fadd i32 %add_i, i32 %mul_124_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 680 'fadd' 'add_125_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 681 [3/3] (7.29ns)   --->   "%add_120_1_i = fadd i32 %add_120_i, i32 %mul_119_1_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 681 'fadd' 'add_120_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 682 [3/3] (7.29ns)   --->   "%add_1_111_i = fadd i32 %add_1_i, i32 %mul_1_110_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 682 'fadd' 'add_1_111_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 683 [3/3] (7.29ns)   --->   "%add_1_1_1_i = fadd i32 %add_1_1_i, i32 %mul_1_1_1_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 683 'fadd' 'add_1_1_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.29>
ST_63 : Operation 684 [2/3] (7.29ns)   --->   "%add_125_i = fadd i32 %add_i, i32 %mul_124_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 684 'fadd' 'add_125_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 685 [2/3] (7.29ns)   --->   "%add_120_1_i = fadd i32 %add_120_i, i32 %mul_119_1_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 685 'fadd' 'add_120_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 686 [2/3] (7.29ns)   --->   "%add_1_111_i = fadd i32 %add_1_i, i32 %mul_1_110_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 686 'fadd' 'add_1_111_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 687 [2/3] (7.29ns)   --->   "%add_1_1_1_i = fadd i32 %add_1_1_i, i32 %mul_1_1_1_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 687 'fadd' 'add_1_1_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.29>
ST_64 : Operation 688 [1/3] (7.29ns)   --->   "%add_125_i = fadd i32 %add_i, i32 %mul_124_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 688 'fadd' 'add_125_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 689 [1/3] (7.29ns)   --->   "%add_120_1_i = fadd i32 %add_120_i, i32 %mul_119_1_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 689 'fadd' 'add_120_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 690 [1/3] (7.29ns)   --->   "%add_1_111_i = fadd i32 %add_1_i, i32 %mul_1_110_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 690 'fadd' 'add_1_111_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 691 [1/3] (7.29ns)   --->   "%add_1_1_1_i = fadd i32 %add_1_1_i, i32 %mul_1_1_1_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 691 'fadd' 'add_1_1_1_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 0.00>

State 66 <SV = 65> <Delay = 0.00>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 692 [3/3] (7.29ns)   --->   "%add_2_i = fadd i32 %add_125_i, i32 %mul_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 692 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 693 [3/3] (7.29ns)   --->   "%add_120_2_i = fadd i32 %add_120_1_i, i32 %mul_119_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 693 'fadd' 'add_120_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 694 [3/3] (7.29ns)   --->   "%add_1_2_i = fadd i32 %add_1_111_i, i32 %mul_1_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 694 'fadd' 'add_1_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 695 [3/3] (7.29ns)   --->   "%add_1_1_2_i = fadd i32 %add_1_1_1_i, i32 %mul_1_1_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 695 'fadd' 'add_1_1_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 696 [2/3] (7.29ns)   --->   "%add_2_i = fadd i32 %add_125_i, i32 %mul_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 696 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 697 [2/3] (7.29ns)   --->   "%add_120_2_i = fadd i32 %add_120_1_i, i32 %mul_119_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 697 'fadd' 'add_120_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 698 [2/3] (7.29ns)   --->   "%add_1_2_i = fadd i32 %add_1_111_i, i32 %mul_1_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 698 'fadd' 'add_1_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 699 [2/3] (7.29ns)   --->   "%add_1_1_2_i = fadd i32 %add_1_1_1_i, i32 %mul_1_1_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 699 'fadd' 'add_1_1_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 700 [1/3] (7.29ns)   --->   "%add_2_i = fadd i32 %add_125_i, i32 %mul_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 700 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 701 [1/3] (7.29ns)   --->   "%add_120_2_i = fadd i32 %add_120_1_i, i32 %mul_119_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 701 'fadd' 'add_120_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 702 [1/3] (7.29ns)   --->   "%add_1_2_i = fadd i32 %add_1_111_i, i32 %mul_1_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 702 'fadd' 'add_1_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 703 [1/3] (7.29ns)   --->   "%add_1_1_2_i = fadd i32 %add_1_1_1_i, i32 %mul_1_1_2_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 703 'fadd' 'add_1_1_2_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.29>
ST_70 : Operation 704 [3/3] (7.29ns)   --->   "%add_3_i = fadd i32 %add_2_i, i32 %mul_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 704 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 705 [3/3] (7.29ns)   --->   "%add_120_3_i = fadd i32 %add_120_2_i, i32 %mul_119_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 705 'fadd' 'add_120_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 706 [3/3] (7.29ns)   --->   "%add_1_3_i = fadd i32 %add_1_2_i, i32 %mul_1_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 706 'fadd' 'add_1_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 707 [3/3] (7.29ns)   --->   "%add_1_1_3_i = fadd i32 %add_1_1_2_i, i32 %mul_1_1_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 707 'fadd' 'add_1_1_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.29>
ST_71 : Operation 708 [2/3] (7.29ns)   --->   "%add_3_i = fadd i32 %add_2_i, i32 %mul_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 708 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 709 [2/3] (7.29ns)   --->   "%add_120_3_i = fadd i32 %add_120_2_i, i32 %mul_119_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 709 'fadd' 'add_120_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 710 [2/3] (7.29ns)   --->   "%add_1_3_i = fadd i32 %add_1_2_i, i32 %mul_1_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 710 'fadd' 'add_1_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 711 [2/3] (7.29ns)   --->   "%add_1_1_3_i = fadd i32 %add_1_1_2_i, i32 %mul_1_1_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 711 'fadd' 'add_1_1_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.29>
ST_72 : Operation 712 [1/3] (7.29ns)   --->   "%add_3_i = fadd i32 %add_2_i, i32 %mul_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 712 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 713 [1/3] (7.29ns)   --->   "%add_120_3_i = fadd i32 %add_120_2_i, i32 %mul_119_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 713 'fadd' 'add_120_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 714 [1/3] (7.29ns)   --->   "%add_1_3_i = fadd i32 %add_1_2_i, i32 %mul_1_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 714 'fadd' 'add_1_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 715 [1/3] (7.29ns)   --->   "%add_1_1_3_i = fadd i32 %add_1_1_2_i, i32 %mul_1_1_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 715 'fadd' 'add_1_1_3_i' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 0.73>
ST_73 : Operation 716 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [Bit_linear/src/bit_linear.cpp:14]   --->   Operation 716 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 717 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Bit_linear/src/bit_linear.cpp:4]   --->   Operation 717 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 718 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 718 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 719 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_0"   --->   Operation 719 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 720 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 720 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 721 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_1"   --->   Operation 721 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 722 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 722 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 723 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_2"   --->   Operation 723 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 724 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 724 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 725 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_3"   --->   Operation 725 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 726 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 726 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 727 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_0"   --->   Operation 727 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 728 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 728 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 729 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_1"   --->   Operation 729 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 730 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 730 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 731 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_0"   --->   Operation 731 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 732 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 732 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 733 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_1"   --->   Operation 733 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 734 [1/1] (0.00ns)   --->   "%bitcast_ln106 = bitcast i32 %add_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 734 'bitcast' 'bitcast_ln106' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 735 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 735 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 736 [1/1] (0.73ns)   --->   "%store_ln106 = store i32 %bitcast_ln106, i1 %output_0_addr" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 736 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_73 : Operation 737 [1/1] (0.00ns)   --->   "%bitcast_ln106_1 = bitcast i32 %add_1_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 737 'bitcast' 'bitcast_ln106_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 738 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 1" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 738 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 739 [1/1] (0.73ns)   --->   "%store_ln106 = store i32 %bitcast_ln106_1, i1 %output_0_addr_1" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 739 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_73 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln106_2 = bitcast i32 %add_120_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 740 'bitcast' 'bitcast_ln106_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 741 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 0" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 741 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 742 [1/1] (0.73ns)   --->   "%store_ln106 = store i32 %bitcast_ln106_2, i1 %output_1_addr" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 742 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_73 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln106_3 = bitcast i32 %add_1_1_3_i" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 743 'bitcast' 'bitcast_ln106_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 744 [1/1] (0.00ns)   --->   "%output_1_addr_1 = getelementptr i32 %output_1, i64 0, i64 1" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 744 'getelementptr' 'output_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 745 [1/1] (0.73ns)   --->   "%store_ln106 = store i32 %bitcast_ln106_3, i1 %output_1_addr_1" [Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18]   --->   Operation 745 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_73 : Operation 746 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [Bit_linear/src/bit_linear.cpp:19]   --->   Operation 746 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.730ns
The critical path consists of the following:
	'getelementptr' operation 1 bit ('input_0_addr') [29]  (0.000 ns)
	'load' operation 32 bit ('input_0_load') on array 'input_0' [30]  (0.730 ns)

 <State 2>: 2.643ns
The critical path consists of the following:
	'load' operation 32 bit ('input_0_load') on array 'input_0' [30]  (0.730 ns)
	'call' operation 32 bit ('max_val', Bit_linear/src/bit_linear.h:57->Bit_linear/src/bit_linear.cpp:16) to 'find_max_abs' [53]  (1.913 ns)

 <State 3>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [185]  (7.297 ns)

 <State 4>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [185]  (7.297 ns)

 <State 5>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [185]  (7.297 ns)

 <State 6>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [192]  (7.297 ns)

 <State 7>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [192]  (7.297 ns)

 <State 8>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [192]  (7.297 ns)

 <State 9>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [199]  (7.297 ns)

 <State 10>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [199]  (7.297 ns)

 <State 11>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [199]  (7.297 ns)

 <State 12>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [206]  (7.297 ns)

 <State 13>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [206]  (7.297 ns)

 <State 14>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [206]  (7.297 ns)

 <State 15>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [213]  (7.297 ns)

 <State 16>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [213]  (7.297 ns)

 <State 17>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [213]  (7.297 ns)

 <State 18>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [220]  (7.297 ns)

 <State 19>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [220]  (7.297 ns)

 <State 20>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [220]  (7.297 ns)

 <State 21>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [227]  (7.297 ns)

 <State 22>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [227]  (7.297 ns)

 <State 23>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [227]  (7.297 ns)

 <State 24>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [234]  (7.297 ns)

 <State 25>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [234]  (7.297 ns)

 <State 26>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) [234]  (7.297 ns)

 <State 27>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('input_quant', Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16) [115]  (6.313 ns)

 <State 28>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('input_quant', Bit_linear/src/bit_linear.h:67->Bit_linear/src/bit_linear.cpp:16) [178]  (6.313 ns)

 <State 29>: 6.970ns
The critical path consists of the following:
	'fpext' operation 64 bit ('tmp_7', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [244]  (6.970 ns)

 <State 30>: 2.351ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_14', Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [242]  (1.913 ns)
	'and' operation 1 bit ('and_ln47_2', Bit_linear/src/bit_linear.h:47->Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [243]  (0.000 ns)
	'select' operation 64 bit ('select_ln75', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [245]  (0.438 ns)

 <State 31>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 32>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 33>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 34>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 35>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 36>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 37>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 38>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 39>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 40>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 41>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 42>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 43>: 7.158ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i8', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [246]  (7.158 ns)

 <State 44>: 2.087ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('scale', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [247]  (2.087 ns)

 <State 45>: 2.087ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('scale', Bit_linear/src/bit_linear.h:75->Bit_linear/src/bit_linear.cpp:17) [247]  (2.087 ns)

 <State 46>: 5.914ns
The critical path consists of the following:
	'fmul' operation 32 bit ('__x', Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17) [248]  (5.914 ns)

 <State 47>: 6.785ns
The critical path consists of the following:
	'fmul' operation 32 bit ('__x', Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17) [248]  (5.914 ns)
	'call' operation 32 bit ('scaled', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17) to 'generic_round<float>' [249]  (0.871 ns)

 <State 48>: 4.357ns
The critical path consists of the following:
	'call' operation 32 bit ('scaled', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17) to 'generic_round<float>' [249]  (2.444 ns)
	'fcmp' operation 1 bit ('tmp_16', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17) [256]  (1.913 ns)

 <State 49>: 4.357ns
The critical path consists of the following:
	'call' operation 32 bit ('scaled', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:85->Bit_linear/src/bit_linear.cpp:17) to 'generic_round<float>' [313]  (2.444 ns)
	'fcmp' operation 1 bit ('tmp_28', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:17) [320]  (1.913 ns)

 <State 50>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [263]  (6.313 ns)

 <State 51>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [263]  (6.313 ns)

 <State 52>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [263]  (6.313 ns)

 <State 53>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [263]  (6.313 ns)

 <State 54>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [263]  (6.313 ns)

 <State 55>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [263]  (6.313 ns)

 <State 56>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [263]  (6.313 ns)

 <State 57>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [311]  (6.313 ns)

 <State 58>: 6.313ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('weight_quantized', Bit_linear/src/bit_linear.h:87->Bit_linear/src/bit_linear.cpp:17) [359]  (6.313 ns)

 <State 59>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [377]  (7.297 ns)

 <State 60>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [377]  (7.297 ns)

 <State 61>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [377]  (7.297 ns)

 <State 62>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_125_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [379]  (7.297 ns)

 <State 63>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_125_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [379]  (7.297 ns)

 <State 64>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_125_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [379]  (7.297 ns)

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [381]  (7.297 ns)

 <State 68>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [381]  (7.297 ns)

 <State 69>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_2_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [381]  (7.297 ns)

 <State 70>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [383]  (7.297 ns)

 <State 71>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [383]  (7.297 ns)

 <State 72>: 7.297ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_3_i', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) [383]  (7.297 ns)

 <State 73>: 0.730ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln106', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18) of variable 'bitcast_ln106', Bit_linear/src/bit_linear.h:106->Bit_linear/src/bit_linear.cpp:18 on array 'output_0' [410]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
