Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Mar 23 22:25:03 2017
| Host         : Hogwarts running 64-bit Linux Mint 17.1 Rebecca
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopModule_timing_summary_routed.rpt -rpx TopModule_timing_summary_routed.rpx
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.187        0.000                      0                 1109        0.180        0.000                      0                 1109        3.750        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.187        0.000                      0                 1109        0.180        0.000                      0                 1109        3.750        0.000                       0                   289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf12/PCBuffer1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 2.389ns (24.969%)  route 7.179ns (75.031%))
  Logic Levels:           13  (LUT3=1 LUT4=5 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 r  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 r  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 r  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.453    13.597    PrgCtr/BB
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124    13.721 r  PrgCtr/PCBuffer1[7]_INST_0_i_2/O
                         net (fo=9, routed)           0.634    14.355    PrgCtr/PCBuffer1[7]_INST_0_i_2_n_0
    SLICE_X89Y79         LUT5 (Prop_lut5_I3_O)        0.124    14.479 r  PrgCtr/PCBuffer1[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    14.479    PrgCtr/PCBuffer1[6]_INST_0_i_2_n_0
    SLICE_X89Y79         MUXF7 (Prop_muxf7_I1_O)      0.217    14.696 r  PrgCtr/PCBuffer1[6]_INST_0/O
                         net (fo=2, routed)           0.193    14.889    Buf12/PC[6]
    SLICE_X88Y79         FDRE                                         r  Buf12/PCBuffer1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.601    15.024    Buf12/clk
    SLICE_X88Y79         FDRE                                         r  Buf12/PCBuffer1_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_D)       -0.188    15.075    Buf12/PCBuffer1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrgCtr/PCReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.672ns  (logic 2.172ns (22.457%)  route 7.500ns (77.543%))
  Logic Levels:           12  (LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 r  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 r  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 r  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.453    13.597    PrgCtr/BB
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124    13.721 r  PrgCtr/PCBuffer1[7]_INST_0_i_2/O
                         net (fo=9, routed)           0.815    14.536    PrgCtr/PCBuffer1[7]_INST_0_i_2_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  PrgCtr/PCBuffer1[0]_INST_0/O
                         net (fo=2, routed)           0.332    14.992    PrgCtr/PCBuffer1[0]
    SLICE_X78Y77         FDRE                                         r  PrgCtr/PCReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.586    15.009    PrgCtr/clk
    SLICE_X78Y77         FDRE                                         r  PrgCtr/PCReg_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X78Y77         FDRE (Setup_fdre_C_D)       -0.031    15.201    PrgCtr/PCReg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrgCtr/PCReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 2.172ns (22.581%)  route 7.447ns (77.419%))
  Logic Levels:           12  (LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 r  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 r  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 r  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.204    13.348    PrgCtr/BB
    SLICE_X89Y81         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  PrgCtr/PCBuffer1[7]_INST_0_i_4/O
                         net (fo=8, routed)           1.010    14.482    PrgCtr/PCBuffer1[7]_INST_0_i_4_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I1_O)        0.124    14.606 r  PrgCtr/PCBuffer1[4]_INST_0/O
                         net (fo=2, routed)           0.333    14.939    PrgCtr/PCBuffer1[4]
    SLICE_X82Y80         FDRE                                         r  PrgCtr/PCReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.599    15.022    PrgCtr/clk
    SLICE_X82Y80         FDRE                                         r  PrgCtr/PCReg_reg[4]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X82Y80         FDRE (Setup_fdre_C_D)       -0.058    15.187    PrgCtr/PCReg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.939    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrgCtr/PCReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 2.172ns (22.754%)  route 7.374ns (77.246%))
  Logic Levels:           12  (LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 r  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 r  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 r  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.453    13.597    PrgCtr/BB
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124    13.721 r  PrgCtr/PCBuffer1[7]_INST_0_i_2/O
                         net (fo=9, routed)           0.676    14.397    PrgCtr/PCBuffer1[7]_INST_0_i_2_n_0
    SLICE_X85Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  PrgCtr/PCBuffer1[2]_INST_0/O
                         net (fo=2, routed)           0.346    14.866    PrgCtr/PCBuffer1[2]
    SLICE_X86Y76         FDRE                                         r  PrgCtr/PCReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.597    15.020    PrgCtr/clk
    SLICE_X86Y76         FDRE                                         r  PrgCtr/PCReg_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y76         FDRE (Setup_fdre_C_D)       -0.081    15.178    PrgCtr/PCReg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf12/PCBuffer1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 2.172ns (22.740%)  route 7.380ns (77.260%))
  Logic Levels:           12  (LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 r  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 r  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 r  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.453    13.597    PrgCtr/BB
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124    13.721 r  PrgCtr/PCBuffer1[7]_INST_0_i_2/O
                         net (fo=9, routed)           0.676    14.397    PrgCtr/PCBuffer1[7]_INST_0_i_2_n_0
    SLICE_X85Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  PrgCtr/PCBuffer1[2]_INST_0/O
                         net (fo=2, routed)           0.351    14.872    Buf12/PC[2]
    SLICE_X86Y76         FDRE                                         r  Buf12/PCBuffer1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.597    15.020    Buf12/clk
    SLICE_X86Y76         FDRE                                         r  Buf12/PCBuffer1_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y76         FDRE (Setup_fdre_C_D)       -0.067    15.192    Buf12/PCBuffer1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -14.872    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf12/PCBuffer1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 2.172ns (22.850%)  route 7.333ns (77.149%))
  Logic Levels:           12  (LUT3=1 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 f  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 f  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 f  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 f  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 f  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.539    13.683    PrgCtr/BB
    SLICE_X85Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.807 r  PrgCtr/PCBuffer1[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.564    14.371    PrgCtr/PCBuffer1[7]_INST_0_i_1_n_0
    SLICE_X83Y83         LUT6 (Prop_lut6_I0_O)        0.124    14.495 r  PrgCtr/PCBuffer1[7]_INST_0/O
                         net (fo=2, routed)           0.331    14.826    Buf12/PC[7]
    SLICE_X83Y82         FDRE                                         r  Buf12/PCBuffer1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.602    15.025    Buf12/clk
    SLICE_X83Y82         FDRE                                         r  Buf12/PCBuffer1_reg[7]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X83Y82         FDRE (Setup_fdre_C_D)       -0.061    15.187    Buf12/PCBuffer1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 Buf34/OpcodeBuffer3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FlReg/flagArray_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 2.874ns (30.212%)  route 6.639ns (69.788%))
  Logic Levels:           12  (CARRY4=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.719     5.322    Buf34/clk
    SLICE_X83Y81         FDRE                                         r  Buf34/OpcodeBuffer3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Buf34/OpcodeBuffer3_reg[0]/Q
                         net (fo=15, routed)          0.861     6.639    RegFl/rnInput[0]
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  RegFl/flagOut3_INST_0_i_1/O
                         net (fo=1, routed)           0.702     7.465    RegFl/flagOut32
    SLICE_X82Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.589 r  RegFl/flagOut3_INST_0/O
                         net (fo=2, routed)           0.310     7.899    Alu/FLRN
    SLICE_X82Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.023 r  Alu/AluOut[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.512     8.535    Alu/AluOut[7]_INST_0_i_4_n_0
    SLICE_X82Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.659 r  Alu/AluOut[1]_INST_0_i_1/O
                         net (fo=16, routed)          0.592     9.251    Alu/g1/A_IN[1]
    SLICE_X80Y86         LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  Alu/g1/Out[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     9.375    Alu/g1/Out[3]_INST_0_i_21_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.018 r  Alu/g1/Out[3]_INST_0_i_11/O[3]
                         net (fo=3, routed)           0.656    10.674    Alu/g1/Out110_in[3]
    SLICE_X78Y85         LUT4 (Prop_lut4_I0_O)        0.307    10.981 r  Alu/g1/Out[3]_INST_0_i_6/O
                         net (fo=4, routed)           0.829    11.809    Alu/g1/data8[3]
    SLICE_X79Y86         LUT6 (Prop_lut6_I1_O)        0.124    11.933 r  Alu/g1/Out[7]_INST_0_i_5/O
                         net (fo=2, routed)           0.628    12.561    Alu/g1/Out[7]_INST_0_i_5_n_0
    SLICE_X76Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.685 f  Alu/g1/Out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.799    13.485    Alu/g1/Out[7]_INST_0_i_1_n_0
    SLICE_X79Y88         LUT5 (Prop_lut5_I2_O)        0.150    13.635 r  Alu/g1/Out[7]_INST_0/O
                         net (fo=5, routed)           0.599    14.233    Alu/g1/flagArray[2]
    SLICE_X79Y85         LUT5 (Prop_lut5_I2_O)        0.326    14.559 f  Alu/g1/flagArray[3]_INST_0/O
                         net (fo=2, routed)           0.151    14.711    FlReg/inArray[3]
    SLICE_X79Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.835 r  FlReg/flagArray[7]_i_1/O
                         net (fo=1, routed)           0.000    14.835    FlReg/p_4_out[7]
    SLICE_X79Y85         FDRE                                         r  FlReg/flagArray_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.595    15.018    FlReg/clk
    SLICE_X79Y85         FDRE                                         r  FlReg/flagArray_reg[7]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.031    15.272    FlReg/flagArray_reg[7]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PrgCtr/PCReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 2.172ns (23.083%)  route 7.238ns (76.917%))
  Logic Levels:           12  (LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 r  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 r  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 r  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.204    13.348    PrgCtr/BB
    SLICE_X89Y81         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  PrgCtr/PCBuffer1[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.782    14.254    PrgCtr/PCBuffer1[7]_INST_0_i_4_n_0
    SLICE_X85Y80         LUT5 (Prop_lut5_I1_O)        0.124    14.378 r  PrgCtr/PCBuffer1[1]_INST_0/O
                         net (fo=2, routed)           0.352    14.730    PrgCtr/PCBuffer1[1]
    SLICE_X82Y79         FDRE                                         r  PrgCtr/PCReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.599    15.022    PrgCtr/clk
    SLICE_X82Y79         FDRE                                         r  PrgCtr/PCReg_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X82Y79         FDRE (Setup_fdre_C_D)       -0.058    15.187    PrgCtr/PCReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf12/PCBuffer1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 2.172ns (23.096%)  route 7.232ns (76.904%))
  Logic Levels:           12  (LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 r  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 r  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 r  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.453    13.597    PrgCtr/BB
    SLICE_X87Y81         LUT4 (Prop_lut4_I2_O)        0.124    13.721 r  PrgCtr/PCBuffer1[7]_INST_0_i_2/O
                         net (fo=9, routed)           0.548    14.269    PrgCtr/PCBuffer1[7]_INST_0_i_2_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.393 r  PrgCtr/PCBuffer1[5]_INST_0/O
                         net (fo=2, routed)           0.332    14.725    Buf12/PC[5]
    SLICE_X86Y81         FDRE                                         r  Buf12/PCBuffer1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.602    15.025    Buf12/clk
    SLICE_X86Y81         FDRE                                         r  Buf12/PCBuffer1_reg[5]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)       -0.081    15.183    Buf12/PCBuffer1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 CCG4/controlBits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf12/PCBuffer1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.172ns (23.123%)  route 7.221ns (76.877%))
  Logic Levels:           12  (LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.718     5.321    CCG4/clk
    SLICE_X87Y78         FDRE                                         r  CCG4/controlBits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  CCG4/controlBits_reg[0]/Q
                         net (fo=1, routed)           0.822     6.599    CCG4/controlBits_reg_n_0_[0]
    SLICE_X85Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.723 r  CCG4/DSP_out_INST_0/O
                         net (fo=25, routed)          0.726     7.449    WBMod/DSP
    SLICE_X83Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.573 r  WBMod/WB[7]_INST_0/O
                         net (fo=29, routed)          0.438     8.011    StkPtr/SPIn[7]
    SLICE_X83Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.135 r  StkPtr/SPOut[7]_INST_0/O
                         net (fo=3, routed)           0.915     9.050    As2/SPAddressIn[7]
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.150     9.200 r  As2/addressOut[7]_INST_0/O
                         net (fo=6, routed)           0.199     9.399    MultPrtMem/addressWb[7]
    SLICE_X89Y77         LUT4 (Prop_lut4_I2_O)        0.326     9.725 r  MultPrtMem/dataInst[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.450    10.175    MultPrtMem/dataInst[7]_INST_0_i_4_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  MultPrtMem/dataInst[3]_INST_0/O
                         net (fo=34, routed)          1.212    11.511    CCGA1/opcode[3]
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.635 r  CCGA1/I_PC_INST_0_i_2/O
                         net (fo=3, routed)           0.309    11.944    CCGA1/I_PC_INST_0_i_2_n_0
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  CCGA1/XSOD_INST_0/O
                         net (fo=1, routed)           0.263    12.331    Bbl/XSOD
    SLICE_X87Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.455 r  Bbl/BB_INST_0_i_1/O
                         net (fo=1, routed)           0.565    13.020    Bbl/BB_INST_0_i_1_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.144 r  Bbl/BB_INST_0/O
                         net (fo=24, routed)          0.204    13.348    PrgCtr/BB
    SLICE_X89Y81         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  PrgCtr/PCBuffer1[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.782    14.254    PrgCtr/PCBuffer1[7]_INST_0_i_4_n_0
    SLICE_X85Y80         LUT5 (Prop_lut5_I1_O)        0.124    14.378 r  PrgCtr/PCBuffer1[1]_INST_0/O
                         net (fo=2, routed)           0.336    14.714    Buf12/PC[1]
    SLICE_X83Y80         FDRE                                         r  Buf12/PCBuffer1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.599    15.022    Buf12/clk
    SLICE_X83Y80         FDRE                                         r  Buf12/PCBuffer1_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X83Y80         FDRE (Setup_fdre_C_D)       -0.058    15.187    Buf12/PCBuffer1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  0.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Buf23/PCBuffer2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf34/PCBuffer3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.461%)  route 0.144ns (50.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.597     1.516    Buf23/clk
    SLICE_X86Y77         FDRE                                         r  Buf23/PCBuffer2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Buf23/PCBuffer2_reg[1]/Q
                         net (fo=3, routed)           0.144     1.801    Buf34/PCBuffer2[1]
    SLICE_X85Y78         FDRE                                         r  Buf34/PCBuffer3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.866     2.031    Buf34/clk
    SLICE_X85Y78         FDRE                                         r  Buf34/PCBuffer3_reg[1]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X85Y78         FDRE (Hold_fdre_C_D)         0.070     1.621    Buf34/PCBuffer3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Buf12/Opcode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf23/OpcodeBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.602     1.521    Buf12/clk
    SLICE_X85Y84         FDRE                                         r  Buf12/Opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Buf12/Opcode_reg[6]/Q
                         net (fo=3, routed)           0.124     1.786    Buf23/Opcode[6]
    SLICE_X85Y85         FDRE                                         r  Buf23/OpcodeBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     2.038    Buf23/clk
    SLICE_X85Y85         FDRE                                         r  Buf23/OpcodeBuffer_reg[6]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.070     1.606    Buf23/OpcodeBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Buf12/Opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CCG3/controlBits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.441%)  route 0.144ns (43.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.602     1.521    Buf12/clk
    SLICE_X85Y84         FDRE                                         r  Buf12/Opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Buf12/Opcode_reg[3]/Q
                         net (fo=4, routed)           0.144     1.806    CCG3/opcode[3]
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.851 r  CCG3/controlBits[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    CCG3/controlBits[2]
    SLICE_X86Y84         FDRE                                         r  CCG3/controlBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     2.038    CCG3/clk
    SLICE_X86Y84         FDRE                                         r  CCG3/controlBits_reg[2]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y84         FDRE (Hold_fdre_C_D)         0.092     1.650    CCG3/controlBits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Buf12/Opcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf23/OpcodeBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.601     1.520    Buf12/clk
    SLICE_X82Y83         FDRE                                         r  Buf12/Opcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Buf12/Opcode_reg[0]/Q
                         net (fo=30, routed)          0.147     1.808    Buf23/Opcode[0]
    SLICE_X83Y82         FDRE                                         r  Buf23/OpcodeBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.870     2.035    Buf23/clk
    SLICE_X83Y82         FDRE                                         r  Buf23/OpcodeBuffer_reg[0]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.070     1.603    Buf23/OpcodeBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CCG2/controlBits_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CCG3/XR0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.573%)  route 0.175ns (55.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.603     1.522    CCG2/clk
    SLICE_X89Y86         FDRE                                         r  CCG2/controlBits_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CCG2/controlBits_reg[11]/Q
                         net (fo=2, routed)           0.175     1.839    CCG3/XR0_CCG2
    SLICE_X83Y86         FDRE                                         r  CCG3/XR0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     2.038    CCG3/clk
    SLICE_X83Y86         FDRE                                         r  CCG3/XR0_reg/C
                         clock pessimism             -0.479     1.558    
    SLICE_X83Y86         FDRE (Hold_fdre_C_D)         0.071     1.629    CCG3/XR0_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Buf34/ALUBuffer3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf23/Buffer22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.089%)  route 0.140ns (42.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.602     1.521    Buf34/clk
    SLICE_X82Y85         FDRE                                         r  Buf34/ALUBuffer3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Buf34/ALUBuffer3_reg[1]/Q
                         net (fo=6, routed)           0.140     1.802    OprDc2/OF[1]
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  OprDc2/toBuffer22[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.847    Buf23/OperandDecode2[1]
    SLICE_X83Y85         FDRE                                         r  Buf23/Buffer22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     2.038    Buf23/clk
    SLICE_X83Y85         FDRE                                         r  Buf23/Buffer22_reg[1]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.092     1.626    Buf23/Buffer22_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Buf23/PCBuffer2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf34/PCBuffer3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.643%)  route 0.190ns (57.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.597     1.516    Buf23/clk
    SLICE_X86Y77         FDRE                                         r  Buf23/PCBuffer2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Buf23/PCBuffer2_reg[7]/Q
                         net (fo=3, routed)           0.190     1.847    Buf34/PCBuffer2[7]
    SLICE_X83Y77         FDRE                                         r  Buf34/PCBuffer3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.865     2.030    Buf34/clk
    SLICE_X83Y77         FDRE                                         r  Buf34/PCBuffer3_reg[7]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)         0.070     1.620    Buf34/PCBuffer3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Buf12/Opcode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CCG3/controlBits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.852%)  route 0.180ns (49.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.602     1.521    Buf12/clk
    SLICE_X85Y84         FDRE                                         r  Buf12/Opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Buf12/Opcode_reg[6]/Q
                         net (fo=3, routed)           0.180     1.842    CCG3/opcode[6]
    SLICE_X86Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  CCG3/controlBits[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    CCG3/controlBits[1]
    SLICE_X86Y85         FDRE                                         r  CCG3/controlBits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.874     2.039    CCG3/clk
    SLICE_X86Y85         FDRE                                         r  CCG3/controlBits_reg[1]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.091     1.650    CCG3/controlBits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CCG2/controlBits_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf23/Buffer22_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.785%)  route 0.180ns (49.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.603     1.522    CCG2/clk
    SLICE_X86Y86         FDRE                                         r  CCG2/controlBits_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CCG2/controlBits_reg[12]/Q
                         net (fo=12, routed)          0.180     1.844    OprDc2/ERN
    SLICE_X85Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  OprDc2/toBuffer22[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.889    Buf23/OperandDecode2[7]
    SLICE_X85Y85         FDRE                                         r  Buf23/Buffer22_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.873     2.038    Buf23/clk
    SLICE_X85Y85         FDRE                                         r  Buf23/Buffer22_reg[7]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.091     1.649    Buf23/Buffer22_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Buf23/OpcodeBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buf34/OpcodeBuffer3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.083%)  route 0.186ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.600     1.519    Buf23/clk
    SLICE_X83Y82         FDRE                                         r  Buf23/OpcodeBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Buf23/OpcodeBuffer_reg[0]/Q
                         net (fo=16, routed)          0.186     1.847    Buf34/OpcodeBuffer2[0]
    SLICE_X83Y81         FDRE                                         r  Buf34/OpcodeBuffer3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.869     2.034    Buf34/clk
    SLICE_X83Y81         FDRE                                         r  Buf34/OpcodeBuffer3_reg[0]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.070     1.602    Buf34/OpcodeBuffer3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y82    Buf12/Opcode_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y82    Buf12/Opcode_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y84    Buf12/Opcode_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y83    Buf12/Opcode_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y84    Buf12/Opcode_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y84    Buf12/Opcode_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X85Y84    Buf12/Opcode_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X78Y77    Buf12/PCBuffer1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X83Y80    Buf12/PCBuffer1_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y85    MultPrtMem/blockMem_reg_r1_64_127_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y85    MultPrtMem/blockMem_reg_r1_64_127_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y85    MultPrtMem/blockMem_reg_r1_64_127_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y85    MultPrtMem/blockMem_reg_r1_64_127_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y83    MultPrtMem/blockMem_reg_r1_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y83    MultPrtMem/blockMem_reg_r1_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y83    MultPrtMem/blockMem_reg_r1_128_191_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y77    MultPrtMem/blockMem_reg_r1_192_255_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y77    MultPrtMem/blockMem_reg_r1_192_255_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y77    MultPrtMem/blockMem_reg_r1_192_255_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y79    MultPrtMem/blockMem_reg_r2_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y79    MultPrtMem/blockMem_reg_r2_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y79    MultPrtMem/blockMem_reg_r2_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y78    MultPrtMem/blockMem_reg_r1_192_255_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y80    MultPrtMem/blockMem_reg_r2_192_255_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y81    MultPrtMem/blockMem_reg_r2_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y81    MultPrtMem/blockMem_reg_r2_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y81    MultPrtMem/blockMem_reg_r2_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y81    MultPrtMem/blockMem_reg_r2_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y78    MultPrtMem/blockMem_reg_r1_192_255_3_5/RAMB/CLK



