{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 21:53:32 2011 " "Info: Processing started: Fri Jul 01 21:53:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32BitAddSub.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 32BitAddSub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32BitAddSub " "Info: Found entity 1: 32BitAddSub" {  } { { "32BitAddSub.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/32BitAddSub.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Adder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder8 " "Info: Found entity 1: Adder8" {  } { { "Adder8.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/Adder8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddorSub.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file AddorSub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AddorSub " "Info: Found entity 1: AddorSub" {  } { { "AddorSub.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/AddorSub.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file barrel_shift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift " "Info: Found entity 1: barrel_shift" {  } { { "barrel_shift.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/barrel_shift.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FullAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/FullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.tdf 1 1 " "Warning: Using design file lpm_dff1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_dff1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst15 " "Info: Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst15\"" {  } { { "alu.bdf" "inst15" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 32 432 576 112 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst15\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst15\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.tdf" "lpm_ff_component" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_dff1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst15\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff1:inst15\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_dff1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst15\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff1:inst15\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff1.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_dff1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.tdf 1 1 " "Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst9 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst9\"" {  } { { "alu.bdf" "inst9" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 16 280 360 96 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst9\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst9\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "lpm_mux_component" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst9\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux1:inst9\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst9\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux1:inst9\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nnc " "Info: Found entity 1: mux_nnc" {  } { { "db/mux_nnc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_nnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nnc lpm_mux1:inst9\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated " "Info: Elaborating entity \"mux_nnc\" for hierarchy \"lpm_mux1:inst9\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shift barrel_shift:inst1 " "Info: Elaborating entity \"barrel_shift\" for hierarchy \"barrel_shift:inst1\"" {  } { { "alu.bdf" "inst1" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 120 888 1088 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 lpm_dff0:inst " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"lpm_dff0:inst\"" {  } { { "alu.bdf" "inst" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 344 912 1056 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst8 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst8\"" {  } { { "alu.bdf" "inst8" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 304 712 864 384 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst8\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst8\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bpc " "Info: Found entity 1: mux_bpc" {  } { { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bpc lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated " "Info: Elaborating entity \"mux_bpc\" for hierarchy \"lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst6 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst6\"" {  } { { "alu.bdf" "inst6" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 304 280 432 384 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32BitAddSub 32BitAddSub:inst16 " "Info: Elaborating entity \"32BitAddSub\" for hierarchy \"32BitAddSub:inst16\"" {  } { { "alu.bdf" "inst16" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 504 704 872 600 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "32BitAdder.bdf 1 1 " "Warning: Using design file 32BitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 32BitAdder " "Info: Found entity 1: 32BitAdder" {  } { { "32BitAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/32BitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32BitAdder 32BitAddSub:inst16\|32BitAdder:inst2 " "Info: Elaborating entity \"32BitAdder\" for hierarchy \"32BitAddSub:inst16\|32BitAdder:inst2\"" {  } { { "32BitAddSub.bdf" "inst2" { Schematic "C:/Users/negar/Desktop/project/ALU3/32BitAddSub.bdf" { { 72 712 872 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8BitAdder.bdf 1 1 " "Warning: Using design file 8BitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8BitAdder " "Info: Found entity 1: 8BitAdder" {  } { { "8BitAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/8BitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8BitAdder 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3 " "Info: Elaborating entity \"8BitAdder\" for hierarchy \"32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\"" {  } { { "32BitAdder.bdf" "inst3" { Schematic "C:/Users/negar/Desktop/project/ALU3/32BitAdder.bdf" { { 360 400 552 456 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "2BitAdder.bdf 1 1 " "Warning: Using design file 2BitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2BitAdder " "Info: Found entity 1: 2BitAdder" {  } { { "2BitAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2BitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2BitAdder 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst8 " "Info: Elaborating entity \"2BitAdder\" for hierarchy \"32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst8\"" {  } { { "8BitAdder.bdf" "inst8" { Schematic "C:/Users/negar/Desktop/project/ALU3/8BitAdder.bdf" { { 384 424 576 480 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "1BitAdder.bdf 1 1 " "Warning: Using design file 1BitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1BitAdder " "Info: Found entity 1: 1BitAdder" {  } { { "1BitAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/1BitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitAdder 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst " "Info: Elaborating entity \"1BitAdder\" for hierarchy \"32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\"" {  } { { "2BitAdder.bdf" "inst" { Schematic "C:/Users/negar/Desktop/project/ALU3/2BitAdder.bdf" { { 256 568 712 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "2-1Mux.bdf 1 1 " "Warning: Using design file 2-1Mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-1Mux " "Info: Found entity 1: 2-1Mux" {  } { { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-1Mux 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2 " "Info: Elaborating entity \"2-1Mux\" for hierarchy \"32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\"" {  } { { "1BitAdder.bdf" "inst2" { Schematic "C:/Users/negar/Desktop/project/ALU3/1BitAdder.bdf" { { 184 520 616 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 32BitAddSub:inst16\|lpm_mux2:inst3 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"32BitAddSub:inst16\|lpm_mux2:inst3\"" {  } { { "32BitAddSub.bdf" "inst3" { Schematic "C:/Users/negar/Desktop/project/ALU3/32BitAddSub.bdf" { { 0 344 424 80 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "32BitNot.bdf 1 1 " "Warning: Using design file 32BitNot.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 32BitNot " "Info: Found entity 1: 32BitNot" {  } { { "32BitNot.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/32BitNot.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32BitNot 32BitAddSub:inst16\|32BitNot:inst6 " "Info: Elaborating entity \"32BitNot\" for hierarchy \"32BitAddSub:inst16\|32BitNot:inst6\"" {  } { { "32BitAddSub.bdf" "inst6" { Schematic "C:/Users/negar/Desktop/project/ALU3/32BitAddSub.bdf" { { 232 224 416 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "A\[13\] GND " "Warning (13410): Pin \"A\[13\]\" is stuck at GND" {  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Info: Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Info: Implemented 66 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Info: Implemented 66 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Info: Implemented 125 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 21:53:50 2011 " "Info: Processing ended: Fri Jul 01 21:53:50 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 21:53:52 2011 " "Info: Processing started: Fri Jul 01 21:53:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "alu EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design alu" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "132 132 " "Warning: No exact pin location assignment(s) for 132 pins of 132 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0 " "Info: Pin s0 not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { s0 } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 168 104 280 184 "s0" "" } { 224 616 656 240 "s0" "" } { 568 408 472 584 "s0" "" } { 64 576 632 80 "s0" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[31\] " "Info: Pin output\[31\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[31] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[30\] " "Info: Pin output\[30\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[30] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[29\] " "Info: Pin output\[29\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[29] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[28\] " "Info: Pin output\[28\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[28] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[27\] " "Info: Pin output\[27\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[27] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[26\] " "Info: Pin output\[26\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[26] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[25\] " "Info: Pin output\[25\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[25] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[24\] " "Info: Pin output\[24\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[24] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[23\] " "Info: Pin output\[23\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[23] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[22\] " "Info: Pin output\[22\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[22] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[21\] " "Info: Pin output\[21\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[21] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[20\] " "Info: Pin output\[20\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[20] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[19\] " "Info: Pin output\[19\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[19] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[18\] " "Info: Pin output\[18\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[18] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[17\] " "Info: Pin output\[17\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[17] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[16\] " "Info: Pin output\[16\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[16] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[15\] " "Info: Pin output\[15\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[15] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[14\] " "Info: Pin output\[14\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[14] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[13\] " "Info: Pin output\[13\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[13] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[12\] " "Info: Pin output\[12\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[12] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[11\] " "Info: Pin output\[11\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[11] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[10\] " "Info: Pin output\[10\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[10] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[9\] " "Info: Pin output\[9\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[9] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[8\] " "Info: Pin output\[8\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[8] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[7] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[6] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[5] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[4] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[3] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[2] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[1] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { output[0] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1 " "Info: Pin s1 not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { s1 } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 200 104 280 216 "s1" "" } { 208 608 656 224 "s1" "" } { 600 513 528 625 "s1" "" } { -80 576 632 -64 "s1" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[31\] " "Info: Pin A\[31\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[31] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[30\] " "Info: Pin A\[30\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[30] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[29\] " "Info: Pin A\[29\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[29] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[28\] " "Info: Pin A\[28\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[28] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[27\] " "Info: Pin A\[27\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[27] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[26\] " "Info: Pin A\[26\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[26] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[25\] " "Info: Pin A\[25\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[25] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[24\] " "Info: Pin A\[24\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[24] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[23\] " "Info: Pin A\[23\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[23] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[22\] " "Info: Pin A\[22\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[22] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[21\] " "Info: Pin A\[21\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[21] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[20\] " "Info: Pin A\[20\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[20] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[19\] " "Info: Pin A\[19\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[19] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[18\] " "Info: Pin A\[18\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[18] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[17\] " "Info: Pin A\[17\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[17] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[16\] " "Info: Pin A\[16\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[16] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Info: Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[15] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Info: Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[14] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Info: Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[13] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Info: Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[12] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Info: Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[11] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Info: Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[10] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Info: Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[9] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Info: Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[8] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[7] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[6] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[5] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[4] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[3] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[2] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[1] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[0] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { start } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 248 336 504 264 "start" "" } { 384 776 792 427 "start" "" } { 384 344 360 424 "start" "" } { 96 304 320 139 "start" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { clk } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[0\] " "Info: Pin input2\[0\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[0] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[31\] " "Info: Pin input1\[31\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[31] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[30\] " "Info: Pin input1\[30\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[30] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[29\] " "Info: Pin input1\[29\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[29] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[28\] " "Info: Pin input1\[28\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[28] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[27\] " "Info: Pin input1\[27\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[27] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[26\] " "Info: Pin input1\[26\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[26] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[25\] " "Info: Pin input1\[25\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[25] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[24\] " "Info: Pin input1\[24\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[24] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[23\] " "Info: Pin input1\[23\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[23] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[22\] " "Info: Pin input1\[22\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[22] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[21\] " "Info: Pin input1\[21\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[21] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[20\] " "Info: Pin input1\[20\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[20] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[19\] " "Info: Pin input1\[19\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[19] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[18\] " "Info: Pin input1\[18\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[18] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[17\] " "Info: Pin input1\[17\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[17] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[16\] " "Info: Pin input1\[16\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[16] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[15\] " "Info: Pin input1\[15\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[15] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[14\] " "Info: Pin input1\[14\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[14] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[13\] " "Info: Pin input1\[13\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[13] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[12\] " "Info: Pin input1\[12\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[12] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[11\] " "Info: Pin input1\[11\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[11] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[10\] " "Info: Pin input1\[10\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[10] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[9\] " "Info: Pin input1\[9\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[9] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[8\] " "Info: Pin input1\[8\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[8] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[7\] " "Info: Pin input1\[7\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[7] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[6\] " "Info: Pin input1\[6\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[6] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[5\] " "Info: Pin input1\[5\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[5] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[4\] " "Info: Pin input1\[4\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[4] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[3\] " "Info: Pin input1\[3\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[3] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[2\] " "Info: Pin input1\[2\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[2] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[1\] " "Info: Pin input1\[1\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[1] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input1\[0\] " "Info: Pin input1\[0\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input1[0] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[31\] " "Info: Pin input2\[31\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[31] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[30\] " "Info: Pin input2\[30\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[30] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[29\] " "Info: Pin input2\[29\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[29] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[28\] " "Info: Pin input2\[28\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[28] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[27\] " "Info: Pin input2\[27\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[27] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[26\] " "Info: Pin input2\[26\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[26] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[25\] " "Info: Pin input2\[25\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[25] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[24\] " "Info: Pin input2\[24\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[24] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[23\] " "Info: Pin input2\[23\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[23] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[22\] " "Info: Pin input2\[22\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[22] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[21\] " "Info: Pin input2\[21\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[21] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[20\] " "Info: Pin input2\[20\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[20] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[19\] " "Info: Pin input2\[19\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[19] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[18\] " "Info: Pin input2\[18\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[18] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[17\] " "Info: Pin input2\[17\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[17] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[16\] " "Info: Pin input2\[16\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[16] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[15\] " "Info: Pin input2\[15\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[15] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[14\] " "Info: Pin input2\[14\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[14] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[13\] " "Info: Pin input2\[13\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[13] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[12\] " "Info: Pin input2\[12\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[12] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[11\] " "Info: Pin input2\[11\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[11] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[10\] " "Info: Pin input2\[10\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[10] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[9\] " "Info: Pin input2\[9\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[9] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[8\] " "Info: Pin input2\[8\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[8] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[7\] " "Info: Pin input2\[7\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[7] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[6\] " "Info: Pin input2\[6\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[6] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[5\] " "Info: Pin input2\[5\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[5] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[4\] " "Info: Pin input2\[4\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[4] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[3\] " "Info: Pin input2\[3\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[3] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[2\] " "Info: Pin input2\[2\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[2] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input2\[1\] " "Info: Pin input2\[1\] not assigned to an exact location on the device" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { input2[1] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { clk } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "131 unused 3.3V 65 66 0 " "Info: Number of I/O pins in group: 131 (unused VREF, 3.3V VCCIO, 65 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] -5.918 ns " "Info: Slack time is -5.918 ns between source register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 64 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] 3 REG Unassigned 5 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 64 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] 3 REG Unassigned 5 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 64 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG Unassigned 4 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 64 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG Unassigned 4 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.734 ns - Longest register register " "Info: - Longest register to register delay is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.141 ns) + CELL(0.357 ns) 0.498 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 2 COMB Unassigned 3 " "Info: 2: + IC(0.141 ns) + CELL(0.357 ns) = 0.498 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.899 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 3 COMB Unassigned 3 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 0.899 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.300 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 4 COMB Unassigned 3 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.300 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.701 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 5 COMB Unassigned 3 " "Info: 5: + IC(0.247 ns) + CELL(0.154 ns) = 1.701 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 2.102 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 6 COMB Unassigned 3 " "Info: 6: + IC(0.247 ns) + CELL(0.154 ns) = 2.102 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 2.503 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 7 COMB Unassigned 3 " "Info: 7: + IC(0.247 ns) + CELL(0.154 ns) = 2.503 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 2.904 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB Unassigned 3 " "Info: 8: + IC(0.348 ns) + CELL(0.053 ns) = 2.904 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 3.678 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 9 COMB Unassigned 3 " "Info: 9: + IC(0.620 ns) + CELL(0.154 ns) = 3.678 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.079 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 10 COMB Unassigned 3 " "Info: 10: + IC(0.247 ns) + CELL(0.154 ns) = 4.079 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.480 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 11 COMB Unassigned 3 " "Info: 11: + IC(0.247 ns) + CELL(0.154 ns) = 4.480 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.881 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 12 COMB Unassigned 3 " "Info: 12: + IC(0.247 ns) + CELL(0.154 ns) = 4.881 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 5.282 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 13 COMB Unassigned 3 " "Info: 13: + IC(0.247 ns) + CELL(0.154 ns) = 5.282 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 5.683 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 14 COMB Unassigned 4 " "Info: 14: + IC(0.247 ns) + CELL(0.154 ns) = 5.683 ns; Loc. = Unassigned; Fanout = 4; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.084 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB Unassigned 1 " "Info: 15: + IC(0.129 ns) + CELL(0.272 ns) = 6.084 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.154 ns) 6.579 ns lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w27_n0_mux_dataout~2 16 COMB Unassigned 1 " "Info: 16: + IC(0.341 ns) + CELL(0.154 ns) = 6.579 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w27_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w27_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.734 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] 17 REG Unassigned 5 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 6.734 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w27_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 39.87 % ) " "Info: Total cell delay = 2.685 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.049 ns ( 60.13 % ) " "Info: Total interconnect delay = 4.049 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w27_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w27_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.734 ns register register " "Info: Estimated most critical path is register to register delay of 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X31_Y16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y16; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.141 ns) + CELL(0.357 ns) 0.498 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 2 COMB LAB_X30_Y16 3 " "Info: 2: + IC(0.141 ns) + CELL(0.357 ns) = 0.498 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.899 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 3 COMB LAB_X30_Y16 3 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 0.899 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.300 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 4 COMB LAB_X30_Y16 3 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.300 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.701 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 5 COMB LAB_X30_Y16 3 " "Info: 5: + IC(0.247 ns) + CELL(0.154 ns) = 1.701 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 2.102 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 6 COMB LAB_X30_Y16 3 " "Info: 6: + IC(0.247 ns) + CELL(0.154 ns) = 2.102 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 2.503 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 7 COMB LAB_X30_Y16 3 " "Info: 7: + IC(0.247 ns) + CELL(0.154 ns) = 2.503 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 2.904 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LAB_X30_Y16 3 " "Info: 8: + IC(0.348 ns) + CELL(0.053 ns) = 2.904 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 3.678 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 9 COMB LAB_X30_Y15 3 " "Info: 9: + IC(0.620 ns) + CELL(0.154 ns) = 3.678 ns; Loc. = LAB_X30_Y15; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.079 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 10 COMB LAB_X30_Y15 3 " "Info: 10: + IC(0.247 ns) + CELL(0.154 ns) = 4.079 ns; Loc. = LAB_X30_Y15; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.480 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 11 COMB LAB_X30_Y15 3 " "Info: 11: + IC(0.247 ns) + CELL(0.154 ns) = 4.480 ns; Loc. = LAB_X30_Y15; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.881 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 12 COMB LAB_X30_Y15 3 " "Info: 12: + IC(0.247 ns) + CELL(0.154 ns) = 4.881 ns; Loc. = LAB_X30_Y15; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 5.282 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 13 COMB LAB_X30_Y15 3 " "Info: 13: + IC(0.247 ns) + CELL(0.154 ns) = 5.282 ns; Loc. = LAB_X30_Y15; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 5.683 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 14 COMB LAB_X30_Y15 4 " "Info: 14: + IC(0.247 ns) + CELL(0.154 ns) = 5.683 ns; Loc. = LAB_X30_Y15; Fanout = 4; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.084 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LAB_X30_Y15 1 " "Info: 15: + IC(0.129 ns) + CELL(0.272 ns) = 6.084 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.154 ns) 6.579 ns lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w27_n0_mux_dataout~2 16 COMB LAB_X31_Y15 1 " "Info: 16: + IC(0.341 ns) + CELL(0.154 ns) = 6.579 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w27_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w27_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.734 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] 17 REG LAB_X31_Y15 5 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 6.734 ns; Loc. = LAB_X31_Y15; Fanout = 5; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w27_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 39.87 % ) " "Info: Total cell delay = 2.685 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.049 ns ( 60.13 % ) " "Info: Total interconnect delay = 4.049 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w27_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Warning: Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0 0 " "Info: Pin \"s0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[31\] 0 " "Info: Pin \"output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[30\] 0 " "Info: Pin \"output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[29\] 0 " "Info: Pin \"output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[28\] 0 " "Info: Pin \"output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[27\] 0 " "Info: Pin \"output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[26\] 0 " "Info: Pin \"output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[25\] 0 " "Info: Pin \"output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[24\] 0 " "Info: Pin \"output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[23\] 0 " "Info: Pin \"output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[22\] 0 " "Info: Pin \"output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[21\] 0 " "Info: Pin \"output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[20\] 0 " "Info: Pin \"output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[19\] 0 " "Info: Pin \"output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[18\] 0 " "Info: Pin \"output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[17\] 0 " "Info: Pin \"output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[16\] 0 " "Info: Pin \"output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[15\] 0 " "Info: Pin \"output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[14\] 0 " "Info: Pin \"output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[13\] 0 " "Info: Pin \"output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[12\] 0 " "Info: Pin \"output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[11\] 0 " "Info: Pin \"output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[10\] 0 " "Info: Pin \"output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[9\] 0 " "Info: Pin \"output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[8\] 0 " "Info: Pin \"output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1 0 " "Info: Pin \"s1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[31\] 0 " "Info: Pin \"A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[30\] 0 " "Info: Pin \"A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[29\] 0 " "Info: Pin \"A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[28\] 0 " "Info: Pin \"A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[27\] 0 " "Info: Pin \"A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[26\] 0 " "Info: Pin \"A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[25\] 0 " "Info: Pin \"A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[24\] 0 " "Info: Pin \"A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[23\] 0 " "Info: Pin \"A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[22\] 0 " "Info: Pin \"A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[21\] 0 " "Info: Pin \"A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[20\] 0 " "Info: Pin \"A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[19\] 0 " "Info: Pin \"A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[18\] 0 " "Info: Pin \"A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[17\] 0 " "Info: Pin \"A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[16\] 0 " "Info: Pin \"A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[15\] 0 " "Info: Pin \"A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[14\] 0 " "Info: Pin \"A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[13\] 0 " "Info: Pin \"A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[12\] 0 " "Info: Pin \"A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[11\] 0 " "Info: Pin \"A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[10\] 0 " "Info: Pin \"A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[9\] 0 " "Info: Pin \"A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[8\] 0 " "Info: Pin \"A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[7\] 0 " "Info: Pin \"A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[6\] 0 " "Info: Pin \"A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[5\] 0 " "Info: Pin \"A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Info: Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Info: Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Info: Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Info: Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Info: Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[13\] GND " "Info: Pin A\[13\] has GND driving its datain port" {  } { { "c:/downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/downloads/quartus/bin/pin_planner.ppl" { A[13] } } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 21:54:23 2011 " "Info: Processing ended: Fri Jul 01 21:54:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 21:54:27 2011 " "Info: Processing started: Fri Jul 01 21:54:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 21:54:47 2011 " "Info: Processing ended: Fri Jul 01 21:54:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 21:54:52 2011 " "Info: Processing started: Fri Jul 01 21:54:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } } { "c:/downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 186.46 MHz 5.363 ns Internal " "Info: Clock \"clk\" has Internal fmax of 186.46 MHz between source register \"lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" (period= 5.363 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.185 ns + Longest register register " "Info: + Longest register to register delay is 5.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X30_Y16_N19 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 10; REG Node = 'lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.225 ns) 0.480 ns 32BitAddSub:inst16\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w3_n0_mux_dataout~2 2 COMB LCCOMB_X30_Y16_N10 2 " "Info: 2: + IC(0.255 ns) + CELL(0.225 ns) = 0.480 ns; Loc. = LCCOMB_X30_Y16_N10; Fanout = 2; COMB Node = '32BitAddSub:inst16\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w3_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.228 ns) 0.975 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X30_Y16_N26 3 " "Info: 3: + IC(0.267 ns) + CELL(0.228 ns) = 0.975 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.241 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X30_Y16_N20 3 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 1.241 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.509 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X30_Y16_N14 3 " "Info: 5: + IC(0.215 ns) + CELL(0.053 ns) = 1.509 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 1.793 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X30_Y16_N0 3 " "Info: 6: + IC(0.231 ns) + CELL(0.053 ns) = 1.793 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 2.065 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X30_Y16_N30 3 " "Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 2.065 ns; Loc. = LCCOMB_X30_Y16_N30; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.332 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X30_Y16_N6 3 " "Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 2.332 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.053 ns) 2.971 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X30_Y15_N10 3 " "Info: 9: + IC(0.586 ns) + CELL(0.053 ns) = 2.971 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 3.251 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X30_Y15_N20 3 " "Info: 10: + IC(0.227 ns) + CELL(0.053 ns) = 3.251 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 3.535 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X30_Y15_N14 3 " "Info: 11: + IC(0.231 ns) + CELL(0.053 ns) = 3.535 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 3.816 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X30_Y15_N0 3 " "Info: 12: + IC(0.228 ns) + CELL(0.053 ns) = 3.816 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 4.092 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X30_Y15_N4 3 " "Info: 13: + IC(0.223 ns) + CELL(0.053 ns) = 4.092 ns; Loc. = LCCOMB_X30_Y15_N4; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 4.377 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X30_Y15_N26 4 " "Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 4.377 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 4; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.656 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X30_Y15_N30 2 " "Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 4.656 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 2; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 5.030 ns lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2 16 COMB LCCOMB_X31_Y15_N16 1 " "Info: 16: + IC(0.321 ns) + CELL(0.053 ns) = 5.030 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.185 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 17 REG LCFF_X31_Y15_N17 4 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 5.185 ns; Loc. = LCFF_X31_Y15_N17; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 25.01 % ) " "Info: Total cell delay = 1.297 ns ( 25.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 74.99 % ) " "Info: Total interconnect delay = 3.888 ns ( 74.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.185 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.255ns 0.267ns 0.213ns 0.215ns 0.231ns 0.219ns 0.214ns 0.586ns 0.227ns 0.231ns 0.228ns 0.223ns 0.232ns 0.226ns 0.321ns 0.000ns } { 0.000ns 0.225ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X31_Y15_N17 4 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X31_Y15_N17; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.473 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X30_Y16_N19 10 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 10; REG Node = 'lpm_dff1:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.185 ns" { lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} 32BitAddSub:inst16|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w3_n0_mux_dataout~2 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.255ns 0.267ns 0.213ns 0.215ns 0.231ns 0.219ns 0.214ns 0.586ns 0.227ns 0.231ns 0.228ns 0.223ns 0.232ns 0.226ns 0.321ns 0.000ns } { 0.000ns 0.225ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] input2\[1\] clk 7.963 ns register " "Info: tsu for register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" (data pin = \"input2\[1\]\", clock pin = \"clk\") is 7.963 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.352 ns + Longest pin register " "Info: + Longest pin to register delay is 10.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns input2\[1\] 1 PIN PIN_C11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 2; PIN Node = 'input2\[1\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input2[1] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 216 336 504 232 "input2\[31..0\]" "" } { 536 632 721 552 "input2\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.683 ns) + CELL(0.378 ns) 5.870 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 2 COMB LCCOMB_X30_Y16_N16 3 " "Info: 2: + IC(4.683 ns) + CELL(0.378 ns) = 5.870 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.061 ns" { input2[1] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 6.142 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X30_Y16_N26 3 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 6.142 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 6.408 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X30_Y16_N20 3 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 6.408 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.676 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X30_Y16_N14 3 " "Info: 5: + IC(0.215 ns) + CELL(0.053 ns) = 6.676 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 6.960 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X30_Y16_N0 3 " "Info: 6: + IC(0.231 ns) + CELL(0.053 ns) = 6.960 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 7.232 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X30_Y16_N30 3 " "Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 7.232 ns; Loc. = LCCOMB_X30_Y16_N30; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.499 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X30_Y16_N6 3 " "Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 7.499 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.053 ns) 8.138 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X30_Y15_N10 3 " "Info: 9: + IC(0.586 ns) + CELL(0.053 ns) = 8.138 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 8.418 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X30_Y15_N20 3 " "Info: 10: + IC(0.227 ns) + CELL(0.053 ns) = 8.418 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 8.702 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X30_Y15_N14 3 " "Info: 11: + IC(0.231 ns) + CELL(0.053 ns) = 8.702 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 8.983 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X30_Y15_N0 3 " "Info: 12: + IC(0.228 ns) + CELL(0.053 ns) = 8.983 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 9.259 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X30_Y15_N4 3 " "Info: 13: + IC(0.223 ns) + CELL(0.053 ns) = 9.259 ns; Loc. = LCCOMB_X30_Y15_N4; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 9.544 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X30_Y15_N26 4 " "Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 9.544 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 4; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 9.823 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X30_Y15_N30 2 " "Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 9.823 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 2; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 10.197 ns lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2 16 COMB LCCOMB_X31_Y15_N16 1 " "Info: 16: + IC(0.321 ns) + CELL(0.053 ns) = 10.197 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.352 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 17 REG LCFF_X31_Y15_N17 4 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 10.352 ns; Loc. = LCFF_X31_Y15_N17; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 20.13 % ) " "Info: Total cell delay = 2.084 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.268 ns ( 79.87 % ) " "Info: Total interconnect delay = 8.268 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "10.352 ns" { input2[1] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "10.352 ns" { input2[1] {} input2[1]~combout {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 4.683ns 0.219ns 0.213ns 0.215ns 0.231ns 0.219ns 0.214ns 0.586ns 0.227ns 0.231ns 0.228ns 0.223ns 0.232ns 0.226ns 0.321ns 0.000ns } { 0.000ns 0.809ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X31_Y15_N17 4 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X31_Y15_N17; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "10.352 ns" { input2[1] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "10.352 ns" { input2[1] {} input2[1]~combout {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 4.683ns 0.219ns 0.213ns 0.215ns 0.231ns 0.219ns 0.214ns 0.586ns 0.227ns 0.231ns 0.228ns 0.223ns 0.232ns 0.226ns 0.321ns 0.000ns } { 0.000ns 0.809ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A\[30\] lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] 7.209 ns register " "Info: tco from clock \"clk\" to destination pin \"A\[30\]\" through register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]\" is 7.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.477 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] 3 REG LCFF_X30_Y15_N17 5 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X30_Y15_N17; Fanout = 5; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.638 ns + Longest register pin " "Info: + Longest register to pin delay is 4.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] 1 REG LCFF_X30_Y15_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N17; Fanout = 5; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(2.144 ns) 4.638 ns A\[30\] 2 PIN PIN_N22 0 " "Info: 2: + IC(2.494 ns) + CELL(2.144 ns) = 4.638 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'A\[30\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] A[30] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 488 360 536 504 "A\[31..0\]" "" } { 520 648 704 536 "A\[31..0\]" "" } { 168 568 672 180 "A\[31..0\]" "" } { 392 600 680 408 "A\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 46.23 % ) " "Info: Total cell delay = 2.144 ns ( 46.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 53.77 % ) " "Info: Total interconnect delay = 2.494 ns ( 53.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] A[30] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] {} A[30] {} } { 0.000ns 2.494ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] A[30] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[31] {} A[30] {} } { 0.000ns 2.494ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] input1\[16\] clk -1.842 ns register " "Info: th for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]\" (data pin = \"input1\[16\]\", clock pin = \"clk\") is -1.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X39_Y20_N29 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X39_Y20_N29; Fanout = 2; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.476 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns input1\[16\] 1 PIN PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H2; Fanout = 1; PIN Node = 'input1\[16\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[16] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.448 ns) + CELL(0.053 ns) 4.321 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~feeder 2 COMB LCCOMB_X39_Y20_N28 1 " "Info: 2: + IC(3.448 ns) + CELL(0.053 ns) = 4.321 ns; Loc. = LCCOMB_X39_Y20_N28; Fanout = 1; COMB Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "3.501 ns" { input1[16] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.476 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X39_Y20_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.476 ns; Loc. = LCFF_X39_Y20_N29; Fanout = 2; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.028 ns ( 22.97 % ) " "Info: Total cell delay = 1.028 ns ( 22.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.448 ns ( 77.03 % ) " "Info: Total interconnect delay = 3.448 ns ( 77.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { input1[16] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.476 ns" { input1[16] {} input1[16]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.000ns 3.448ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { input1[16] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.476 ns" { input1[16] {} input1[16]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]~feeder {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.000ns 3.448ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 21:54:58 2011 " "Info: Processing ended: Fri Jul 01 21:54:58 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Info: Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
