--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.822 ns
From           : nchpsel
To             : board:board|reg11:period_reg|FF7
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.601 ns
From           : board:board|enable
To             : aux
From Clock     : nReg5Fault
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 7.991 ns
From           : nReg5Fault
To             : LED2
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.231 ns
From           : serialin
To             : inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
From Clock     : --
To Clock       : mspclk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : 16.665 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 119.98 MHz ( period = 8.335 ns )
From           : board:board|reg11:aux_overlap_reg|FF0
To             : board:board|signal:MAINSIG|reg11:retreg|FF10
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'mspclk'
Slack          : 131.895 ns
Required Time  : 7.37 MHz ( period = 135.633 ns )
Actual Time    : 267.52 MHz ( period = 3.738 ns )
From           : inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
To             : inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
From Clock     : mspclk
To Clock       : mspclk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : 1.125 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : board:board|reg11:aux_length_reg|FF8
To             : board:board|signal:AUXSIG|reg11:retreg|FF8
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'mspclk'
Slack          : 1.126 ns
Required Time  : 7.37 MHz ( period = 135.633 ns )
Actual Time    : N/A
From           : inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
To             : inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
From Clock     : mspclk
To Clock       : mspclk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

