/*
 *  Copyright (C) 2012 Altera Corporation <www.altera.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/dts-v1/;
/include/ "socfpga.dtsi"

/ {
	model = "Altera SOCFPGA Cyclone V";
	compatible = "altr,socfpga-cyclone5", "altr,socfpga";

	chosen {
		bootargs = "console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootwait";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0x0 0x40000000>; /* 1 GB */
	};

	aliases {
		/* this allow the ethaddr uboot environmnet variable contents
		 * to be added to the gmac1 device tree blob.
		 */
		ethernet0 = &gmac1;
	};

	soc {
		clkmgr@ffd04000 {
			clocks {
				osc1 {
					clock-frequency = <25000000>;
				};
			};
		};

		dcan0: d_can@ffc00000 {
			status = "okay";
		};

		dwmmc0@ff704000 {
			num-slots = <1>;
			supports-highspeed;
			broken-cd;
			altr,dw-mshc-ciu-div = <3>;
			altr,dw-mshc-sdr-timing = <0 3>;

			slot@0 {
				reg = <0>;
				bus-width = <4>;
			};
		};

		i2c0: i2c@ffc04000 {
			speed-mode = <0>;
			status = "okay";
		};
		
		i2c1: i2c@ffc05000 {
			speed-mode = <0>;
			status = "okay";
		};

	hps_0_bridges: bridge@0xc0000000 {
		compatible = "altr,bridge-14.1", "simple-bus";
		reg = <0xc0000000 0x20000000>,
			<0xff200000 0x00200000>;
		reg-names = "axi_h2f", "axi_h2f_lw";
		#address-cells = <2>;
		#size-cells = <1>;
		ranges = <0x00000000 0x00000000 0xc0000000 0x00010000>,
			<0x00000001 0x00000100 0xFF200100 0x00000080>,
			<0x00000001 0x00010040 0xFF210040 0x00000020>,
			<0x00000001 0x00010080 0xFF210080 0x00000010>,
			<0x00000001 0x000100C0 0xFF2100C0 0x00000010>;

		alt_vip_vfr_1: vip2@0x100 {	
			compatible = "ALTR,vip-frame-reader-13.0", "ALTR,vip-frame-reader-9.1";
			reg = <0x00000001 0x00000100 0x00000080 >;
			max-width = < 1024 >;	
			max-height = < 768 >;	
			mem-word-width = < 128 >;
			bits-per-color = < 8 >;				
			}; //end vip@0x40100 (alt_vip_vfr_0)

		acl_iface_led_pio: gpio@0x100010040 {
			compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
			reg = <0x00000001 0x00010040 0x00000020 >;
			width = < 4 >;	/* embeddedsw.dts.params.width type NUMBER */
			resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
			#gpio-cells = < 2 >;
			gpio-controller;
			}; //end gpio@0x100010040 (acl_iface_led_pio)
		acl_iface_dipsw_pio: gpio@0x100010080 {
			compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
			reg = <0x00000001 0x00010080 0x00000010 >;
			interrupt-parent = < &intc >;
			interrupts = < 0 41 1 >;
			width = < 4 >;	/* embeddedsw.dts.params.width type NUMBER */
			resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
			edge_type = < 2 >;	/* embeddedsw.dts.params.edge_type type NUMBER */
			level_trigger = < 0 >;	/* embeddedsw.dts.params.level_trigger type NUMBER */
			#gpio-cells = < 2 >;
			gpio-controller;
			}; //end gpio@0x100010080 (acl_iface_dipsw_pio)

		acl_iface_button_pio: gpio@0x1000100C0 {
			compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
			reg = <0x00000001 0x000100C0 0x00000010 >;
			interrupt-parent = < &intc >;
			interrupts = < 0 42 1 >;
			width = < 2 >;	/* embeddedsw.dts.params.width type NUMBER */
			resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
			edge_type = < 1 >;	/* embeddedsw.dts.params.edge_type type NUMBER */
			level_trigger = < 0 >;	/* embeddedsw.dts.params.level_trigger type NUMBER */
			#gpio-cells = < 2 >;
			gpio-controller;
			}; //end gpio@0x1000100C0 (acl_iface_button_pio)

	}; //end bridge@0xc0000000 (hps_0_bridges)


		qspi: spi@ff705000 {
			compatible = "cadence,qspi";
                        #address-cells = <1>;
			#size-cells = <0>;
			reg = <0xff705000 0x1000>,
				<0xffa00000 0x1000>;
			interrupts = <0 151 4>;
			master-ref-clk = <400000000>;
			ext-decoder = <0>;  /* external decoder */
			num-chipselect = <4>;
			fifo-depth = <128>;
			bus-num = <2>;

			flash0: n25q00@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "n25q00";
				reg = <0>;      /* chip select */
				spi-max-frequency = <100000000>;
				m25p,fast-read;
				page-size = <256>;
				block-size = <16>; /* 2^16, 64KB */
				read-delay = <4>;  /* delay value in read data capture register */
				tshsl-ns = <50>;
				tsd2d-ns = <50>;
				tchsh-ns = <4>;
				tslch-ns = <4>;

				partition@qspi-boot {
					/* 8MB for raw data. */
					label = "Flash 0 Raw Data";
					reg = <0x0 0x800000>;
				};
				partition@qspi-rootfs {
					/* 120MB for jffs2 data. */
					label = "Flash 0 jffs2 Filesystem";
					reg = <0x800000 0x7800000>;
				};
			};
		};

		serial0@ffc02000 {
			status = "okay";
		};

		sysmgr@ffd08000 {
			cpu1-start-addr = <0xffd080c4>;
		};

		usb1: usb@ffb40000 {
			status = "okay";
		};

		watchdog0: wd@ffd02000 {
			status = "okay";
		};
	};
};

&gmac1 {
	phy-mode = "rgmii";
	snps,phy-addr = <0xffffffff>; /* probe for phy addr */
	rxd0-skew-ps = <0>;
	rxd0-skew-ps = <0>;
	rxd1-skew-ps = <0>;
	rxd2-skew-ps = <0>;
	rxd3-skew-ps = <0>;
	txen-skew-ps = <0>;
	txc-skew-ps = <2600>;
	rxdv-skew-ps = <0>;
	rxc-skew-ps = <2000>;
	snps,max-mtu = <3800>;
	status = "okay";
};
