From 19ff4453f92b2c96b50002cc6882779cdde3770b Mon Sep 17 00:00:00 2001
From: Chandrakala Chavva <cchavva@caviumnetworks.com>
Date: Fri, 13 Nov 2015 14:41:37 -0800
Subject: [PATCH 970/974] XHCI:OCTEON: Fix ref_clk_fsel for XHCI driver

Signed-off-by: Chandrakala Chavva <cchavva@caviumnetworks.com>
[Original patch taken from Cavium SDK 3.1.2-568]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 drivers/usb/host/xhci-octeon.c | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/drivers/usb/host/xhci-octeon.c b/drivers/usb/host/xhci-octeon.c
index 932430f..8c83535 100644
--- a/drivers/usb/host/xhci-octeon.c
+++ b/drivers/usb/host/xhci-octeon.c
@@ -217,7 +217,7 @@ static int octeon3_usb_clocks_start(struct device *dev, u64 base)
 
 	/* Step 6a-6d & 7: Reference clock configuration */
 	uctl_ctl.u64 = cvmx_read_csr(uctl_ctl_reg);
-	uctl_ctl.s.ssc_en =0;
+	uctl_ctl.s.ssc_en = 1;
 	uctl_ctl.s.ref_ssp_en = 1;
 	uctl_ctl.s.ref_clk_sel = ref_clk_sel;
 	uctl_ctl.s.ref_clk_fsel = 0x07;
@@ -229,6 +229,8 @@ static int octeon3_usb_clocks_start(struct device *dev, u64 base)
 		/* Fall through */
 	case 100000000:
 		mpll_mul = 0x19;
+		if (ref_clk_sel < 2)
+			uctl_ctl.s.ref_clk_fsel = 0x27;
 		break;
 	case 50000000:
 		mpll_mul = 0x32;
-- 
2.6.2

