# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SCS_ST.srcs/sources_1/ip/SCS_CT_CTR/sim/SCS_CT_CTR.vhd" \
"../../../../SCS_ST.srcs/sources_1/new/SCS_ST.vhd" \
"../../../../SCS_ST.srcs/sources_1/imports/new/TT_CDELAY.vhd" \
"../../../../SCS_ST.srcs/sim_1/new/SCS_ST_TB.vhd" \

# Do not sort compile order
nosort
