#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct  4 00:33:48 2023
# Process ID: 44987
# Current directory: /home/ubuntu/SOC_Design/course-lab_2
# Command line: vivado
# Log file: /home/ubuntu/SOC_Design/course-lab_2/vivado.log
# Journal file: /home/ubuntu/SOC_Design/course-lab_2/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2495.998 MHz, CPU Physical cores: 2, Host memory: 16766 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/ubuntu/SOC_Design/course-lab_2/project_1 -part xc7z020clg400-1
set_property  ip_repo_paths  /home/ubuntu/SOC_Design/course-lab_2/hsp_ip [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property board_part xilinx.com:kv260_som:part0:1.3 [current_project]
reset_property board_connections [get_projects project_1]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/ubuntu/SOC_Design/course-lab_2/hsp_ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0
endgroup
