INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_2OR/project_2OR.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_2OR/project_2OR.srcs/sim_1/new/or_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_2OR/project_2OR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
