Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Dec  1 08:30:34 2018
| Host         : TheShell running 64-bit unknown
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     10 |            1 |
|     11 |            1 |
|     15 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+--------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------+---------------+--------------------------+------------------+----------------+
|  display/CLK_DIV/out[0] |               |                          |                1 |              2 |
|  CLK_IBUF_BUFG          | MULT/FSM/NS   | MULT/FSM/data_out_reg[8] |                1 |              4 |
|  CLK_IBUF_BUFG          | MULT/FSM/E[0] | MULT/FSM/AR[0]           |                3 |             10 |
|  CLK_IBUF_BUFG          | MULT/FSM/NS   |                          |                4 |             11 |
|  CLK_IBUF_BUFG          |               |                          |                5 |             15 |
+-------------------------+---------------+--------------------------+------------------+----------------+


