#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Apr 19 05:43:11 2020
# Process ID: 884
# Current directory: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.runs/synth_1
# Command line: vivado.exe -log stopwatch.vds -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl
# Log file: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.runs/synth_1/stopwatch.vds
# Journal file: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 274.594 ; gain = 67.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/stopwatch.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/clock_generator.v:3]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (1#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/clock_generator.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce_circuit' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/debounce_circuit.v:3]
INFO: [Synth 8-256] done synthesizing module 'debounce_circuit' (2#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/debounce_circuit.v:3]
INFO: [Synth 8-638] synthesizing module 'one_pulse' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/one_pulse.v:3]
INFO: [Synth 8-256] done synthesizing module 'one_pulse' (3#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/one_pulse.v:3]
INFO: [Synth 8-638] synthesizing module 'fsm_mode' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/fsm_mode.v:3]
INFO: [Synth 8-256] done synthesizing module 'fsm_mode' (4#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/fsm_mode.v:3]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/fsm.v:3]
INFO: [Synth 8-256] done synthesizing module 'fsm' (5#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/fsm.v:3]
INFO: [Synth 8-638] synthesizing module 'downcounter_2d' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/downcounter_2d.v:3]
INFO: [Synth 8-638] synthesizing module 'downcounter' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/downcounter.v:3]
WARNING: [Synth 8-5788] Register value_reg in module downcounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/downcounter.v:55]
INFO: [Synth 8-256] done synthesizing module 'downcounter' (6#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/downcounter.v:3]
INFO: [Synth 8-256] done synthesizing module 'downcounter_2d' (7#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/downcounter_2d.v:3]
INFO: [Synth 8-638] synthesizing module 'all_led' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/all_led.v:3]
INFO: [Synth 8-256] done synthesizing module 'all_led' (8#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/all_led.v:3]
INFO: [Synth 8-638] synthesizing module 'scan_ctl' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/scan_ctl.v:23]
WARNING: [Synth 8-567] referenced signal 'in3' should be on the sensitivity list [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/scan_ctl.v:22]
WARNING: [Synth 8-567] referenced signal 'in2' should be on the sensitivity list [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/scan_ctl.v:22]
WARNING: [Synth 8-567] referenced signal 'in1' should be on the sensitivity list [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/scan_ctl.v:22]
WARNING: [Synth 8-567] referenced signal 'in0' should be on the sensitivity list [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/scan_ctl.v:22]
INFO: [Synth 8-256] done synthesizing module 'scan_ctl' (9#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display' (10#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (11#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/stopwatch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 310.984 ; gain = 104.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 310.984 ; gain = 104.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/constrs_1/new/stopwatch.xdc]
Finished Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/constrs_1/new/stopwatch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/constrs_1/new/stopwatch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 595.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_100_next" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1_next" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pb_debounced_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'count_enable_reg' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/fsm.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'rst_reg' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/fsm.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'rst_init_reg' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab5_3_105033110_ver1/lab5_3_105033110_ver1.srcs/sources_1/new/fsm.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module debounce_circuit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fsm_mode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scan_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U_CG/clk_100_next" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_CG/clk_1_next" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design stopwatch has port segs[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 595.609 ; gain = 388.859

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 595.609 ; gain = 388.859

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 595.609 ; gain = 388.859

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    69|
|4     |LUT2   |    60|
|5     |LUT3   |    12|
|6     |LUT4   |    24|
|7     |LUT5   |    16|
|8     |LUT6   |    17|
|9     |FDCE   |    90|
|10    |FDPE   |     3|
|11    |FDRE   |     6|
|12    |LD     |     3|
|13    |LDC    |     2|
|14    |IBUF   |     3|
|15    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   352|
|2     |  U_CG   |clock_generator  |   228|
|3     |  U_DC   |debounce_circuit |     7|
|4     |  U_FM   |fsm_mode         |     2|
|5     |  U_FSM  |fsm              |    19|
|6     |  U_OP   |one_pulse        |     5|
|7     |  U_sw   |downcounter_2d   |    59|
|8     |    Udc0 |downcounter      |    26|
|9     |    Udc1 |downcounter_0    |    18|
|10    |    Udc2 |downcounter_1    |    15|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.609 ; gain = 388.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 595.609 ; gain = 104.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 595.609 ; gain = 388.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 595.609 ; gain = 388.859
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 595.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 05:43:41 2020...
