#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 15:36:50 2021
# Process ID: 130568
# Current directory: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/top.vds
# Journal file: D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 129356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1002.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-638] synthesizing module 'tire_diameter' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/tire_diameter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'tire_diameter' (1#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/tire_diameter.vhd:16]
INFO: [Synth 8-638] synthesizing module 'cycle' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/cycle.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'cycle' (2#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/cycle.vhd:17]
INFO: [Synth 8-638] synthesizing module 'count_1sec' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/count_1sec.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'count_1sec' (3#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/count_1sec.vhd:17]
INFO: [Synth 8-638] synthesizing module 'speed_cur' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_cur.vhd:25]
WARNING: [Synth 8-614] signal 'tire_diameter_i' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_cur.vhd:44]
WARNING: [Synth 8-614] signal 'cycle_temp' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_cur.vhd:44]
WARNING: [Synth 8-614] signal 's_cnt_cycles' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_cur.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'speed_cur' (4#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_cur.vhd:25]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits_speed_cur' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/driver_7seg_4digits_speed_cur.vhd:34]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/clock_enable.vhd:30]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (5#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/clock_enable.vhd:30]
INFO: [Synth 8-638] synthesizing module 'cnt_up' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/cnt_up.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up' (6#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/cnt_up.vhd:28]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/hex_7seg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (7#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/hex_7seg.vhd:17]
WARNING: [Synth 8-614] signal 'dp' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/driver_7seg_4digits_speed_cur.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits_speed_cur' (8#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/driver_7seg_4digits_speed_cur.vhd:34]
INFO: [Synth 8-638] synthesizing module 'time_trip' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/time_trip.vhd:49]
WARNING: [Synth 8-614] signal 's_cnt_enable' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/time_trip.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'time_trip' (9#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/time_trip.vhd:49]
INFO: [Synth 8-638] synthesizing module 'distance' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/distance.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'distance' (10#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/distance.vhd:29]
INFO: [Synth 8-638] synthesizing module 'speed_avg' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd:48]
WARNING: [Synth 8-614] signal 's_cnt4' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd:70]
WARNING: [Synth 8-614] signal 's_cnt3' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd:70]
WARNING: [Synth 8-614] signal 's_cnt2' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd:70]
WARNING: [Synth 8-614] signal 's_cnt1' is read in the process but is not in the sensitivity list [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'speed_avg' (11#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/speed_avg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits_mode' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/driver_7seg_4digits_mode.vhd:38]
INFO: [Synth 8-638] synthesizing module 'cnt_up_mode' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/cnt_up_mode.vhd:28]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_mode' (12#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/cnt_up_mode.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits_mode' (13#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/driver_7seg_4digits_mode.vhd:38]
INFO: [Synth 8-638] synthesizing module 'derailleur' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/derailleur.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'derailleur' (14#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/derailleur.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/top.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.164 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1002.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1/new/const_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'hall_sens_i_IBUF'. [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1/new/const_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1/new/const_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1/new/const_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/constrs_1/new/const_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1016.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1016.410 ; gain = 14.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1016.410 ; gain = 14.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1016.410 ; gain = 14.246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'derailleur'
WARNING: [Synth 8-327] inferring latch for variable 's_enable_reg' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/time_trip.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 's_cnt_enable_reg' [D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.srcs/sources_1/new/time_trip.vhd:73]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     two |                              001 |                               01
                   three |                              010 |                               10
                     one |                              100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'one-hot' in module 'derailleur'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1016.410 ; gain = 14.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 21    
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               31 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 24    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Multipliers : 
	              10x30  Multipliers := 1     
	              22x31  Multipliers := 1     
	               8x31  Multipliers := 1     
	               6x31  Multipliers := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   8 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 9     
	   9 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP first2displays2, operation Mode is: (A:0x1e8480)*B.
DSP Report: operator first2displays2 is absorbed into DSP first2displays2.
DSP Report: operator first2displays2 is absorbed into DSP first2displays2.
DSP Report: Generating DSP first2displays2, operation Mode is: (PCIN>>17)+A*(B:0x480).
DSP Report: operator first2displays2 is absorbed into DSP first2displays2.
DSP Report: operator first2displays2 is absorbed into DSP first2displays2.
DSP Report: Generating DSP calculation2, operation Mode is: A2*(B:0x3c).
DSP Report: register s_cnt_cycles_reg is absorbed into DSP calculation2.
DSP Report: operator calculation2 is absorbed into DSP calculation2.
DSP Report: Generating DSP calculation1, operation Mode is: A*B.
DSP Report: operator calculation1 is absorbed into DSP calculation1.
DSP Report: Generating DSP calculation1, operation Mode is: (A:0x1e8480)*B.
DSP Report: operator calculation1 is absorbed into DSP calculation1.
DSP Report: operator calculation1 is absorbed into DSP calculation1.
DSP Report: Generating DSP calculation1, operation Mode is: (PCIN>>17)+(A:0x1e8480)*B.
DSP Report: operator calculation1 is absorbed into DSP calculation1.
DSP Report: operator calculation1 is absorbed into DSP calculation1.
DSP Report: Generating DSP s_distance0, operation Mode is: A*(B:0x64).
DSP Report: operator s_distance0 is absorbed into DSP s_distance0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1016.410 ; gain = 14.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|speed_cur   | (A:0x1e8480)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|speed_cur   | (PCIN>>17)+A*(B:0x480)    | 15     | 12     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|speed_cur   | A2*(B:0x3c)               | 12     | 6      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|speed_cur   | A*B                       | 19     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|speed_cur   | (A:0x1e8480)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|speed_cur   | (PCIN>>17)+(A:0x1e8480)*B | 22     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|speed_avg   | A*(B:0x64)                | 19     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1046.656 ; gain = 44.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1047.699 ; gain = 45.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.793 ; gain = 64.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1079.238 ; gain = 77.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1079.238 ; gain = 77.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1079.238 ; gain = 77.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1079.238 ; gain = 77.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1079.238 ; gain = 77.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1079.238 ; gain = 77.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   158|
|3     |DSP48E1 |     7|
|6     |LUT1    |   113|
|7     |LUT2    |   184|
|8     |LUT3    |   137|
|9     |LUT4    |   349|
|10    |LUT5    |    57|
|11    |LUT6    |    85|
|12    |FDRE    |   533|
|13    |FDSE    |     2|
|14    |LD      |     5|
|15    |IBUF    |     8|
|16    |OBUF    |    31|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1079.238 ; gain = 77.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1079.238 ; gain = 62.828
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.238 ; gain = 77.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1079.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1079.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1079.238 ; gain = 77.074
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Programy/VUT/XILINX/Workspace/Projekt/Console/Console.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  4 15:37:32 2021...
