{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 11:43:19 2015 " "Info: Processing started: Fri Nov 20 11:43:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trabalho_VHDL -c Trabalho_VHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Trabalho_VHDL -c Trabalho_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dht11_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_INTERFACE-BEHAVIOR " "Info: Found design unit 1: DHT11_INTERFACE-BEHAVIOR" {  } { { "dht11_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/dht11_interface.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_INTERFACE " "Info: Found entity 1: DHT11_INTERFACE" {  } { { "dht11_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/dht11_interface.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops.vhd 10 5 " "Info: Found 10 design units, including 5 entities, in source file flip_flops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_sr_a-behavior " "Info: Found design unit 1: flip_flop_sr_a-behavior" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 flip_flop_jk_a-behavior " "Info: Found design unit 2: flip_flop_jk_a-behavior" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 flip_flop_sr_b-behavior " "Info: Found design unit 3: flip_flop_sr_b-behavior" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 flip_flop_jk_b-behavior " "Info: Found design unit 4: flip_flop_jk_b-behavior" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 104 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 flip_flop_d-behavior " "Info: Found design unit 5: flip_flop_d-behavior" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 141 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_sr_a " "Info: Found entity 1: flip_flop_sr_a" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop_jk_a " "Info: Found entity 2: flip_flop_jk_a" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 flip_flop_sr_b " "Info: Found entity 3: flip_flop_sr_b" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 flip_flop_jk_b " "Info: Found entity 4: flip_flop_jk_b" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 flip_flop_d " "Info: Found entity 5: flip_flop_d" {  } { { "flip_flops.vhd" "" { Text "D:/AFFLz/Trabalho ISL/flip_flops.vhd" 135 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portas_basicas.vhd 26 13 " "Info: Found 26 design units, including 13 entities, in source file portas_basicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-data_flow " "Info: Found design unit 1: not_1-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_2-data_flow " "Info: Found design unit 2: and_2-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor_2-data_flow " "Info: Found design unit 3: xor_2-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 or_2-data_flow " "Info: Found design unit 4: or_2-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 nand_2-data_flow " "Info: Found design unit 5: nand_2-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 xnor_2-data_flow " "Info: Found design unit 6: xnor_2-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 98 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_2-data_flow " "Info: Found design unit 7: nor_2-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 113 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 and_3-data_flow " "Info: Found design unit 8: and_3-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 xor_3-data_flow " "Info: Found design unit 9: xor_3-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 150 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 or_3-data_flow " "Info: Found design unit 10: or_3-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 166 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 nand_3-data_flow " "Info: Found design unit 11: nand_3-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 182 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 xnor_3-data_flow " "Info: Found design unit 12: xnor_3-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 197 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 nor_3-data_flow " "Info: Found design unit 13: nor_3-data_flow" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 212 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Info: Found entity 1: not_1" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 and_2 " "Info: Found entity 2: and_2" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 xor_2 " "Info: Found entity 3: xor_2" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 or_2 " "Info: Found entity 4: or_2" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nand_2 " "Info: Found entity 5: nand_2" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 xnor_2 " "Info: Found entity 6: xnor_2" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 93 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nor_2 " "Info: Found entity 7: nor_2" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 and_3 " "Info: Found entity 8: and_3" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 129 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 xor_3 " "Info: Found entity 9: xor_3" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 145 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 or_3 " "Info: Found entity 10: or_3" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 nand_3 " "Info: Found entity 11: nand_3" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 xnor_3 " "Info: Found entity 12: xnor_3" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 192 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 nor_3 " "Info: Found entity 13: nor_3" {  } { { "portas_basicas.vhd" "" { Text "D:/AFFLz/Trabalho ISL/portas_basicas.vhd" 207 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "praticano_vhdl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file praticano_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 praticano_VHDL " "Info: Found design unit 1: praticano_VHDL" {  } { { "Praticano_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Praticano_VHDL.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadores.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file somadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Info: Found design unit 1: half_adder-structural" {  } { { "somadores.vhd" "" { Text "D:/AFFLz/Trabalho ISL/somadores.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-structural " "Info: Found design unit 2: full_adder-structural" {  } { { "somadores.vhd" "" { Text "D:/AFFLz/Trabalho ISL/somadores.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "somadores.vhd" "" { Text "D:/AFFLz/Trabalho ISL/somadores.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "somadores.vhd" "" { Text "D:/AFFLz/Trabalho ISL/somadores.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file trabalho_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trabalho_VHDL-arch " "Info: Found design unit 1: Trabalho_VHDL-arch" {  } { { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Trabalho_VHDL " "Info: Found entity 1: Trabalho_VHDL" {  } { { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_INTERFACE-ADC_CONT " "Info: Found design unit 1: ADC_INTERFACE-ADC_CONT" {  } { { "adc_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/adc_interface.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC_INTERFACE " "Info: Found entity 1: ADC_INTERFACE" {  } { { "adc_interface.vhd" "" { Text "D:/AFFLz/Trabalho ISL/adc_interface.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_modulador_pulsos.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file conversor_modulador_pulsos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_modulador_pulsos-behavior " "Info: Found design unit 1: conversor_modulador_pulsos-behavior" {  } { { "conversor_modulador_pulsos.vhd" "" { Text "D:/AFFLz/Trabalho ISL/conversor_modulador_pulsos.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conversor_modulador_pulsos " "Info: Found entity 1: conversor_modulador_pulsos" {  } { { "conversor_modulador_pulsos.vhd" "" { Text "D:/AFFLz/Trabalho ISL/conversor_modulador_pulsos.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scale_change.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scale_change.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scale_change-arch " "Info: Found design unit 1: Scale_change-arch" {  } { { "scale_change.vhd" "" { Text "D:/AFFLz/Trabalho ISL/scale_change.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Scale_change " "Info: Found entity 1: Scale_change" {  } { { "scale_change.vhd" "" { Text "D:/AFFLz/Trabalho ISL/scale_change.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_pulse_mod.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file auto_pulse_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUTO_PULSE_MOD-behavior " "Info: Found design unit 1: AUTO_PULSE_MOD-behavior" {  } { { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AUTO_PULSE_MOD " "Info: Found entity 1: AUTO_PULSE_MOD" {  } { { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacote.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file pacote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacote " "Info: Found design unit 1: pacote" {  } { { "pacote.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pacote.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_press.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file button_press.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTTON_PRESS-behavior " "Info: Found design unit 1: BUTTON_PRESS-behavior" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BUTTON_PRESS " "Info: Found entity 1: BUTTON_PRESS" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_clk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contador_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_clk-arch " "Info: Found design unit 1: contador_clk-arch" {  } { { "contador_clk.vhd" "" { Text "D:/AFFLz/Trabalho ISL/contador_clk.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador_clk " "Info: Found entity 1: contador_clk" {  } { { "contador_clk.vhd" "" { Text "D:/AFFLz/Trabalho ISL/contador_clk.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-behavior " "Info: Found design unit 1: PWM-behavior" {  } { { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info: Found entity 1: PWM" {  } { { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtro_digital.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file filtro_digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filtro_digital-behavior " "Info: Found design unit 1: filtro_digital-behavior" {  } { { "filtro_digital.vhd" "" { Text "D:/AFFLz/Trabalho ISL/filtro_digital.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 filtro_digital " "Info: Found entity 1: filtro_digital" {  } { { "filtro_digital.vhd" "" { Text "D:/AFFLz/Trabalho ISL/filtro_digital.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trabalho_VHDL " "Info: Elaborating entity \"Trabalho_VHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_clk contador_clk:ISL1 " "Info: Elaborating entity \"contador_clk\" for hierarchy \"contador_clk:ISL1\"" {  } { { "Trabalho_VHDL.vhd" "ISL1" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUTTON_PRESS BUTTON_PRESS:BTP1 " "Info: Elaborating entity \"BUTTON_PRESS\" for hierarchy \"BUTTON_PRESS:BTP1\"" {  } { { "Trabalho_VHDL.vhd" "BTP1" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_INTERFACE ADC_INTERFACE:ADC1 " "Info: Elaborating entity \"ADC_INTERFACE\" for hierarchy \"ADC_INTERFACE:ADC1\"" {  } { { "Trabalho_VHDL.vhd" "ADC1" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_PULSE_MOD AUTO_PULSE_MOD:APM1 " "Info: Elaborating entity \"AUTO_PULSE_MOD\" for hierarchy \"AUTO_PULSE_MOD:APM1\"" {  } { { "Trabalho_VHDL.vhd" "APM1" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWM1 " "Info: Elaborating entity \"PWM\" for hierarchy \"PWM:PWM1\"" {  } { { "Trabalho_VHDL.vhd" "PWM1" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "AUTO_PULSE_MOD:APM1\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AUTO_PULSE_MOD:APM1\|Mult0\"" {  } { { "auto_pulse_mod.vhd" "Mult0" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Info: Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Info: Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Info: Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|altshift:external_latency_ffs AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"AUTO_PULSE_MOD:APM1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_CSN GND " "Warning (13410): Pin \"ADC_CSN\" is stuck at GND" {  } { { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_SHDN VCC " "Warning (13410): Pin \"ADC_SHDN\" is stuck at VCC" {  } { { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 1 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Info: Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "377 " "Info: Implemented 377 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 11:43:23 2015 " "Info: Processing ended: Fri Nov 20 11:43:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
