# compile vhdl design source files
vhdl work  \
"../../../../FEB_test.srcs/sources_1/new/Proj_Def.vhd" \
"../../../../FEB_test.srcs/sources_1/new/FEB.vhd" \
"../../../../FEB_test.srcs/sim_1/new/Testbench.vhd" \

# Do not sort compile order
nosort
