v 20201216 2
C 2900 1300 1 0 0 not.sym
{
T 3250 1600 5 10 1 1 0 4 1
refdes=I
}
C 4600 1200 1 0 0 nor.sym
{
T 5000 1700 5 10 1 1 0 4 1
refdes=P
}
C 4600 2700 1 0 0 nor.sym
{
T 5000 3200 5 10 1 1 0 4 1
refdes=N
}
C 2300 1500 1 0 0 in-1.sym
{
T 2300 1800 5 10 0 0 0 0 1
device=INPUT
T 2300 1600 5 10 1 1 0 7 1
refdes=B
T 2300 2000 5 10 0 0 0 0 1
footprint=anchor
}
C 4000 3200 1 0 0 in-1.sym
{
T 4000 3500 5 10 0 0 0 0 1
device=INPUT
T 4000 3300 5 10 1 1 0 7 1
refdes=A
T 4000 3700 5 10 0 0 0 0 1
footprint=anchor
}
C 4000 1700 1 0 0 in-1.sym
{
T 4000 2000 5 10 0 0 0 0 1
device=INPUT
T 4000 1800 5 10 1 1 0 7 1
refdes=A#
T 4000 2200 5 10 0 0 0 0 1
footprint=anchor
}
C 2300 3600 1 0 0 in-1.sym
{
T 2300 3900 5 10 0 0 0 0 1
device=INPUT
T 2300 3700 5 10 1 1 0 7 1
refdes=Vdd
T 2300 4100 5 10 0 0 0 0 1
footprint=anchor
}
C 2300 1100 1 0 0 in-1.sym
{
T 2300 1400 5 10 0 0 0 0 1
device=INPUT
T 2300 1200 5 10 1 1 0 7 1
refdes=GND
T 2300 1600 5 10 0 0 0 0 1
footprint=anchor
}
C 5400 3100 1 0 0 out-1.sym
{
T 5400 3400 5 10 0 0 0 0 1
device=OUTPUT
T 6000 3200 5 10 1 1 0 1 1
refdes=Q#
T 5400 3600 5 10 0 0 0 0 1
footprint=anchor
}
C 5400 1600 1 0 0 out-1.sym
{
T 5400 1900 5 10 0 0 0 0 1
device=OUTPUT
T 6000 1700 5 10 1 1 0 1 1
refdes=C
T 5400 2100 5 10 0 0 0 0 1
footprint=anchor
}
C 2700 3700 1 0 0 vdd-1.sym
C 4700 3700 1 0 0 vdd-1.sym
C 4700 2200 1 0 0 vdd-1.sym
C 3100 1900 1 0 0 vdd-1.sym
C 4800 900 1 0 0 gnd-1.sym
C 2800 900 1 0 0 gnd-1.sym
C 3200 900 1 0 0 gnd-1.sym
N 3700 1600 4600 1600 4
N 2900 1600 2900 3100 4
N 2900 3100 4600 3100 4
N 3300 1200 3300 1300 4
N 4900 2700 5400 2700 4
N 5400 2700 5400 1700 4
