#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Sep 29 08:16:31 2024
# Process ID: 19216
# Current directory: c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex
# Command line: vivado.exe -notrace -source c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex/project_3/project_3.gen/sources_1/ip/gtwizard_0_gtpe2/gtwizard_0_gtpe2_ex.tcl
# Log file: c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/vivado.log
# Journal file: c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex/project_3/project_3.gen/sources_1/ip/gtwizard_0_gtpe2/gtwizard_0_gtpe2_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.988 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'gtwizard_0_gtpe2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'gtwizard_0_gtpe2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'gtwizard_0_gtpe2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'gtwizard_0_gtpe2'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/set_top.tcl
INFO: [open_example_project] Sourcing extension script: gtwizard_0_gtpe2/tcl/xci.tcl
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.gen/sources_1/ip/ila_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
update_compile_order: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.988 ; gain = 0.000
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/xsim/gtwizard_0_gtpe2.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/xsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/modelsim/gtwizard_0_gtpe2.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/modelsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/questa/gtwizard_0_gtpe2.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/questa/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/ies/gtwizard_0_gtpe2.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/ies/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/vcs/gtwizard_0_gtpe2.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/vcs/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/riviera/gtwizard_0_gtpe2.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/riviera/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/activehdl/gtwizard_0_gtpe2.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/activehdl/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/xcelium/gtwizard_0_gtpe2.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/gtwizard_0_gtpe2/xcelium/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/vio_0/xsim/vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/vio_0/modelsim/vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/vio_0/questa/vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/vio_0/ies/vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/vio_0/vcs/vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/vio_0/riviera/vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/vio_0/activehdl/vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/vio_0/xcelium/vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_0/xsim/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_0/questa/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_0/ies/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_0/vcs/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_0/riviera/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_0/xcelium/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_1/xsim/ila_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_1/modelsim/ila_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_1/questa/ila_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_1/ies/ila_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_1/vcs/ila_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_1/riviera/ila_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_1/activehdl/ila_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.ip_user_files/sim_scripts/ila_1/xcelium/ila_1.sh'
export_ip_user_files: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1039.250 ; gain = 17.262
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.srcs/sources_1/ip/gtwizard_0_gtpe2/gtwizard_0_gtpe2.xci' is already up-to-date
[Sun Sep 29 08:22:10 2024] Launched vio_0_synth_1, ila_0_synth_1, ila_1_synth_1, synth_1...
Run output will be captured here:
vio_0_synth_1: c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.runs/vio_0_synth_1/runme.log
ila_0_synth_1: c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.runs/ila_0_synth_1/runme.log
ila_1_synth_1: c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.runs/ila_1_synth_1/runme.log
synth_1: c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.runs/synth_1/runme.log
[Sun Sep 29 08:22:11 2024] Launched impl_1...
Run output will be captured here: c:/Users/ilpes/Desktop/Didattica2023/drp_master_ex_fromscratch/gtwizard_0_gtpe2_ex/gtwizard_0_gtpe2_ex.runs/impl_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 29 08:31:33 2024...
