Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov  4 12:17:17 2023
| Host         : Simulacion18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (584)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3743)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (584)
--------------------------
 There are 584 register/latch pins with no clock driven by root clock pin: divisor/signal_count_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3743)
---------------------------------------------------
 There are 3743 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.664        0.000                      0                   44        0.252        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.664        0.000                      0                   44        0.252        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.924ns (21.182%)  route 3.438ns (78.818%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.553     5.074    divisor/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  divisor/signal_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  divisor/signal_count_reg[22]/Q
                         net (fo=1, routed)           1.739     7.269    divisor_counter[22]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.365 r  divisor_counter_BUFG[22]_inst/O
                         net (fo=585, routed)         1.699     9.065    divisor/S[0]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     9.437 r  divisor/signal_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.437    divisor/signal_count_reg[20]_i_1_n_5
    SLICE_X35Y18         FDCE                                         r  divisor/signal_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.434    14.775    divisor/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  divisor/signal_count_reg[22]/C
                         clock pessimism              0.299    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X35Y18         FDCE (Setup_fdce_C_D)        0.062    15.101    divisor/signal_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.559     5.080    divisor/clk_IBUF_BUFG
    SLICE_X35Y13         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    divisor/signal_count_reg_n_0_[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divisor/signal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divisor/signal_count_reg[16]_i_1_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 r  divisor/signal_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.481    divisor/signal_count_reg[20]_i_1_n_6
    SLICE_X35Y18         FDCE                                         r  divisor/signal_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.434    14.775    divisor/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  divisor/signal_count_reg[21]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y18         FDCE (Setup_fdce_C_D)        0.062    15.077    divisor/signal_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y13         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.490 r  U_SEVSEG/U2/currentCount_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.490    U_SEVSEG/U2/currentCount_reg[20]_i_1_n_7
    SLICE_X56Y18         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.443    14.784    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y18         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[20]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.109    15.131    U_SEVSEG/U2/currentCount_reg[20]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y13         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.477 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.477    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_6
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[17]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)        0.109    15.133    U_SEVSEG/U2/currentCount_reg[17]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y13         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.469 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.469    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_4
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[19]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)        0.109    15.133    U_SEVSEG/U2/currentCount_reg[19]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.559     5.080    divisor/clk_IBUF_BUFG
    SLICE_X35Y13         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    divisor/signal_count_reg_n_0_[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  divisor/signal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    divisor/signal_count_reg[16]_i_1_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.370 r  divisor/signal_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.370    divisor/signal_count_reg[20]_i_1_n_7
    SLICE_X35Y18         FDCE                                         r  divisor/signal_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.434    14.775    divisor/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  divisor/signal_count_reg[20]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y18         FDCE (Setup_fdce_C_D)        0.062    15.077    divisor/signal_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.559     5.080    divisor/clk_IBUF_BUFG
    SLICE_X35Y13         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    divisor/signal_count_reg_n_0_[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.367 r  divisor/signal_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.367    divisor/signal_count_reg[16]_i_1_n_6
    SLICE_X35Y17         FDCE                                         r  divisor/signal_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.436    14.777    divisor/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  divisor/signal_count_reg[17]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y17         FDCE (Setup_fdce_C_D)        0.062    15.079    divisor/signal_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 divisor/signal_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.559     5.080    divisor/clk_IBUF_BUFG
    SLICE_X35Y13         FDCE                                         r  divisor/signal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  divisor/signal_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    divisor/signal_count_reg_n_0_[1]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  divisor/signal_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    divisor/signal_count_reg[0]_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  divisor/signal_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    divisor/signal_count_reg[4]_i_1_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  divisor/signal_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    divisor/signal_count_reg[8]_i_1_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  divisor/signal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    divisor/signal_count_reg[12]_i_1_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.346 r  divisor/signal_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.346    divisor/signal_count_reg[16]_i_1_n_4
    SLICE_X35Y17         FDCE                                         r  divisor/signal_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.436    14.777    divisor/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  divisor/signal_count_reg[19]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y17         FDCE (Setup_fdce_C_D)        0.062    15.079    divisor/signal_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y13         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.393 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.393    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_5
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)        0.109    15.133    U_SEVSEG/U2/currentCount_reg[18]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y13         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.541     6.146    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.803 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.373 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.373    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_7
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)        0.109    15.133    U_SEVSEG/U2/currentCount_reg[16]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    divisor/clk_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  divisor/signal_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  divisor/signal_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.689    divisor/signal_count_reg_n_0_[15]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  divisor/signal_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    divisor/signal_count_reg[12]_i_1_n_4
    SLICE_X35Y16         FDCE                                         r  divisor/signal_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.824     1.951    divisor/clk_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  divisor/signal_count_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y16         FDCE (Hold_fdce_C_D)         0.105     1.545    divisor/signal_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.556     1.439    divisor/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  divisor/signal_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  divisor/signal_count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.688    divisor/signal_count_reg_n_0_[19]
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  divisor/signal_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    divisor/signal_count_reg[16]_i_1_n_4
    SLICE_X35Y17         FDCE                                         r  divisor/signal_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.823     1.950    divisor/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  divisor/signal_count_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)         0.105     1.544    divisor/signal_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.558     1.441    divisor/clk_IBUF_BUFG
    SLICE_X35Y13         FDCE                                         r  divisor/signal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  divisor/signal_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.690    divisor/signal_count_reg_n_0_[3]
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  divisor/signal_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    divisor/signal_count_reg[0]_i_1_n_4
    SLICE_X35Y13         FDCE                                         r  divisor/signal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.826     1.953    divisor/clk_IBUF_BUFG
    SLICE_X35Y13         FDCE                                         r  divisor/signal_count_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y13         FDCE (Hold_fdce_C_D)         0.105     1.546    divisor/signal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.558     1.441    divisor/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  divisor/signal_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  divisor/signal_count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.690    divisor/signal_count_reg_n_0_[7]
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  divisor/signal_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    divisor/signal_count_reg[4]_i_1_n_4
    SLICE_X35Y14         FDCE                                         r  divisor/signal_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.826     1.953    divisor/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  divisor/signal_count_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y14         FDCE (Hold_fdce_C_D)         0.105     1.546    divisor/signal_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.558     1.441    divisor/clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  divisor/signal_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  divisor/signal_count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.690    divisor/signal_count_reg_n_0_[11]
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  divisor/signal_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    divisor/signal_count_reg[8]_i_1_n_4
    SLICE_X35Y15         FDCE                                         r  divisor/signal_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.825     1.952    divisor/clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  divisor/signal_count_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y15         FDCE (Hold_fdce_C_D)         0.105     1.546    divisor/signal_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_SEVSEG/U2/currentCount_reg[18]/Q
                         net (fo=1, routed)           0.114     1.724    U_SEVSEG/U2/currentCount_reg_n_0_[18]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_5
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.829     1.956    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.134     1.579    U_SEVSEG/U2/currentCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.447    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y14         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_SEVSEG/U2/currentCount_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    U_SEVSEG/U2/currentCount_reg_n_0_[6]
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_5
    SLICE_X56Y14         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y14         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[6]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y14         FDCE (Hold_fdce_C_D)         0.134     1.581    U_SEVSEG/U2/currentCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.447    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y15         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_SEVSEG/U2/currentCount_reg[10]/Q
                         net (fo=1, routed)           0.114     1.726    U_SEVSEG/U2/currentCount_reg_n_0_[10]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_5
    SLICE_X56Y15         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y15         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[10]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X56Y15         FDCE (Hold_fdce_C_D)         0.134     1.581    U_SEVSEG/U2/currentCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U_SEVSEG/U2/currentCount_reg[14]/Q
                         net (fo=1, routed)           0.114     1.725    U_SEVSEG/U2/currentCount_reg_n_0_[14]
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_5
    SLICE_X56Y16         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X56Y16         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[14]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.134     1.580    U_SEVSEG/U2/currentCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    divisor/clk_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  divisor/signal_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  divisor/signal_count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.686    divisor/signal_count_reg_n_0_[12]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  divisor/signal_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    divisor/signal_count_reg[12]_i_1_n_7
    SLICE_X35Y16         FDCE                                         r  divisor/signal_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.824     1.951    divisor/clk_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  divisor/signal_count_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y16         FDCE (Hold_fdce_C_D)         0.105     1.545    divisor/signal_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   U_SEVSEG/U2/currentCount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   U_SEVSEG/U2/currentCount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   U_SEVSEG/U2/currentCount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U_SEVSEG/U2/currentCount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U_SEVSEG/U2/currentCount_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_SEVSEG/U2/currentCount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_SEVSEG/U2/currentCount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_SEVSEG/U2/currentCount_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_SEVSEG/U2/currentCount_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   U_SEVSEG/U2/currentCount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_SEVSEG/U2/currentCount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_SEVSEG/U2/currentCount_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_SEVSEG/U2/currentCount_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_SEVSEG/U2/currentCount_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_SEVSEG/U2/currentCount_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y13   divisor/signal_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y15   divisor/signal_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y15   divisor/signal_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   divisor/signal_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   divisor/signal_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   divisor/signal_count_reg[14]/C



