
tp_sunthese_audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000526c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  080053fc  080053fc  000063fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005538  08005538  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005538  08005538  00006538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005540  08005540  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005540  08005540  00006540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005544  08005544  00006544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005548  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000650  2000005c  080055a4  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006ac  080055a4  000076ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000155be  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003254  00000000  00000000  0001c64a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001278  00000000  00000000  0001f8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e4f  00000000  00000000  00020b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027a28  00000000  00000000  00021967  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f70  00000000  00000000  0004938f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fabcb  00000000  00000000  000602ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015aeca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050d4  00000000  00000000  0015af10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0015ffe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080053e4 	.word	0x080053e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080053e4 	.word	0x080053e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <drv_uart2_receive>:

#include "usart.h"
#include "gpio.h"

uint8_t drv_uart2_receive(char * pData, uint16_t size)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)(pData), size, HAL_MAX_DELAY);
 80005a8:	887a      	ldrh	r2, [r7, #2]
 80005aa:	f04f 33ff 	mov.w	r3, #4294967295
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	4803      	ldr	r0, [pc, #12]	@ (80005c0 <drv_uart2_receive+0x24>)
 80005b2:	f002 ff5c 	bl	800346e <HAL_UART_Receive>

	return 0;	// Life's too short for error management
 80005b6:	2300      	movs	r3, #0
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	20000424 	.word	0x20000424

080005c4 <drv_uart2_transmit>:

uint8_t drv_uart2_transmit(const char * pData, uint16_t size)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	460b      	mov	r3, r1
 80005ce:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80005d0:	887a      	ldrh	r2, [r7, #2]
 80005d2:	f04f 33ff 	mov.w	r3, #4294967295
 80005d6:	6879      	ldr	r1, [r7, #4]
 80005d8:	4803      	ldr	r0, [pc, #12]	@ (80005e8 <drv_uart2_transmit+0x24>)
 80005da:	f002 febf 	bl	800335c <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 80005de:	2300      	movs	r3, #0
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000424 	.word	0x20000424

080005ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000602:	4b2b      	ldr	r3, [pc, #172]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	4a2a      	ldr	r2, [pc, #168]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000608:	f043 0304 	orr.w	r3, r3, #4
 800060c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800060e:	4b28      	ldr	r3, [pc, #160]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000612:	f003 0304 	and.w	r3, r3, #4
 8000616:	613b      	str	r3, [r7, #16]
 8000618:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800061a:	4b25      	ldr	r3, [pc, #148]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061e:	4a24      	ldr	r2, [pc, #144]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000626:	4b22      	ldr	r3, [pc, #136]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000632:	4b1f      	ldr	r3, [pc, #124]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000636:	4a1e      	ldr	r2, [pc, #120]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063e:	4b1c      	ldr	r3, [pc, #112]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	4b19      	ldr	r3, [pc, #100]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	4a18      	ldr	r2, [pc, #96]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000650:	f043 0302 	orr.w	r3, r3, #2
 8000654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000656:	4b16      	ldr	r3, [pc, #88]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	f003 0302 	and.w	r3, r3, #2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2120      	movs	r1, #32
 8000666:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800066a:	f000 fff9 	bl	8001660 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800066e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000672:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000674:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067a:	2300      	movs	r3, #0
 800067c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	4619      	mov	r1, r3
 8000684:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <MX_GPIO_Init+0xc8>)
 8000686:	f000 fe41 	bl	800130c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800068a:	2320      	movs	r3, #32
 800068c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000696:	2300      	movs	r3, #0
 8000698:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	4619      	mov	r1, r3
 80006a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a4:	f000 fe32 	bl	800130c <HAL_GPIO_Init>

}
 80006a8:	bf00      	nop
 80006aa:	3728      	adds	r7, #40	@ 0x28
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40021000 	.word	0x40021000
 80006b4:	48000800 	.word	0x48000800

080006b8 <fonction>:

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    }
}*/
int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b086      	sub	sp, #24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	60b9      	str	r1, [r7, #8]
 80006c2:	607a      	str	r2, [r7, #4]
	int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80006ca:	4a0a      	ldr	r2, [pc, #40]	@ (80006f4 <fonction+0x3c>)
 80006cc:	2128      	movs	r1, #40	@ 0x28
 80006ce:	4618      	mov	r0, r3
 80006d0:	f004 f9d4 	bl	8004a7c <sniprintf>
 80006d4:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80006dc:	68fa      	ldr	r2, [r7, #12]
 80006de:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80006e2:	6979      	ldr	r1, [r7, #20]
 80006e4:	b289      	uxth	r1, r1
 80006e6:	4610      	mov	r0, r2
 80006e8:	4798      	blx	r3

	return 0;
 80006ea:	2300      	movs	r3, #0
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	3718      	adds	r7, #24
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	080053fc 	.word	0x080053fc

080006f8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80006fc:	f000 fc40 	bl	8000f80 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000700:	f000 f844 	bl	800078c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000704:	f7ff ff72 	bl	80005ec <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000708:	f000 fb7c 	bl	8000e04 <MX_USART2_UART_Init>



	vTaskStartScheduler();*/

	h_shell.drv.receive = drv_uart2_receive;
 800070c:	4b18      	ldr	r3, [pc, #96]	@ (8000770 <main+0x78>)
 800070e:	4a19      	ldr	r2, [pc, #100]	@ (8000774 <main+0x7c>)
 8000710:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
	h_shell.drv.transmit = drv_uart2_transmit;
 8000714:	4b16      	ldr	r3, [pc, #88]	@ (8000770 <main+0x78>)
 8000716:	4a18      	ldr	r2, [pc, #96]	@ (8000778 <main+0x80>)
 8000718:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

	shell_init(&h_shell);
 800071c:	4814      	ldr	r0, [pc, #80]	@ (8000770 <main+0x78>)
 800071e:	f000 f8df 	bl	80008e0 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 8000722:	4b16      	ldr	r3, [pc, #88]	@ (800077c <main+0x84>)
 8000724:	4a16      	ldr	r2, [pc, #88]	@ (8000780 <main+0x88>)
 8000726:	2166      	movs	r1, #102	@ 0x66
 8000728:	4811      	ldr	r0, [pc, #68]	@ (8000770 <main+0x78>)
 800072a:	f000 f91b 	bl	8000964 <shell_add>
	shell_run(&h_shell);
 800072e:	4810      	ldr	r0, [pc, #64]	@ (8000770 <main+0x78>)
 8000730:	f000 f9c4 	bl	8000abc <shell_run>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		//*******QUESTION 2 ********
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_SET);
 8000734:	2201      	movs	r2, #1
 8000736:	2120      	movs	r1, #32
 8000738:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800073c:	f000 ff90 	bl	8001660 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000740:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000744:	f000 fc5c 	bl	8001000 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	2120      	movs	r1, #32
 800074c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000750:	f000 ff86 	bl	8001660 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000754:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000758:	f000 fc52 	bl	8001000 <HAL_Delay>

		//*******QUESTION 3 ********

		HAL_UART_Transmit(&huart2, (uint8_t*)"Hello\r\n", 7, HAL_MAX_DELAY);
 800075c:	f04f 33ff 	mov.w	r3, #4294967295
 8000760:	2207      	movs	r2, #7
 8000762:	4908      	ldr	r1, [pc, #32]	@ (8000784 <main+0x8c>)
 8000764:	4808      	ldr	r0, [pc, #32]	@ (8000788 <main+0x90>)
 8000766:	f002 fdf9 	bl	800335c <HAL_UART_Transmit>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_SET);
 800076a:	bf00      	nop
 800076c:	e7e2      	b.n	8000734 <main+0x3c>
 800076e:	bf00      	nop
 8000770:	20000078 	.word	0x20000078
 8000774:	0800059d 	.word	0x0800059d
 8000778:	080005c5 	.word	0x080005c5
 800077c:	0800541c 	.word	0x0800541c
 8000780:	080006b9 	.word	0x080006b9
 8000784:	08005434 	.word	0x08005434
 8000788:	20000424 	.word	0x20000424

0800078c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b096      	sub	sp, #88	@ 0x58
 8000790:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	2244      	movs	r2, #68	@ 0x44
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f004 f9a4 	bl	8004ae8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	463b      	mov	r3, r7
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007b2:	f000 ff7b 	bl	80016ac <HAL_PWREx_ControlVoltageScaling>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80007bc:	f000 f84a 	bl	8000854 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007c0:	2302      	movs	r3, #2
 80007c2:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007c8:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007ca:	2310      	movs	r3, #16
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ce:	2302      	movs	r3, #2
 80007d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007d2:	2302      	movs	r3, #2
 80007d4:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80007d6:	2301      	movs	r3, #1
 80007d8:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 80007da:	230a      	movs	r3, #10
 80007dc:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007de:	2307      	movs	r3, #7
 80007e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007e2:	2302      	movs	r3, #2
 80007e4:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007e6:	2302      	movs	r3, #2
 80007e8:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 ffb2 	bl	8001758 <HAL_RCC_OscConfig>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0x72>
	{
		Error_Handler();
 80007fa:	f000 f82b 	bl	8000854 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fe:	230f      	movs	r3, #15
 8000800:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000802:	2303      	movs	r3, #3
 8000804:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000806:	2300      	movs	r3, #0
 8000808:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800080a:	2300      	movs	r3, #0
 800080c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080e:	2300      	movs	r3, #0
 8000810:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000812:	463b      	mov	r3, r7
 8000814:	2104      	movs	r1, #4
 8000816:	4618      	mov	r0, r3
 8000818:	f001 fb7a 	bl	8001f10 <HAL_RCC_ClockConfig>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000822:	f000 f817 	bl	8000854 <Error_Handler>
	}
}
 8000826:	bf00      	nop
 8000828:	3758      	adds	r7, #88	@ 0x58
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
	...

08000830 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d101      	bne.n	8000846 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000842:	f000 fbbd 	bl	8000fc0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000846:	bf00      	nop
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40001400 	.word	0x40001400

08000854 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000858:	b672      	cpsid	i
}
 800085a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <Error_Handler+0x8>

08000860 <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8000860:	b590      	push	{r4, r7, lr}
 8000862:	b089      	sub	sp, #36	@ 0x24
 8000864:	af02      	add	r7, sp, #8
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	e029      	b.n	80008c6 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000878:	68f9      	ldr	r1, [r7, #12]
 800087a:	697a      	ldr	r2, [r7, #20]
 800087c:	4613      	mov	r3, r2
 800087e:	005b      	lsls	r3, r3, #1
 8000880:	4413      	add	r3, r2
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	440b      	add	r3, r1
 8000886:	3304      	adds	r3, #4
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	461c      	mov	r4, r3
 800088c:	68f9      	ldr	r1, [r7, #12]
 800088e:	697a      	ldr	r2, [r7, #20]
 8000890:	4613      	mov	r3, r2
 8000892:	005b      	lsls	r3, r3, #1
 8000894:	4413      	add	r3, r2
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	440b      	add	r3, r1
 800089a:	330c      	adds	r3, #12
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	4623      	mov	r3, r4
 80008a2:	4a0e      	ldr	r2, [pc, #56]	@ (80008dc <sh_help+0x7c>)
 80008a4:	2128      	movs	r1, #40	@ 0x28
 80008a6:	f004 f8e9 	bl	8004a7c <sniprintf>
 80008aa:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80008b8:	6939      	ldr	r1, [r7, #16]
 80008ba:	b289      	uxth	r1, r1
 80008bc:	4610      	mov	r0, r2
 80008be:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	3301      	adds	r3, #1
 80008c4:	617b      	str	r3, [r7, #20]
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	697a      	ldr	r2, [r7, #20]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	dbd0      	blt.n	8000872 <sh_help+0x12>
	}

	return 0;
 80008d0:	2300      	movs	r3, #0
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	371c      	adds	r7, #28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd90      	pop	{r4, r7, pc}
 80008da:	bf00      	nop
 80008dc:	0800543c 	.word	0x0800543c

080008e0 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	int size = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80008f8:	4a16      	ldr	r2, [pc, #88]	@ (8000954 <shell_init+0x74>)
 80008fa:	2128      	movs	r1, #40	@ 0x28
 80008fc:	4618      	mov	r0, r3
 80008fe:	f004 f8bd 	bl	8004a7c <sniprintf>
 8000902:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000910:	68f9      	ldr	r1, [r7, #12]
 8000912:	b289      	uxth	r1, r1
 8000914:	4610      	mov	r0, r2
 8000916:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "TP Synth√®se Audio \r\n");
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800091e:	4a0e      	ldr	r2, [pc, #56]	@ (8000958 <shell_init+0x78>)
 8000920:	2128      	movs	r1, #40	@ 0x28
 8000922:	4618      	mov	r0, r3
 8000924:	f004 f8aa 	bl	8004a7c <sniprintf>
 8000928:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000930:	687a      	ldr	r2, [r7, #4]
 8000932:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000936:	68f9      	ldr	r1, [r7, #12]
 8000938:	b289      	uxth	r1, r1
 800093a:	4610      	mov	r0, r2
 800093c:	4798      	blx	r3
	shell_add(h_shell, 'h', sh_help, "Help");
 800093e:	4b07      	ldr	r3, [pc, #28]	@ (800095c <shell_init+0x7c>)
 8000940:	4a07      	ldr	r2, [pc, #28]	@ (8000960 <shell_init+0x80>)
 8000942:	2168      	movs	r1, #104	@ 0x68
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f000 f80d 	bl	8000964 <shell_add>
}
 800094a:	bf00      	nop
 800094c:	3710      	adds	r7, #16
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	08005448 	.word	0x08005448
 8000958:	08005470 	.word	0x08005470
 800095c:	08005488 	.word	0x08005488
 8000960:	08000861 	.word	0x08000861

08000964 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	60f8      	str	r0, [r7, #12]
 800096c:	607a      	str	r2, [r7, #4]
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	460b      	mov	r3, r1
 8000972:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b3f      	cmp	r3, #63	@ 0x3f
 800097a:	dc27      	bgt.n	80009cc <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	68f9      	ldr	r1, [r7, #12]
 8000982:	4613      	mov	r3, r2
 8000984:	005b      	lsls	r3, r3, #1
 8000986:	4413      	add	r3, r2
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	440b      	add	r3, r1
 800098c:	3304      	adds	r3, #4
 800098e:	7afa      	ldrb	r2, [r7, #11]
 8000990:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	68f9      	ldr	r1, [r7, #12]
 8000998:	4613      	mov	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	4413      	add	r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	440b      	add	r3, r1
 80009a2:	3308      	adds	r3, #8
 80009a4:	687a      	ldr	r2, [r7, #4]
 80009a6:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	68f9      	ldr	r1, [r7, #12]
 80009ae:	4613      	mov	r3, r2
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	4413      	add	r3, r2
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	440b      	add	r3, r1
 80009b8:	330c      	adds	r3, #12
 80009ba:	683a      	ldr	r2, [r7, #0]
 80009bc:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	1c5a      	adds	r2, r3, #1
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	601a      	str	r2, [r3, #0]
		return 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	e001      	b.n	80009d0 <shell_add+0x6c>
	}

	return -1;
 80009cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3714      	adds	r7, #20
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b090      	sub	sp, #64	@ 0x40
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80009ee:	2300      	movs	r3, #0
 80009f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80009f2:	e041      	b.n	8000a78 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 80009f4:	6879      	ldr	r1, [r7, #4]
 80009f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80009f8:	4613      	mov	r3, r2
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	4413      	add	r3, r2
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	440b      	add	r3, r1
 8000a02:	3304      	adds	r3, #4
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d131      	bne.n	8000a72 <shell_exec+0x96>
			argc = 1;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a1a:	e013      	b.n	8000a44 <shell_exec+0x68>
				if(*p == ' ') {
 8000a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b20      	cmp	r3, #32
 8000a22:	d10c      	bne.n	8000a3e <shell_exec+0x62>
					*p = '\0';
 8000a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a26:	2200      	movs	r2, #0
 8000a28:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8000a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a2c:	1c5a      	adds	r2, r3, #1
 8000a2e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000a30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a32:	3201      	adds	r2, #1
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	3340      	adds	r3, #64	@ 0x40
 8000a38:	443b      	add	r3, r7
 8000a3a:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a40:	3301      	adds	r3, #1
 8000a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d002      	beq.n	8000a52 <shell_exec+0x76>
 8000a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a4e:	2b07      	cmp	r3, #7
 8000a50:	dde4      	ble.n	8000a1c <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8000a52:	6879      	ldr	r1, [r7, #4]
 8000a54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a56:	4613      	mov	r3, r2
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	4413      	add	r3, r2
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	440b      	add	r3, r1
 8000a60:	3308      	adds	r3, #8
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f107 020c 	add.w	r2, r7, #12
 8000a68:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	4798      	blx	r3
 8000a6e:	4603      	mov	r3, r0
 8000a70:	e01d      	b.n	8000aae <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a74:	3301      	adds	r3, #1
 8000a76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	dbb8      	blt.n	80009f4 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000a88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab8 <shell_exec+0xdc>)
 8000a8e:	2128      	movs	r1, #40	@ 0x28
 8000a90:	f003 fff4 	bl	8004a7c <sniprintf>
 8000a94:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000aa4:	b289      	uxth	r1, r1
 8000aa6:	4610      	mov	r0, r2
 8000aa8:	4798      	blx	r3
	return -1;
 8000aaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3740      	adds	r7, #64	@ 0x40
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	08005490 	.word	0x08005490

08000abc <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000ad2:	2102      	movs	r1, #2
 8000ad4:	483a      	ldr	r0, [pc, #232]	@ (8000bc0 <shell_run+0x104>)
 8000ad6:	4798      	blx	r3
		reading = 1;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	617b      	str	r3, [r7, #20]

		while(reading) {
 8000adc:	e064      	b.n	8000ba8 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000ae4:	f107 020b 	add.w	r2, r7, #11
 8000ae8:	2101      	movs	r1, #1
 8000aea:	4610      	mov	r0, r2
 8000aec:	4798      	blx	r3
			int size;

			switch (c) {
 8000aee:	7afb      	ldrb	r3, [r7, #11]
 8000af0:	2b08      	cmp	r3, #8
 8000af2:	d036      	beq.n	8000b62 <shell_run+0xa6>
 8000af4:	2b0d      	cmp	r3, #13
 8000af6:	d141      	bne.n	8000b7c <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000afe:	4a31      	ldr	r2, [pc, #196]	@ (8000bc4 <shell_run+0x108>)
 8000b00:	2128      	movs	r1, #40	@ 0x28
 8000b02:	4618      	mov	r0, r3
 8000b04:	f003 ffba 	bl	8004a7c <sniprintf>
 8000b08:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b10:	687a      	ldr	r2, [r7, #4]
 8000b12:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000b16:	68f9      	ldr	r1, [r7, #12]
 8000b18:	b289      	uxth	r1, r1
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	1c5a      	adds	r2, r3, #1
 8000b22:	613a      	str	r2, [r7, #16]
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	4413      	add	r3, r2
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8000b3a:	4a23      	ldr	r2, [pc, #140]	@ (8000bc8 <shell_run+0x10c>)
 8000b3c:	2128      	movs	r1, #40	@ 0x28
 8000b3e:	f003 ff9d 	bl	8004a7c <sniprintf>
 8000b42:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000b50:	68f9      	ldr	r1, [r7, #12]
 8000b52:	b289      	uxth	r1, r1
 8000b54:	4610      	mov	r0, r2
 8000b56:	4798      	blx	r3
				reading = 0;        //exit read loop
 8000b58:	2300      	movs	r3, #0
 8000b5a:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	613b      	str	r3, [r7, #16]
				break;
 8000b60:	e022      	b.n	8000ba8 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	dd1e      	ble.n	8000ba6 <shell_run+0xea>
					pos--;          //remove it in buffer
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	3b01      	subs	r3, #1
 8000b6c:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b74:	2103      	movs	r1, #3
 8000b76:	4815      	ldr	r0, [pc, #84]	@ (8000bcc <shell_run+0x110>)
 8000b78:	4798      	blx	r3
				}
				break;
 8000b7a:	e014      	b.n	8000ba6 <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	2b27      	cmp	r3, #39	@ 0x27
 8000b80:	dc12      	bgt.n	8000ba8 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b88:	f107 020b 	add.w	r2, r7, #11
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	4610      	mov	r0, r2
 8000b90:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	1c5a      	adds	r2, r3, #1
 8000b96:	613a      	str	r2, [r7, #16]
 8000b98:	7af9      	ldrb	r1, [r7, #11]
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	460a      	mov	r2, r1
 8000ba0:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8000ba4:	e000      	b.n	8000ba8 <shell_run+0xec>
				break;
 8000ba6:	bf00      	nop
		while(reading) {
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d197      	bne.n	8000ade <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff ff10 	bl	80009dc <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8000bbc:	e786      	b.n	8000acc <shell_run+0x10>
 8000bbe:	bf00      	nop
 8000bc0:	080054b8 	.word	0x080054b8
 8000bc4:	080054a8 	.word	0x080054a8
 8000bc8:	080054ac 	.word	0x080054ac
 8000bcc:	080054b4 	.word	0x080054b4

08000bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd6:	4b11      	ldr	r3, [pc, #68]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bda:	4a10      	ldr	r2, [pc, #64]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000be2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bee:	4b0b      	ldr	r3, [pc, #44]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bfa:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <HAL_MspInit+0x4c>)
 8000bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	210f      	movs	r1, #15
 8000c0a:	f06f 0001 	mvn.w	r0, #1
 8000c0e:	f000 fad3 	bl	80011b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40021000 	.word	0x40021000

08000c20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08e      	sub	sp, #56	@ 0x38
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000c2e:	4b34      	ldr	r3, [pc, #208]	@ (8000d00 <HAL_InitTick+0xe0>)
 8000c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c32:	4a33      	ldr	r2, [pc, #204]	@ (8000d00 <HAL_InitTick+0xe0>)
 8000c34:	f043 0320 	orr.w	r3, r3, #32
 8000c38:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c3a:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <HAL_InitTick+0xe0>)
 8000c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c3e:	f003 0320 	and.w	r3, r3, #32
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c46:	f107 0210 	add.w	r2, r7, #16
 8000c4a:	f107 0314 	add.w	r3, r7, #20
 8000c4e:	4611      	mov	r1, r2
 8000c50:	4618      	mov	r0, r3
 8000c52:	f001 fb21 	bl	8002298 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c56:	6a3b      	ldr	r3, [r7, #32]
 8000c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d103      	bne.n	8000c68 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c60:	f001 faee 	bl	8002240 <HAL_RCC_GetPCLK1Freq>
 8000c64:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c66:	e004      	b.n	8000c72 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c68:	f001 faea 	bl	8002240 <HAL_RCC_GetPCLK1Freq>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c74:	4a23      	ldr	r2, [pc, #140]	@ (8000d04 <HAL_InitTick+0xe4>)
 8000c76:	fba2 2303 	umull	r2, r3, r2, r3
 8000c7a:	0c9b      	lsrs	r3, r3, #18
 8000c7c:	3b01      	subs	r3, #1
 8000c7e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000c80:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <HAL_InitTick+0xe8>)
 8000c82:	4a22      	ldr	r2, [pc, #136]	@ (8000d0c <HAL_InitTick+0xec>)
 8000c84:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000c86:	4b20      	ldr	r3, [pc, #128]	@ (8000d08 <HAL_InitTick+0xe8>)
 8000c88:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c8c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000c8e:	4a1e      	ldr	r2, [pc, #120]	@ (8000d08 <HAL_InitTick+0xe8>)
 8000c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c92:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000c94:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <HAL_InitTick+0xe8>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d08 <HAL_InitTick+0xe8>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <HAL_InitTick+0xe8>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000ca6:	4818      	ldr	r0, [pc, #96]	@ (8000d08 <HAL_InitTick+0xe8>)
 8000ca8:	f002 f844 	bl	8002d34 <HAL_TIM_Base_Init>
 8000cac:	4603      	mov	r3, r0
 8000cae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000cb2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d11b      	bne.n	8000cf2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000cba:	4813      	ldr	r0, [pc, #76]	@ (8000d08 <HAL_InitTick+0xe8>)
 8000cbc:	f002 f89c 	bl	8002df8 <HAL_TIM_Base_Start_IT>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000cc6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d111      	bne.n	8000cf2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000cce:	2037      	movs	r0, #55	@ 0x37
 8000cd0:	f000 fa8e 	bl	80011f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2b0f      	cmp	r3, #15
 8000cd8:	d808      	bhi.n	8000cec <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	6879      	ldr	r1, [r7, #4]
 8000cde:	2037      	movs	r0, #55	@ 0x37
 8000ce0:	f000 fa6a 	bl	80011b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ce4:	4a0a      	ldr	r2, [pc, #40]	@ (8000d10 <HAL_InitTick+0xf0>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6013      	str	r3, [r2, #0]
 8000cea:	e002      	b.n	8000cf2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000cec:	2301      	movs	r3, #1
 8000cee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000cf2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3738      	adds	r7, #56	@ 0x38
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40021000 	.word	0x40021000
 8000d04:	431bde83 	.word	0x431bde83
 8000d08:	200003d4 	.word	0x200003d4
 8000d0c:	40001400 	.word	0x40001400
 8000d10:	20000004 	.word	0x20000004

08000d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <NMI_Handler+0x4>

08000d1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <HardFault_Handler+0x4>

08000d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <MemManage_Handler+0x4>

08000d2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <BusFault_Handler+0x4>

08000d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <UsageFault_Handler+0x4>

08000d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
	...

08000d4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d50:	4802      	ldr	r0, [pc, #8]	@ (8000d5c <USART2_IRQHandler+0x10>)
 8000d52:	f002 fc55 	bl	8003600 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000424 	.word	0x20000424

08000d60 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000d64:	4802      	ldr	r0, [pc, #8]	@ (8000d70 <TIM7_IRQHandler+0x10>)
 8000d66:	f002 f8b7 	bl	8002ed8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200003d4 	.word	0x200003d4

08000d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d7c:	4a14      	ldr	r2, [pc, #80]	@ (8000dd0 <_sbrk+0x5c>)
 8000d7e:	4b15      	ldr	r3, [pc, #84]	@ (8000dd4 <_sbrk+0x60>)
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d88:	4b13      	ldr	r3, [pc, #76]	@ (8000dd8 <_sbrk+0x64>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d102      	bne.n	8000d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d90:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <_sbrk+0x64>)
 8000d92:	4a12      	ldr	r2, [pc, #72]	@ (8000ddc <_sbrk+0x68>)
 8000d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d96:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <_sbrk+0x64>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d207      	bcs.n	8000db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da4:	f003 fea8 	bl	8004af8 <__errno>
 8000da8:	4603      	mov	r3, r0
 8000daa:	220c      	movs	r2, #12
 8000dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dae:	f04f 33ff 	mov.w	r3, #4294967295
 8000db2:	e009      	b.n	8000dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db4:	4b08      	ldr	r3, [pc, #32]	@ (8000dd8 <_sbrk+0x64>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dba:	4b07      	ldr	r3, [pc, #28]	@ (8000dd8 <_sbrk+0x64>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	4a05      	ldr	r2, [pc, #20]	@ (8000dd8 <_sbrk+0x64>)
 8000dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3718      	adds	r7, #24
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20018000 	.word	0x20018000
 8000dd4:	00000400 	.word	0x00000400
 8000dd8:	20000420 	.word	0x20000420
 8000ddc:	200006b0 	.word	0x200006b0

08000de0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000de4:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <SystemInit+0x20>)
 8000de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dea:	4a05      	ldr	r2, [pc, #20]	@ (8000e00 <SystemInit+0x20>)
 8000dec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e08:	4b14      	ldr	r3, [pc, #80]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e0a:	4a15      	ldr	r2, [pc, #84]	@ (8000e60 <MX_USART2_UART_Init+0x5c>)
 8000e0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e0e:	4b13      	ldr	r3, [pc, #76]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e16:	4b11      	ldr	r3, [pc, #68]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e22:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e28:	4b0c      	ldr	r3, [pc, #48]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e2a:	220c      	movs	r2, #12
 8000e2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e34:	4b09      	ldr	r3, [pc, #36]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e3a:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e40:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e46:	4805      	ldr	r0, [pc, #20]	@ (8000e5c <MX_USART2_UART_Init+0x58>)
 8000e48:	f002 fa3a 	bl	80032c0 <HAL_UART_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e52:	f7ff fcff 	bl	8000854 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000424 	.word	0x20000424
 8000e60:	40004400 	.word	0x40004400

08000e64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b0ac      	sub	sp, #176	@ 0xb0
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	2288      	movs	r2, #136	@ 0x88
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f003 fe2f 	bl	8004ae8 <memset>
  if(uartHandle->Instance==USART2)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a25      	ldr	r2, [pc, #148]	@ (8000f24 <HAL_UART_MspInit+0xc0>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d143      	bne.n	8000f1c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e94:	2302      	movs	r3, #2
 8000e96:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f001 fa8b 	bl	80023bc <HAL_RCCEx_PeriphCLKConfig>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000eac:	f7ff fcd2 	bl	8000854 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f28 <HAL_UART_MspInit+0xc4>)
 8000eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb4:	4a1c      	ldr	r2, [pc, #112]	@ (8000f28 <HAL_UART_MspInit+0xc4>)
 8000eb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000eba:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f28 <HAL_UART_MspInit+0xc4>)
 8000ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec8:	4b17      	ldr	r3, [pc, #92]	@ (8000f28 <HAL_UART_MspInit+0xc4>)
 8000eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ecc:	4a16      	ldr	r2, [pc, #88]	@ (8000f28 <HAL_UART_MspInit+0xc4>)
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed4:	4b14      	ldr	r3, [pc, #80]	@ (8000f28 <HAL_UART_MspInit+0xc4>)
 8000ed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ee0:	230c      	movs	r3, #12
 8000ee2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ef8:	2307      	movs	r3, #7
 8000efa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f02:	4619      	mov	r1, r3
 8000f04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f08:	f000 fa00 	bl	800130c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2105      	movs	r1, #5
 8000f10:	2026      	movs	r0, #38	@ 0x26
 8000f12:	f000 f951 	bl	80011b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f16:	2026      	movs	r0, #38	@ 0x26
 8000f18:	f000 f96a 	bl	80011f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f1c:	bf00      	nop
 8000f1e:	37b0      	adds	r7, #176	@ 0xb0
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40004400 	.word	0x40004400
 8000f28:	40021000 	.word	0x40021000

08000f2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f64 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f30:	f7ff ff56 	bl	8000de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f34:	480c      	ldr	r0, [pc, #48]	@ (8000f68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f36:	490d      	ldr	r1, [pc, #52]	@ (8000f6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f38:	4a0d      	ldr	r2, [pc, #52]	@ (8000f70 <LoopForever+0xe>)
  movs r3, #0
 8000f3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f3c:	e002      	b.n	8000f44 <LoopCopyDataInit>

08000f3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f42:	3304      	adds	r3, #4

08000f44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f48:	d3f9      	bcc.n	8000f3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f4c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f78 <LoopForever+0x16>)
  movs r3, #0
 8000f4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f50:	e001      	b.n	8000f56 <LoopFillZerobss>

08000f52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f54:	3204      	adds	r2, #4

08000f56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f58:	d3fb      	bcc.n	8000f52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f5a:	f003 fdd3 	bl	8004b04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f5e:	f7ff fbcb 	bl	80006f8 <main>

08000f62 <LoopForever>:

LoopForever:
    b LoopForever
 8000f62:	e7fe      	b.n	8000f62 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f64:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f6c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000f70:	08005548 	.word	0x08005548
  ldr r2, =_sbss
 8000f74:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000f78:	200006ac 	.word	0x200006ac

08000f7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f7c:	e7fe      	b.n	8000f7c <ADC1_2_IRQHandler>
	...

08000f80 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f86:	2300      	movs	r3, #0
 8000f88:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <HAL_Init+0x3c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a0b      	ldr	r2, [pc, #44]	@ (8000fbc <HAL_Init+0x3c>)
 8000f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f94:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f96:	2003      	movs	r0, #3
 8000f98:	f000 f903 	bl	80011a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f9c:	200f      	movs	r0, #15
 8000f9e:	f7ff fe3f 	bl	8000c20 <HAL_InitTick>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d002      	beq.n	8000fae <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	71fb      	strb	r3, [r7, #7]
 8000fac:	e001      	b.n	8000fb2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fae:	f7ff fe0f 	bl	8000bd0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40022000 	.word	0x40022000

08000fc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fc4:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <HAL_IncTick+0x20>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <HAL_IncTick+0x24>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4413      	add	r3, r2
 8000fd0:	4a04      	ldr	r2, [pc, #16]	@ (8000fe4 <HAL_IncTick+0x24>)
 8000fd2:	6013      	str	r3, [r2, #0]
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	200004ac 	.word	0x200004ac

08000fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return uwTick;
 8000fec:	4b03      	ldr	r3, [pc, #12]	@ (8000ffc <HAL_GetTick+0x14>)
 8000fee:	681b      	ldr	r3, [r3, #0]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	200004ac 	.word	0x200004ac

08001000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001008:	f7ff ffee 	bl	8000fe8 <HAL_GetTick>
 800100c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001018:	d005      	beq.n	8001026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800101a:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <HAL_Delay+0x44>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001026:	bf00      	nop
 8001028:	f7ff ffde 	bl	8000fe8 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	429a      	cmp	r2, r3
 8001036:	d8f7      	bhi.n	8001028 <HAL_Delay+0x28>
  {
  }
}
 8001038:	bf00      	nop
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000008 	.word	0x20000008

08001048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001064:	4013      	ands	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001070:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001074:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800107a:	4a04      	ldr	r2, [pc, #16]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	60d3      	str	r3, [r2, #12]
}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	0a1b      	lsrs	r3, r3, #8
 800109a:	f003 0307 	and.w	r3, r3, #7
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	db0b      	blt.n	80010d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	f003 021f 	and.w	r2, r3, #31
 80010c4:	4907      	ldr	r1, [pc, #28]	@ (80010e4 <__NVIC_EnableIRQ+0x38>)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	095b      	lsrs	r3, r3, #5
 80010cc:	2001      	movs	r0, #1
 80010ce:	fa00 f202 	lsl.w	r2, r0, r2
 80010d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	e000e100 	.word	0xe000e100

080010e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	6039      	str	r1, [r7, #0]
 80010f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	db0a      	blt.n	8001112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	490c      	ldr	r1, [pc, #48]	@ (8001134 <__NVIC_SetPriority+0x4c>)
 8001102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001106:	0112      	lsls	r2, r2, #4
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	440b      	add	r3, r1
 800110c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001110:	e00a      	b.n	8001128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4908      	ldr	r1, [pc, #32]	@ (8001138 <__NVIC_SetPriority+0x50>)
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	3b04      	subs	r3, #4
 8001120:	0112      	lsls	r2, r2, #4
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	440b      	add	r3, r1
 8001126:	761a      	strb	r2, [r3, #24]
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000e100 	.word	0xe000e100
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800113c:	b480      	push	{r7}
 800113e:	b089      	sub	sp, #36	@ 0x24
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	f1c3 0307 	rsb	r3, r3, #7
 8001156:	2b04      	cmp	r3, #4
 8001158:	bf28      	it	cs
 800115a:	2304      	movcs	r3, #4
 800115c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3304      	adds	r3, #4
 8001162:	2b06      	cmp	r3, #6
 8001164:	d902      	bls.n	800116c <NVIC_EncodePriority+0x30>
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	3b03      	subs	r3, #3
 800116a:	e000      	b.n	800116e <NVIC_EncodePriority+0x32>
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	f04f 32ff 	mov.w	r2, #4294967295
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43da      	mvns	r2, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	401a      	ands	r2, r3
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001184:	f04f 31ff 	mov.w	r1, #4294967295
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	fa01 f303 	lsl.w	r3, r1, r3
 800118e:	43d9      	mvns	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001194:	4313      	orrs	r3, r2
         );
}
 8001196:	4618      	mov	r0, r3
 8001198:	3724      	adds	r7, #36	@ 0x24
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff ff4c 	bl	8001048 <__NVIC_SetPriorityGrouping>
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	607a      	str	r2, [r7, #4]
 80011c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011ca:	f7ff ff61 	bl	8001090 <__NVIC_GetPriorityGrouping>
 80011ce:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	68b9      	ldr	r1, [r7, #8]
 80011d4:	6978      	ldr	r0, [r7, #20]
 80011d6:	f7ff ffb1 	bl	800113c <NVIC_EncodePriority>
 80011da:	4602      	mov	r2, r0
 80011dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011e0:	4611      	mov	r1, r2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ff80 	bl	80010e8 <__NVIC_SetPriority>
}
 80011e8:	bf00      	nop
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff ff54 	bl	80010ac <__NVIC_EnableIRQ>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001214:	2300      	movs	r3, #0
 8001216:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800121e:	b2db      	uxtb	r3, r3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d008      	beq.n	8001236 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2204      	movs	r2, #4
 8001228:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e022      	b.n	800127c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f022 020e 	bic.w	r2, r2, #14
 8001244:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f022 0201 	bic.w	r2, r2, #1
 8001254:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125a:	f003 021c 	and.w	r2, r3, #28
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001262:	2101      	movs	r1, #1
 8001264:	fa01 f202 	lsl.w	r2, r1, r2
 8001268:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2201      	movs	r2, #1
 800126e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800127a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800127c:	4618      	mov	r0, r3
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001290:	2300      	movs	r3, #0
 8001292:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d005      	beq.n	80012ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2204      	movs	r2, #4
 80012a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	73fb      	strb	r3, [r7, #15]
 80012aa:	e029      	b.n	8001300 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f022 020e 	bic.w	r2, r2, #14
 80012ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f022 0201 	bic.w	r2, r2, #1
 80012ca:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d0:	f003 021c 	and.w	r2, r3, #28
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d8:	2101      	movs	r1, #1
 80012da:	fa01 f202 	lsl.w	r2, r1, r2
 80012de:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2201      	movs	r2, #1
 80012e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	4798      	blx	r3
    }
  }
  return status;
 8001300:	7bfb      	ldrb	r3, [r7, #15]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3710      	adds	r7, #16
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800130c:	b480      	push	{r7}
 800130e:	b087      	sub	sp, #28
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001316:	2300      	movs	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800131a:	e17f      	b.n	800161c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	2101      	movs	r1, #1
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	fa01 f303 	lsl.w	r3, r1, r3
 8001328:	4013      	ands	r3, r2
 800132a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 8171 	beq.w	8001616 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 0303 	and.w	r3, r3, #3
 800133c:	2b01      	cmp	r3, #1
 800133e:	d005      	beq.n	800134c <HAL_GPIO_Init+0x40>
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 0303 	and.w	r3, r3, #3
 8001348:	2b02      	cmp	r3, #2
 800134a:	d130      	bne.n	80013ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	2203      	movs	r2, #3
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	43db      	mvns	r3, r3
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	4013      	ands	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	68da      	ldr	r2, [r3, #12]
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	4313      	orrs	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001382:	2201      	movs	r2, #1
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	43db      	mvns	r3, r3
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	4013      	ands	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	091b      	lsrs	r3, r3, #4
 8001398:	f003 0201 	and.w	r2, r3, #1
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f003 0303 	and.w	r3, r3, #3
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	d118      	bne.n	80013ec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80013c0:	2201      	movs	r2, #1
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	08db      	lsrs	r3, r3, #3
 80013d6:	f003 0201 	and.w	r2, r3, #1
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f003 0303 	and.w	r3, r3, #3
 80013f4:	2b03      	cmp	r3, #3
 80013f6:	d017      	beq.n	8001428 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	2203      	movs	r2, #3
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	43db      	mvns	r3, r3
 800140a:	693a      	ldr	r2, [r7, #16]
 800140c:	4013      	ands	r3, r2
 800140e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	689a      	ldr	r2, [r3, #8]
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	693a      	ldr	r2, [r7, #16]
 800141e:	4313      	orrs	r3, r2
 8001420:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	693a      	ldr	r2, [r7, #16]
 8001426:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d123      	bne.n	800147c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	08da      	lsrs	r2, r3, #3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3208      	adds	r2, #8
 800143c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001440:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	f003 0307 	and.w	r3, r3, #7
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	220f      	movs	r2, #15
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	4013      	ands	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	691a      	ldr	r2, [r3, #16]
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	f003 0307 	and.w	r3, r3, #7
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4313      	orrs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	08da      	lsrs	r2, r3, #3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	3208      	adds	r2, #8
 8001476:	6939      	ldr	r1, [r7, #16]
 8001478:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	2203      	movs	r2, #3
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	43db      	mvns	r3, r3
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	4013      	ands	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 0203 	and.w	r2, r3, #3
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	fa02 f303 	lsl.w	r3, r2, r3
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f000 80ac 	beq.w	8001616 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014be:	4b5f      	ldr	r3, [pc, #380]	@ (800163c <HAL_GPIO_Init+0x330>)
 80014c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c2:	4a5e      	ldr	r2, [pc, #376]	@ (800163c <HAL_GPIO_Init+0x330>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014ca:	4b5c      	ldr	r3, [pc, #368]	@ (800163c <HAL_GPIO_Init+0x330>)
 80014cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014d6:	4a5a      	ldr	r2, [pc, #360]	@ (8001640 <HAL_GPIO_Init+0x334>)
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	3302      	adds	r3, #2
 80014de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	f003 0303 	and.w	r3, r3, #3
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	220f      	movs	r2, #15
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	4013      	ands	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001500:	d025      	beq.n	800154e <HAL_GPIO_Init+0x242>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a4f      	ldr	r2, [pc, #316]	@ (8001644 <HAL_GPIO_Init+0x338>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d01f      	beq.n	800154a <HAL_GPIO_Init+0x23e>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a4e      	ldr	r2, [pc, #312]	@ (8001648 <HAL_GPIO_Init+0x33c>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d019      	beq.n	8001546 <HAL_GPIO_Init+0x23a>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a4d      	ldr	r2, [pc, #308]	@ (800164c <HAL_GPIO_Init+0x340>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d013      	beq.n	8001542 <HAL_GPIO_Init+0x236>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a4c      	ldr	r2, [pc, #304]	@ (8001650 <HAL_GPIO_Init+0x344>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d00d      	beq.n	800153e <HAL_GPIO_Init+0x232>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a4b      	ldr	r2, [pc, #300]	@ (8001654 <HAL_GPIO_Init+0x348>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d007      	beq.n	800153a <HAL_GPIO_Init+0x22e>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a4a      	ldr	r2, [pc, #296]	@ (8001658 <HAL_GPIO_Init+0x34c>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d101      	bne.n	8001536 <HAL_GPIO_Init+0x22a>
 8001532:	2306      	movs	r3, #6
 8001534:	e00c      	b.n	8001550 <HAL_GPIO_Init+0x244>
 8001536:	2307      	movs	r3, #7
 8001538:	e00a      	b.n	8001550 <HAL_GPIO_Init+0x244>
 800153a:	2305      	movs	r3, #5
 800153c:	e008      	b.n	8001550 <HAL_GPIO_Init+0x244>
 800153e:	2304      	movs	r3, #4
 8001540:	e006      	b.n	8001550 <HAL_GPIO_Init+0x244>
 8001542:	2303      	movs	r3, #3
 8001544:	e004      	b.n	8001550 <HAL_GPIO_Init+0x244>
 8001546:	2302      	movs	r3, #2
 8001548:	e002      	b.n	8001550 <HAL_GPIO_Init+0x244>
 800154a:	2301      	movs	r3, #1
 800154c:	e000      	b.n	8001550 <HAL_GPIO_Init+0x244>
 800154e:	2300      	movs	r3, #0
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	f002 0203 	and.w	r2, r2, #3
 8001556:	0092      	lsls	r2, r2, #2
 8001558:	4093      	lsls	r3, r2
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4313      	orrs	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001560:	4937      	ldr	r1, [pc, #220]	@ (8001640 <HAL_GPIO_Init+0x334>)
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	089b      	lsrs	r3, r3, #2
 8001566:	3302      	adds	r3, #2
 8001568:	693a      	ldr	r2, [r7, #16]
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800156e:	4b3b      	ldr	r3, [pc, #236]	@ (800165c <HAL_GPIO_Init+0x350>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	43db      	mvns	r3, r3
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	4013      	ands	r3, r2
 800157c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	4313      	orrs	r3, r2
 8001590:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001592:	4a32      	ldr	r2, [pc, #200]	@ (800165c <HAL_GPIO_Init+0x350>)
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001598:	4b30      	ldr	r3, [pc, #192]	@ (800165c <HAL_GPIO_Init+0x350>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	43db      	mvns	r3, r3
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	4013      	ands	r3, r2
 80015a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015bc:	4a27      	ldr	r2, [pc, #156]	@ (800165c <HAL_GPIO_Init+0x350>)
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015c2:	4b26      	ldr	r3, [pc, #152]	@ (800165c <HAL_GPIO_Init+0x350>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	43db      	mvns	r3, r3
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	4013      	ands	r3, r2
 80015d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015e6:	4a1d      	ldr	r2, [pc, #116]	@ (800165c <HAL_GPIO_Init+0x350>)
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <HAL_GPIO_Init+0x350>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	4013      	ands	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	4313      	orrs	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001610:	4a12      	ldr	r2, [pc, #72]	@ (800165c <HAL_GPIO_Init+0x350>)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	3301      	adds	r3, #1
 800161a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	fa22 f303 	lsr.w	r3, r2, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	f47f ae78 	bne.w	800131c <HAL_GPIO_Init+0x10>
  }
}
 800162c:	bf00      	nop
 800162e:	bf00      	nop
 8001630:	371c      	adds	r7, #28
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	40021000 	.word	0x40021000
 8001640:	40010000 	.word	0x40010000
 8001644:	48000400 	.word	0x48000400
 8001648:	48000800 	.word	0x48000800
 800164c:	48000c00 	.word	0x48000c00
 8001650:	48001000 	.word	0x48001000
 8001654:	48001400 	.word	0x48001400
 8001658:	48001800 	.word	0x48001800
 800165c:	40010400 	.word	0x40010400

08001660 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	460b      	mov	r3, r1
 800166a:	807b      	strh	r3, [r7, #2]
 800166c:	4613      	mov	r3, r2
 800166e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001670:	787b      	ldrb	r3, [r7, #1]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001676:	887a      	ldrh	r2, [r7, #2]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800167c:	e002      	b.n	8001684 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800167e:	887a      	ldrh	r2, [r7, #2]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001694:	4b04      	ldr	r3, [pc, #16]	@ (80016a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800169c:	4618      	mov	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40007000 	.word	0x40007000

080016ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016ba:	d130      	bne.n	800171e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80016bc:	4b23      	ldr	r3, [pc, #140]	@ (800174c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80016c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016c8:	d038      	beq.n	800173c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80016ca:	4b20      	ldr	r3, [pc, #128]	@ (800174c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016d2:	4a1e      	ldr	r2, [pc, #120]	@ (800174c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80016da:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2232      	movs	r2, #50	@ 0x32
 80016e0:	fb02 f303 	mul.w	r3, r2, r3
 80016e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001754 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80016e6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ea:	0c9b      	lsrs	r3, r3, #18
 80016ec:	3301      	adds	r3, #1
 80016ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016f0:	e002      	b.n	80016f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	3b01      	subs	r3, #1
 80016f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016f8:	4b14      	ldr	r3, [pc, #80]	@ (800174c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001704:	d102      	bne.n	800170c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1f2      	bne.n	80016f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800170c:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800170e:	695b      	ldr	r3, [r3, #20]
 8001710:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001714:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001718:	d110      	bne.n	800173c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e00f      	b.n	800173e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800171e:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800172a:	d007      	beq.n	800173c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800172c:	4b07      	ldr	r3, [pc, #28]	@ (800174c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001734:	4a05      	ldr	r2, [pc, #20]	@ (800174c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001736:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800173a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3714      	adds	r7, #20
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40007000 	.word	0x40007000
 8001750:	20000000 	.word	0x20000000
 8001754:	431bde83 	.word	0x431bde83

08001758 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d101      	bne.n	800176a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e3ca      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800176a:	4b97      	ldr	r3, [pc, #604]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f003 030c 	and.w	r3, r3, #12
 8001772:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001774:	4b94      	ldr	r3, [pc, #592]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0310 	and.w	r3, r3, #16
 8001786:	2b00      	cmp	r3, #0
 8001788:	f000 80e4 	beq.w	8001954 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d007      	beq.n	80017a2 <HAL_RCC_OscConfig+0x4a>
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	2b0c      	cmp	r3, #12
 8001796:	f040 808b 	bne.w	80018b0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	2b01      	cmp	r3, #1
 800179e:	f040 8087 	bne.w	80018b0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017a2:	4b89      	ldr	r3, [pc, #548]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <HAL_RCC_OscConfig+0x62>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	699b      	ldr	r3, [r3, #24]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e3a2      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a1a      	ldr	r2, [r3, #32]
 80017be:	4b82      	ldr	r3, [pc, #520]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0308 	and.w	r3, r3, #8
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d004      	beq.n	80017d4 <HAL_RCC_OscConfig+0x7c>
 80017ca:	4b7f      	ldr	r3, [pc, #508]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017d2:	e005      	b.n	80017e0 <HAL_RCC_OscConfig+0x88>
 80017d4:	4b7c      	ldr	r3, [pc, #496]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80017d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017da:	091b      	lsrs	r3, r3, #4
 80017dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d223      	bcs.n	800182c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a1b      	ldr	r3, [r3, #32]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f000 fd87 	bl	80022fc <RCC_SetFlashLatencyFromMSIRange>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e383      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017f8:	4b73      	ldr	r3, [pc, #460]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a72      	ldr	r2, [pc, #456]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80017fe:	f043 0308 	orr.w	r3, r3, #8
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	4b70      	ldr	r3, [pc, #448]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	496d      	ldr	r1, [pc, #436]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001812:	4313      	orrs	r3, r2
 8001814:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001816:	4b6c      	ldr	r3, [pc, #432]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	021b      	lsls	r3, r3, #8
 8001824:	4968      	ldr	r1, [pc, #416]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001826:	4313      	orrs	r3, r2
 8001828:	604b      	str	r3, [r1, #4]
 800182a:	e025      	b.n	8001878 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800182c:	4b66      	ldr	r3, [pc, #408]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a65      	ldr	r2, [pc, #404]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001832:	f043 0308 	orr.w	r3, r3, #8
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	4b63      	ldr	r3, [pc, #396]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a1b      	ldr	r3, [r3, #32]
 8001844:	4960      	ldr	r1, [pc, #384]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001846:	4313      	orrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800184a:	4b5f      	ldr	r3, [pc, #380]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	021b      	lsls	r3, r3, #8
 8001858:	495b      	ldr	r1, [pc, #364]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 800185a:	4313      	orrs	r3, r2
 800185c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d109      	bne.n	8001878 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6a1b      	ldr	r3, [r3, #32]
 8001868:	4618      	mov	r0, r3
 800186a:	f000 fd47 	bl	80022fc <RCC_SetFlashLatencyFromMSIRange>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e343      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001878:	f000 fc4a 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 800187c:	4602      	mov	r2, r0
 800187e:	4b52      	ldr	r3, [pc, #328]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	091b      	lsrs	r3, r3, #4
 8001884:	f003 030f 	and.w	r3, r3, #15
 8001888:	4950      	ldr	r1, [pc, #320]	@ (80019cc <HAL_RCC_OscConfig+0x274>)
 800188a:	5ccb      	ldrb	r3, [r1, r3]
 800188c:	f003 031f 	and.w	r3, r3, #31
 8001890:	fa22 f303 	lsr.w	r3, r2, r3
 8001894:	4a4e      	ldr	r2, [pc, #312]	@ (80019d0 <HAL_RCC_OscConfig+0x278>)
 8001896:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001898:	4b4e      	ldr	r3, [pc, #312]	@ (80019d4 <HAL_RCC_OscConfig+0x27c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff f9bf 	bl	8000c20 <HAL_InitTick>
 80018a2:	4603      	mov	r3, r0
 80018a4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d052      	beq.n	8001952 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	e327      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d032      	beq.n	800191e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80018b8:	4b43      	ldr	r3, [pc, #268]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a42      	ldr	r2, [pc, #264]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018c4:	f7ff fb90 	bl	8000fe8 <HAL_GetTick>
 80018c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018cc:	f7ff fb8c 	bl	8000fe8 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e310      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018de:	4b3a      	ldr	r3, [pc, #232]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d0f0      	beq.n	80018cc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018ea:	4b37      	ldr	r3, [pc, #220]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a36      	ldr	r2, [pc, #216]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80018f0:	f043 0308 	orr.w	r3, r3, #8
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	4b34      	ldr	r3, [pc, #208]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a1b      	ldr	r3, [r3, #32]
 8001902:	4931      	ldr	r1, [pc, #196]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001904:	4313      	orrs	r3, r2
 8001906:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001908:	4b2f      	ldr	r3, [pc, #188]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	69db      	ldr	r3, [r3, #28]
 8001914:	021b      	lsls	r3, r3, #8
 8001916:	492c      	ldr	r1, [pc, #176]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001918:	4313      	orrs	r3, r2
 800191a:	604b      	str	r3, [r1, #4]
 800191c:	e01a      	b.n	8001954 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800191e:	4b2a      	ldr	r3, [pc, #168]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a29      	ldr	r2, [pc, #164]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001924:	f023 0301 	bic.w	r3, r3, #1
 8001928:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800192a:	f7ff fb5d 	bl	8000fe8 <HAL_GetTick>
 800192e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001930:	e008      	b.n	8001944 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001932:	f7ff fb59 	bl	8000fe8 <HAL_GetTick>
 8001936:	4602      	mov	r2, r0
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d901      	bls.n	8001944 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e2dd      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001944:	4b20      	ldr	r3, [pc, #128]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0302 	and.w	r3, r3, #2
 800194c:	2b00      	cmp	r3, #0
 800194e:	d1f0      	bne.n	8001932 <HAL_RCC_OscConfig+0x1da>
 8001950:	e000      	b.n	8001954 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001952:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b00      	cmp	r3, #0
 800195e:	d074      	beq.n	8001a4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	2b08      	cmp	r3, #8
 8001964:	d005      	beq.n	8001972 <HAL_RCC_OscConfig+0x21a>
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	2b0c      	cmp	r3, #12
 800196a:	d10e      	bne.n	800198a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	2b03      	cmp	r3, #3
 8001970:	d10b      	bne.n	800198a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d064      	beq.n	8001a48 <HAL_RCC_OscConfig+0x2f0>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d160      	bne.n	8001a48 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e2ba      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001992:	d106      	bne.n	80019a2 <HAL_RCC_OscConfig+0x24a>
 8001994:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a0b      	ldr	r2, [pc, #44]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 800199a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800199e:	6013      	str	r3, [r2, #0]
 80019a0:	e026      	b.n	80019f0 <HAL_RCC_OscConfig+0x298>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019aa:	d115      	bne.n	80019d8 <HAL_RCC_OscConfig+0x280>
 80019ac:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a05      	ldr	r2, [pc, #20]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80019b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019b6:	6013      	str	r3, [r2, #0]
 80019b8:	4b03      	ldr	r3, [pc, #12]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a02      	ldr	r2, [pc, #8]	@ (80019c8 <HAL_RCC_OscConfig+0x270>)
 80019be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	e014      	b.n	80019f0 <HAL_RCC_OscConfig+0x298>
 80019c6:	bf00      	nop
 80019c8:	40021000 	.word	0x40021000
 80019cc:	080054bc 	.word	0x080054bc
 80019d0:	20000000 	.word	0x20000000
 80019d4:	20000004 	.word	0x20000004
 80019d8:	4ba0      	ldr	r3, [pc, #640]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a9f      	ldr	r2, [pc, #636]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 80019de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019e2:	6013      	str	r3, [r2, #0]
 80019e4:	4b9d      	ldr	r3, [pc, #628]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a9c      	ldr	r2, [pc, #624]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 80019ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d013      	beq.n	8001a20 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f8:	f7ff faf6 	bl	8000fe8 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a00:	f7ff faf2 	bl	8000fe8 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b64      	cmp	r3, #100	@ 0x64
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e276      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a12:	4b92      	ldr	r3, [pc, #584]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f0      	beq.n	8001a00 <HAL_RCC_OscConfig+0x2a8>
 8001a1e:	e014      	b.n	8001a4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a20:	f7ff fae2 	bl	8000fe8 <HAL_GetTick>
 8001a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a26:	e008      	b.n	8001a3a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a28:	f7ff fade 	bl	8000fe8 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b64      	cmp	r3, #100	@ 0x64
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e262      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a3a:	4b88      	ldr	r3, [pc, #544]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1f0      	bne.n	8001a28 <HAL_RCC_OscConfig+0x2d0>
 8001a46:	e000      	b.n	8001a4a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d060      	beq.n	8001b18 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	d005      	beq.n	8001a68 <HAL_RCC_OscConfig+0x310>
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	2b0c      	cmp	r3, #12
 8001a60:	d119      	bne.n	8001a96 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d116      	bne.n	8001a96 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a68:	4b7c      	ldr	r3, [pc, #496]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_RCC_OscConfig+0x328>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d101      	bne.n	8001a80 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e23f      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a80:	4b76      	ldr	r3, [pc, #472]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	691b      	ldr	r3, [r3, #16]
 8001a8c:	061b      	lsls	r3, r3, #24
 8001a8e:	4973      	ldr	r1, [pc, #460]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a94:	e040      	b.n	8001b18 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d023      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a9e:	4b6f      	ldr	r3, [pc, #444]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a6e      	ldr	r2, [pc, #440]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aaa:	f7ff fa9d 	bl	8000fe8 <HAL_GetTick>
 8001aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ab0:	e008      	b.n	8001ac4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab2:	f7ff fa99 	bl	8000fe8 <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e21d      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ac4:	4b65      	ldr	r3, [pc, #404]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d0f0      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad0:	4b62      	ldr	r3, [pc, #392]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	061b      	lsls	r3, r3, #24
 8001ade:	495f      	ldr	r1, [pc, #380]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	604b      	str	r3, [r1, #4]
 8001ae4:	e018      	b.n	8001b18 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ae6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a5c      	ldr	r2, [pc, #368]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001af0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af2:	f7ff fa79 	bl	8000fe8 <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001afa:	f7ff fa75 	bl	8000fe8 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e1f9      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b0c:	4b53      	ldr	r3, [pc, #332]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1f0      	bne.n	8001afa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0308 	and.w	r3, r3, #8
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d03c      	beq.n	8001b9e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	695b      	ldr	r3, [r3, #20]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d01c      	beq.n	8001b66 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b2c:	4b4b      	ldr	r3, [pc, #300]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b32:	4a4a      	ldr	r2, [pc, #296]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001b34:	f043 0301 	orr.w	r3, r3, #1
 8001b38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3c:	f7ff fa54 	bl	8000fe8 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b44:	f7ff fa50 	bl	8000fe8 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e1d4      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b56:	4b41      	ldr	r3, [pc, #260]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001b58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0ef      	beq.n	8001b44 <HAL_RCC_OscConfig+0x3ec>
 8001b64:	e01b      	b.n	8001b9e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b66:	4b3d      	ldr	r3, [pc, #244]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001b68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b6c:	4a3b      	ldr	r2, [pc, #236]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001b6e:	f023 0301 	bic.w	r3, r3, #1
 8001b72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b76:	f7ff fa37 	bl	8000fe8 <HAL_GetTick>
 8001b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b7c:	e008      	b.n	8001b90 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b7e:	f7ff fa33 	bl	8000fe8 <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e1b7      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b90:	4b32      	ldr	r3, [pc, #200]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001b92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1ef      	bne.n	8001b7e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0304 	and.w	r3, r3, #4
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 80a6 	beq.w	8001cf8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bac:	2300      	movs	r3, #0
 8001bae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001bb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d10d      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bbc:	4b27      	ldr	r3, [pc, #156]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc0:	4a26      	ldr	r2, [pc, #152]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001bc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bc8:	4b24      	ldr	r3, [pc, #144]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bd8:	4b21      	ldr	r3, [pc, #132]	@ (8001c60 <HAL_RCC_OscConfig+0x508>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d118      	bne.n	8001c16 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001be4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c60 <HAL_RCC_OscConfig+0x508>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c60 <HAL_RCC_OscConfig+0x508>)
 8001bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bf0:	f7ff f9fa 	bl	8000fe8 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bf8:	f7ff f9f6 	bl	8000fe8 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e17a      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c0a:	4b15      	ldr	r3, [pc, #84]	@ (8001c60 <HAL_RCC_OscConfig+0x508>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f0      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d108      	bne.n	8001c30 <HAL_RCC_OscConfig+0x4d8>
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c24:	4a0d      	ldr	r2, [pc, #52]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c2e:	e029      	b.n	8001c84 <HAL_RCC_OscConfig+0x52c>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	2b05      	cmp	r3, #5
 8001c36:	d115      	bne.n	8001c64 <HAL_RCC_OscConfig+0x50c>
 8001c38:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c3e:	4a07      	ldr	r2, [pc, #28]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001c40:	f043 0304 	orr.w	r3, r3, #4
 8001c44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c48:	4b04      	ldr	r3, [pc, #16]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c4e:	4a03      	ldr	r2, [pc, #12]	@ (8001c5c <HAL_RCC_OscConfig+0x504>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c58:	e014      	b.n	8001c84 <HAL_RCC_OscConfig+0x52c>
 8001c5a:	bf00      	nop
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	40007000 	.word	0x40007000
 8001c64:	4b9c      	ldr	r3, [pc, #624]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c6a:	4a9b      	ldr	r2, [pc, #620]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001c6c:	f023 0301 	bic.w	r3, r3, #1
 8001c70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c74:	4b98      	ldr	r3, [pc, #608]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c7a:	4a97      	ldr	r2, [pc, #604]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001c7c:	f023 0304 	bic.w	r3, r3, #4
 8001c80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d016      	beq.n	8001cba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c8c:	f7ff f9ac 	bl	8000fe8 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c92:	e00a      	b.n	8001caa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c94:	f7ff f9a8 	bl	8000fe8 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e12a      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001caa:	4b8b      	ldr	r3, [pc, #556]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0ed      	beq.n	8001c94 <HAL_RCC_OscConfig+0x53c>
 8001cb8:	e015      	b.n	8001ce6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cba:	f7ff f995 	bl	8000fe8 <HAL_GetTick>
 8001cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cc0:	e00a      	b.n	8001cd8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cc2:	f7ff f991 	bl	8000fe8 <HAL_GetTick>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e113      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cd8:	4b7f      	ldr	r3, [pc, #508]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1ed      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ce6:	7ffb      	ldrb	r3, [r7, #31]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d105      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cec:	4b7a      	ldr	r3, [pc, #488]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf0:	4a79      	ldr	r2, [pc, #484]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cf6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f000 80fe 	beq.w	8001efe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	f040 80d0 	bne.w	8001eac <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001d0c:	4b72      	ldr	r3, [pc, #456]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	f003 0203 	and.w	r2, r3, #3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d130      	bne.n	8001d82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d127      	bne.n	8001d82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d3c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d11f      	bne.n	8001d82 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001d4c:	2a07      	cmp	r2, #7
 8001d4e:	bf14      	ite	ne
 8001d50:	2201      	movne	r2, #1
 8001d52:	2200      	moveq	r2, #0
 8001d54:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d113      	bne.n	8001d82 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d64:	085b      	lsrs	r3, r3, #1
 8001d66:	3b01      	subs	r3, #1
 8001d68:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d109      	bne.n	8001d82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d78:	085b      	lsrs	r3, r3, #1
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d06e      	beq.n	8001e60 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	2b0c      	cmp	r3, #12
 8001d86:	d069      	beq.n	8001e5c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001d88:	4b53      	ldr	r3, [pc, #332]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d105      	bne.n	8001da0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001d94:	4b50      	ldr	r3, [pc, #320]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e0ad      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001da4:	4b4c      	ldr	r3, [pc, #304]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a4b      	ldr	r2, [pc, #300]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001daa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001dae:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001db0:	f7ff f91a 	bl	8000fe8 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db8:	f7ff f916 	bl	8000fe8 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e09a      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dca:	4b43      	ldr	r3, [pc, #268]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1f0      	bne.n	8001db8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dd6:	4b40      	ldr	r3, [pc, #256]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001dd8:	68da      	ldr	r2, [r3, #12]
 8001dda:	4b40      	ldr	r3, [pc, #256]	@ (8001edc <HAL_RCC_OscConfig+0x784>)
 8001ddc:	4013      	ands	r3, r2
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001de6:	3a01      	subs	r2, #1
 8001de8:	0112      	lsls	r2, r2, #4
 8001dea:	4311      	orrs	r1, r2
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001df0:	0212      	lsls	r2, r2, #8
 8001df2:	4311      	orrs	r1, r2
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001df8:	0852      	lsrs	r2, r2, #1
 8001dfa:	3a01      	subs	r2, #1
 8001dfc:	0552      	lsls	r2, r2, #21
 8001dfe:	4311      	orrs	r1, r2
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001e04:	0852      	lsrs	r2, r2, #1
 8001e06:	3a01      	subs	r2, #1
 8001e08:	0652      	lsls	r2, r2, #25
 8001e0a:	4311      	orrs	r1, r2
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001e10:	0912      	lsrs	r2, r2, #4
 8001e12:	0452      	lsls	r2, r2, #17
 8001e14:	430a      	orrs	r2, r1
 8001e16:	4930      	ldr	r1, [pc, #192]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001e1c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a2d      	ldr	r2, [pc, #180]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e26:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e28:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e32:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e34:	f7ff f8d8 	bl	8000fe8 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e3c:	f7ff f8d4 	bl	8000fe8 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e058      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e4e:	4b22      	ldr	r3, [pc, #136]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e5a:	e050      	b.n	8001efe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e04f      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e60:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d148      	bne.n	8001efe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a19      	ldr	r2, [pc, #100]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e78:	4b17      	ldr	r3, [pc, #92]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	4a16      	ldr	r2, [pc, #88]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001e7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e84:	f7ff f8b0 	bl	8000fe8 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e8c:	f7ff f8ac 	bl	8000fe8 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e030      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0f0      	beq.n	8001e8c <HAL_RCC_OscConfig+0x734>
 8001eaa:	e028      	b.n	8001efe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	2b0c      	cmp	r3, #12
 8001eb0:	d023      	beq.n	8001efa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb2:	4b09      	ldr	r3, [pc, #36]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a08      	ldr	r2, [pc, #32]	@ (8001ed8 <HAL_RCC_OscConfig+0x780>)
 8001eb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ebe:	f7ff f893 	bl	8000fe8 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ec4:	e00c      	b.n	8001ee0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec6:	f7ff f88f 	bl	8000fe8 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d905      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e013      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ee0:	4b09      	ldr	r3, [pc, #36]	@ (8001f08 <HAL_RCC_OscConfig+0x7b0>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1ec      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001eec:	4b06      	ldr	r3, [pc, #24]	@ (8001f08 <HAL_RCC_OscConfig+0x7b0>)
 8001eee:	68da      	ldr	r2, [r3, #12]
 8001ef0:	4905      	ldr	r1, [pc, #20]	@ (8001f08 <HAL_RCC_OscConfig+0x7b0>)
 8001ef2:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <HAL_RCC_OscConfig+0x7b4>)
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	60cb      	str	r3, [r1, #12]
 8001ef8:	e001      	b.n	8001efe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e000      	b.n	8001f00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3720      	adds	r7, #32
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	feeefffc 	.word	0xfeeefffc

08001f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e0e7      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f24:	4b75      	ldr	r3, [pc, #468]	@ (80020fc <HAL_RCC_ClockConfig+0x1ec>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d910      	bls.n	8001f54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f32:	4b72      	ldr	r3, [pc, #456]	@ (80020fc <HAL_RCC_ClockConfig+0x1ec>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 0207 	bic.w	r2, r3, #7
 8001f3a:	4970      	ldr	r1, [pc, #448]	@ (80020fc <HAL_RCC_ClockConfig+0x1ec>)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f42:	4b6e      	ldr	r3, [pc, #440]	@ (80020fc <HAL_RCC_ClockConfig+0x1ec>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d001      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e0cf      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d010      	beq.n	8001f82 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	4b66      	ldr	r3, [pc, #408]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d908      	bls.n	8001f82 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f70:	4b63      	ldr	r3, [pc, #396]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	4960      	ldr	r1, [pc, #384]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d04c      	beq.n	8002028 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d107      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f96:	4b5a      	ldr	r3, [pc, #360]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d121      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e0a6      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d107      	bne.n	8001fbe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fae:	4b54      	ldr	r3, [pc, #336]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d115      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e09a      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d107      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fc6:	4b4e      	ldr	r3, [pc, #312]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d109      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e08e      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fd6:	4b4a      	ldr	r3, [pc, #296]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e086      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fe6:	4b46      	ldr	r3, [pc, #280]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f023 0203 	bic.w	r2, r3, #3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	4943      	ldr	r1, [pc, #268]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ff8:	f7fe fff6 	bl	8000fe8 <HAL_GetTick>
 8001ffc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffe:	e00a      	b.n	8002016 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002000:	f7fe fff2 	bl	8000fe8 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800200e:	4293      	cmp	r3, r2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e06e      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002016:	4b3a      	ldr	r3, [pc, #232]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 020c 	and.w	r2, r3, #12
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	429a      	cmp	r2, r3
 8002026:	d1eb      	bne.n	8002000 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d010      	beq.n	8002056 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	4b31      	ldr	r3, [pc, #196]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002040:	429a      	cmp	r2, r3
 8002042:	d208      	bcs.n	8002056 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002044:	4b2e      	ldr	r3, [pc, #184]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	492b      	ldr	r1, [pc, #172]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8002052:	4313      	orrs	r3, r2
 8002054:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002056:	4b29      	ldr	r3, [pc, #164]	@ (80020fc <HAL_RCC_ClockConfig+0x1ec>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	429a      	cmp	r2, r3
 8002062:	d210      	bcs.n	8002086 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002064:	4b25      	ldr	r3, [pc, #148]	@ (80020fc <HAL_RCC_ClockConfig+0x1ec>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f023 0207 	bic.w	r2, r3, #7
 800206c:	4923      	ldr	r1, [pc, #140]	@ (80020fc <HAL_RCC_ClockConfig+0x1ec>)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	4313      	orrs	r3, r2
 8002072:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002074:	4b21      	ldr	r3, [pc, #132]	@ (80020fc <HAL_RCC_ClockConfig+0x1ec>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	683a      	ldr	r2, [r7, #0]
 800207e:	429a      	cmp	r2, r3
 8002080:	d001      	beq.n	8002086 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e036      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0304 	and.w	r3, r3, #4
 800208e:	2b00      	cmp	r3, #0
 8002090:	d008      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002092:	4b1b      	ldr	r3, [pc, #108]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	4918      	ldr	r1, [pc, #96]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 80020a0:	4313      	orrs	r3, r2
 80020a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0308 	and.w	r3, r3, #8
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d009      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020b0:	4b13      	ldr	r3, [pc, #76]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	4910      	ldr	r1, [pc, #64]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020c4:	f000 f824 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 80020c8:	4602      	mov	r2, r0
 80020ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002100 <HAL_RCC_ClockConfig+0x1f0>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	f003 030f 	and.w	r3, r3, #15
 80020d4:	490b      	ldr	r1, [pc, #44]	@ (8002104 <HAL_RCC_ClockConfig+0x1f4>)
 80020d6:	5ccb      	ldrb	r3, [r1, r3]
 80020d8:	f003 031f 	and.w	r3, r3, #31
 80020dc:	fa22 f303 	lsr.w	r3, r2, r3
 80020e0:	4a09      	ldr	r2, [pc, #36]	@ (8002108 <HAL_RCC_ClockConfig+0x1f8>)
 80020e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020e4:	4b09      	ldr	r3, [pc, #36]	@ (800210c <HAL_RCC_ClockConfig+0x1fc>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7fe fd99 	bl	8000c20 <HAL_InitTick>
 80020ee:	4603      	mov	r3, r0
 80020f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80020f2:	7afb      	ldrb	r3, [r7, #11]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3710      	adds	r7, #16
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40022000 	.word	0x40022000
 8002100:	40021000 	.word	0x40021000
 8002104:	080054bc 	.word	0x080054bc
 8002108:	20000000 	.word	0x20000000
 800210c:	20000004 	.word	0x20000004

08002110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	@ 0x24
 8002114:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	61fb      	str	r3, [r7, #28]
 800211a:	2300      	movs	r3, #0
 800211c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800211e:	4b3e      	ldr	r3, [pc, #248]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f003 030c 	and.w	r3, r3, #12
 8002126:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002128:	4b3b      	ldr	r3, [pc, #236]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d005      	beq.n	8002144 <HAL_RCC_GetSysClockFreq+0x34>
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	2b0c      	cmp	r3, #12
 800213c:	d121      	bne.n	8002182 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d11e      	bne.n	8002182 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002144:	4b34      	ldr	r3, [pc, #208]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0308 	and.w	r3, r3, #8
 800214c:	2b00      	cmp	r3, #0
 800214e:	d107      	bne.n	8002160 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002150:	4b31      	ldr	r3, [pc, #196]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 8002152:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002156:	0a1b      	lsrs	r3, r3, #8
 8002158:	f003 030f 	and.w	r3, r3, #15
 800215c:	61fb      	str	r3, [r7, #28]
 800215e:	e005      	b.n	800216c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002160:	4b2d      	ldr	r3, [pc, #180]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	091b      	lsrs	r3, r3, #4
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800216c:	4a2b      	ldr	r2, [pc, #172]	@ (800221c <HAL_RCC_GetSysClockFreq+0x10c>)
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002174:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d10d      	bne.n	8002198 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002180:	e00a      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	2b04      	cmp	r3, #4
 8002186:	d102      	bne.n	800218e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002188:	4b25      	ldr	r3, [pc, #148]	@ (8002220 <HAL_RCC_GetSysClockFreq+0x110>)
 800218a:	61bb      	str	r3, [r7, #24]
 800218c:	e004      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	2b08      	cmp	r3, #8
 8002192:	d101      	bne.n	8002198 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002194:	4b23      	ldr	r3, [pc, #140]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x114>)
 8002196:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	2b0c      	cmp	r3, #12
 800219c:	d134      	bne.n	8002208 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800219e:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	f003 0303 	and.w	r3, r3, #3
 80021a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d003      	beq.n	80021b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d003      	beq.n	80021bc <HAL_RCC_GetSysClockFreq+0xac>
 80021b4:	e005      	b.n	80021c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80021b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002220 <HAL_RCC_GetSysClockFreq+0x110>)
 80021b8:	617b      	str	r3, [r7, #20]
      break;
 80021ba:	e005      	b.n	80021c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80021bc:	4b19      	ldr	r3, [pc, #100]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x114>)
 80021be:	617b      	str	r3, [r7, #20]
      break;
 80021c0:	e002      	b.n	80021c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	617b      	str	r3, [r7, #20]
      break;
 80021c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80021c8:	4b13      	ldr	r3, [pc, #76]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	3301      	adds	r3, #1
 80021d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80021d6:	4b10      	ldr	r3, [pc, #64]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	0a1b      	lsrs	r3, r3, #8
 80021dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	fb03 f202 	mul.w	r2, r3, r2
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002218 <HAL_RCC_GetSysClockFreq+0x108>)
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	0e5b      	lsrs	r3, r3, #25
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	3301      	adds	r3, #1
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	fbb2 f3f3 	udiv	r3, r2, r3
 8002206:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002208:	69bb      	ldr	r3, [r7, #24]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3724      	adds	r7, #36	@ 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	40021000 	.word	0x40021000
 800221c:	080054d4 	.word	0x080054d4
 8002220:	00f42400 	.word	0x00f42400
 8002224:	007a1200 	.word	0x007a1200

08002228 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800222c:	4b03      	ldr	r3, [pc, #12]	@ (800223c <HAL_RCC_GetHCLKFreq+0x14>)
 800222e:	681b      	ldr	r3, [r3, #0]
}
 8002230:	4618      	mov	r0, r3
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	20000000 	.word	0x20000000

08002240 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002244:	f7ff fff0 	bl	8002228 <HAL_RCC_GetHCLKFreq>
 8002248:	4602      	mov	r2, r0
 800224a:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <HAL_RCC_GetPCLK1Freq+0x24>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	0a1b      	lsrs	r3, r3, #8
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	4904      	ldr	r1, [pc, #16]	@ (8002268 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002256:	5ccb      	ldrb	r3, [r1, r3]
 8002258:	f003 031f 	and.w	r3, r3, #31
 800225c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002260:	4618      	mov	r0, r3
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40021000 	.word	0x40021000
 8002268:	080054cc 	.word	0x080054cc

0800226c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002270:	f7ff ffda 	bl	8002228 <HAL_RCC_GetHCLKFreq>
 8002274:	4602      	mov	r2, r0
 8002276:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	0adb      	lsrs	r3, r3, #11
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	4904      	ldr	r1, [pc, #16]	@ (8002294 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002282:	5ccb      	ldrb	r3, [r1, r3]
 8002284:	f003 031f 	and.w	r3, r3, #31
 8002288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800228c:	4618      	mov	r0, r3
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40021000 	.word	0x40021000
 8002294:	080054cc 	.word	0x080054cc

08002298 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	220f      	movs	r2, #15
 80022a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80022a8:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <HAL_RCC_GetClockConfig+0x5c>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 0203 	and.w	r2, r3, #3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80022b4:	4b0f      	ldr	r3, [pc, #60]	@ (80022f4 <HAL_RCC_GetClockConfig+0x5c>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80022c0:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <HAL_RCC_GetClockConfig+0x5c>)
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80022cc:	4b09      	ldr	r3, [pc, #36]	@ (80022f4 <HAL_RCC_GetClockConfig+0x5c>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	08db      	lsrs	r3, r3, #3
 80022d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80022da:	4b07      	ldr	r3, [pc, #28]	@ (80022f8 <HAL_RCC_GetClockConfig+0x60>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0207 	and.w	r2, r3, #7
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	601a      	str	r2, [r3, #0]
}
 80022e6:	bf00      	nop
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40022000 	.word	0x40022000

080022fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002304:	2300      	movs	r3, #0
 8002306:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002308:	4b2a      	ldr	r3, [pc, #168]	@ (80023b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800230a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d003      	beq.n	800231c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002314:	f7ff f9bc 	bl	8001690 <HAL_PWREx_GetVoltageRange>
 8002318:	6178      	str	r0, [r7, #20]
 800231a:	e014      	b.n	8002346 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800231c:	4b25      	ldr	r3, [pc, #148]	@ (80023b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800231e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002320:	4a24      	ldr	r2, [pc, #144]	@ (80023b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002322:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002326:	6593      	str	r3, [r2, #88]	@ 0x58
 8002328:	4b22      	ldr	r3, [pc, #136]	@ (80023b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002334:	f7ff f9ac 	bl	8001690 <HAL_PWREx_GetVoltageRange>
 8002338:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800233a:	4b1e      	ldr	r3, [pc, #120]	@ (80023b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800233c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233e:	4a1d      	ldr	r2, [pc, #116]	@ (80023b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002340:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002344:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800234c:	d10b      	bne.n	8002366 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b80      	cmp	r3, #128	@ 0x80
 8002352:	d919      	bls.n	8002388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2ba0      	cmp	r3, #160	@ 0xa0
 8002358:	d902      	bls.n	8002360 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800235a:	2302      	movs	r3, #2
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	e013      	b.n	8002388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002360:	2301      	movs	r3, #1
 8002362:	613b      	str	r3, [r7, #16]
 8002364:	e010      	b.n	8002388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b80      	cmp	r3, #128	@ 0x80
 800236a:	d902      	bls.n	8002372 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800236c:	2303      	movs	r3, #3
 800236e:	613b      	str	r3, [r7, #16]
 8002370:	e00a      	b.n	8002388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2b80      	cmp	r3, #128	@ 0x80
 8002376:	d102      	bne.n	800237e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002378:	2302      	movs	r3, #2
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	e004      	b.n	8002388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b70      	cmp	r3, #112	@ 0x70
 8002382:	d101      	bne.n	8002388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002384:	2301      	movs	r3, #1
 8002386:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f023 0207 	bic.w	r2, r3, #7
 8002390:	4909      	ldr	r1, [pc, #36]	@ (80023b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002398:	4b07      	ldr	r3, [pc, #28]	@ (80023b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0307 	and.w	r3, r3, #7
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d001      	beq.n	80023aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e000      	b.n	80023ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40022000 	.word	0x40022000

080023bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023c4:	2300      	movs	r3, #0
 80023c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023c8:	2300      	movs	r3, #0
 80023ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d041      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80023dc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80023e0:	d02a      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80023e2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80023e6:	d824      	bhi.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80023e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80023ec:	d008      	beq.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80023ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80023f2:	d81e      	bhi.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00a      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x52>
 80023f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023fc:	d010      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80023fe:	e018      	b.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002400:	4b86      	ldr	r3, [pc, #536]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	4a85      	ldr	r2, [pc, #532]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002406:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800240a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800240c:	e015      	b.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	3304      	adds	r3, #4
 8002412:	2100      	movs	r1, #0
 8002414:	4618      	mov	r0, r3
 8002416:	f000 fabb 	bl	8002990 <RCCEx_PLLSAI1_Config>
 800241a:	4603      	mov	r3, r0
 800241c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800241e:	e00c      	b.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3320      	adds	r3, #32
 8002424:	2100      	movs	r1, #0
 8002426:	4618      	mov	r0, r3
 8002428:	f000 fba6 	bl	8002b78 <RCCEx_PLLSAI2_Config>
 800242c:	4603      	mov	r3, r0
 800242e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002430:	e003      	b.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	74fb      	strb	r3, [r7, #19]
      break;
 8002436:	e000      	b.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002438:	bf00      	nop
    }

    if(ret == HAL_OK)
 800243a:	7cfb      	ldrb	r3, [r7, #19]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d10b      	bne.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002440:	4b76      	ldr	r3, [pc, #472]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002446:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800244e:	4973      	ldr	r1, [pc, #460]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002450:	4313      	orrs	r3, r2
 8002452:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002456:	e001      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002458:	7cfb      	ldrb	r3, [r7, #19]
 800245a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d041      	beq.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800246c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002470:	d02a      	beq.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002472:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002476:	d824      	bhi.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002478:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800247c:	d008      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800247e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002482:	d81e      	bhi.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00a      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002488:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800248c:	d010      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800248e:	e018      	b.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002490:	4b62      	ldr	r3, [pc, #392]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	4a61      	ldr	r2, [pc, #388]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002496:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800249a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800249c:	e015      	b.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	3304      	adds	r3, #4
 80024a2:	2100      	movs	r1, #0
 80024a4:	4618      	mov	r0, r3
 80024a6:	f000 fa73 	bl	8002990 <RCCEx_PLLSAI1_Config>
 80024aa:	4603      	mov	r3, r0
 80024ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024ae:	e00c      	b.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	3320      	adds	r3, #32
 80024b4:	2100      	movs	r1, #0
 80024b6:	4618      	mov	r0, r3
 80024b8:	f000 fb5e 	bl	8002b78 <RCCEx_PLLSAI2_Config>
 80024bc:	4603      	mov	r3, r0
 80024be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024c0:	e003      	b.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	74fb      	strb	r3, [r7, #19]
      break;
 80024c6:	e000      	b.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80024c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024ca:	7cfb      	ldrb	r3, [r7, #19]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10b      	bne.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024d0:	4b52      	ldr	r3, [pc, #328]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024de:	494f      	ldr	r1, [pc, #316]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80024e6:	e001      	b.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024e8:	7cfb      	ldrb	r3, [r7, #19]
 80024ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 80a0 	beq.w	800263a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024fa:	2300      	movs	r3, #0
 80024fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80024fe:	4b47      	ldr	r3, [pc, #284]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800250e:	2300      	movs	r3, #0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d00d      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002514:	4b41      	ldr	r3, [pc, #260]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002518:	4a40      	ldr	r2, [pc, #256]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800251a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800251e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002520:	4b3e      	ldr	r3, [pc, #248]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252c:	2301      	movs	r3, #1
 800252e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002530:	4b3b      	ldr	r3, [pc, #236]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a3a      	ldr	r2, [pc, #232]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002536:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800253a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800253c:	f7fe fd54 	bl	8000fe8 <HAL_GetTick>
 8002540:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002542:	e009      	b.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002544:	f7fe fd50 	bl	8000fe8 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d902      	bls.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	74fb      	strb	r3, [r7, #19]
        break;
 8002556:	e005      	b.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002558:	4b31      	ldr	r3, [pc, #196]	@ (8002620 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002560:	2b00      	cmp	r3, #0
 8002562:	d0ef      	beq.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002564:	7cfb      	ldrb	r3, [r7, #19]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d15c      	bne.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800256a:	4b2c      	ldr	r3, [pc, #176]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800256c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002570:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002574:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d01f      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	429a      	cmp	r2, r3
 8002586:	d019      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002588:	4b24      	ldr	r3, [pc, #144]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800258a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800258e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002592:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002594:	4b21      	ldr	r3, [pc, #132]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800259a:	4a20      	ldr	r2, [pc, #128]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800259c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025a4:	4b1d      	ldr	r3, [pc, #116]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025aa:	4a1c      	ldr	r2, [pc, #112]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80025b4:	4a19      	ldr	r2, [pc, #100]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d016      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c6:	f7fe fd0f 	bl	8000fe8 <HAL_GetTick>
 80025ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025cc:	e00b      	b.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ce:	f7fe fd0b 	bl	8000fe8 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025dc:	4293      	cmp	r3, r2
 80025de:	d902      	bls.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	74fb      	strb	r3, [r7, #19]
            break;
 80025e4:	e006      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025e6:	4b0d      	ldr	r3, [pc, #52]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d0ec      	beq.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80025f4:	7cfb      	ldrb	r3, [r7, #19]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d10c      	bne.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025fa:	4b08      	ldr	r3, [pc, #32]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002600:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800260a:	4904      	ldr	r1, [pc, #16]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800260c:	4313      	orrs	r3, r2
 800260e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002612:	e009      	b.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002614:	7cfb      	ldrb	r3, [r7, #19]
 8002616:	74bb      	strb	r3, [r7, #18]
 8002618:	e006      	b.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800261a:	bf00      	nop
 800261c:	40021000 	.word	0x40021000
 8002620:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002624:	7cfb      	ldrb	r3, [r7, #19]
 8002626:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002628:	7c7b      	ldrb	r3, [r7, #17]
 800262a:	2b01      	cmp	r3, #1
 800262c:	d105      	bne.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800262e:	4b9e      	ldr	r3, [pc, #632]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002632:	4a9d      	ldr	r2, [pc, #628]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002634:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002638:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00a      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002646:	4b98      	ldr	r3, [pc, #608]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800264c:	f023 0203 	bic.w	r2, r3, #3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002654:	4994      	ldr	r1, [pc, #592]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002656:	4313      	orrs	r3, r2
 8002658:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d00a      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002668:	4b8f      	ldr	r3, [pc, #572]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800266a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800266e:	f023 020c 	bic.w	r2, r3, #12
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002676:	498c      	ldr	r1, [pc, #560]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002678:	4313      	orrs	r3, r2
 800267a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b00      	cmp	r3, #0
 8002688:	d00a      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800268a:	4b87      	ldr	r3, [pc, #540]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800268c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002690:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002698:	4983      	ldr	r1, [pc, #524]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800269a:	4313      	orrs	r3, r2
 800269c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0308 	and.w	r3, r3, #8
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00a      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026ac:	4b7e      	ldr	r3, [pc, #504]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ba:	497b      	ldr	r1, [pc, #492]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0310 	and.w	r3, r3, #16
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00a      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026ce:	4b76      	ldr	r3, [pc, #472]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026dc:	4972      	ldr	r1, [pc, #456]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0320 	and.w	r3, r3, #32
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00a      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026f0:	4b6d      	ldr	r3, [pc, #436]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026fe:	496a      	ldr	r1, [pc, #424]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002700:	4313      	orrs	r3, r2
 8002702:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800270e:	2b00      	cmp	r3, #0
 8002710:	d00a      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002712:	4b65      	ldr	r3, [pc, #404]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002714:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002718:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002720:	4961      	ldr	r1, [pc, #388]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002722:	4313      	orrs	r3, r2
 8002724:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00a      	beq.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002734:	4b5c      	ldr	r3, [pc, #368]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800273a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002742:	4959      	ldr	r1, [pc, #356]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002744:	4313      	orrs	r3, r2
 8002746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00a      	beq.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002756:	4b54      	ldr	r3, [pc, #336]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800275c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002764:	4950      	ldr	r1, [pc, #320]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002766:	4313      	orrs	r3, r2
 8002768:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00a      	beq.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002778:	4b4b      	ldr	r3, [pc, #300]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800277a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800277e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002786:	4948      	ldr	r1, [pc, #288]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002788:	4313      	orrs	r3, r2
 800278a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00a      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800279a:	4b43      	ldr	r3, [pc, #268]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800279c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a8:	493f      	ldr	r1, [pc, #252]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d028      	beq.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027bc:	4b3a      	ldr	r3, [pc, #232]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027ca:	4937      	ldr	r1, [pc, #220]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027da:	d106      	bne.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027dc:	4b32      	ldr	r3, [pc, #200]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	4a31      	ldr	r2, [pc, #196]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027e6:	60d3      	str	r3, [r2, #12]
 80027e8:	e011      	b.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80027f2:	d10c      	bne.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3304      	adds	r3, #4
 80027f8:	2101      	movs	r1, #1
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 f8c8 	bl	8002990 <RCCEx_PLLSAI1_Config>
 8002800:	4603      	mov	r3, r0
 8002802:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002804:	7cfb      	ldrb	r3, [r7, #19]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800280a:	7cfb      	ldrb	r3, [r7, #19]
 800280c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d028      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800281a:	4b23      	ldr	r3, [pc, #140]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002820:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002828:	491f      	ldr	r1, [pc, #124]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800282a:	4313      	orrs	r3, r2
 800282c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002834:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002838:	d106      	bne.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800283a:	4b1b      	ldr	r3, [pc, #108]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	4a1a      	ldr	r2, [pc, #104]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002840:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002844:	60d3      	str	r3, [r2, #12]
 8002846:	e011      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002850:	d10c      	bne.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3304      	adds	r3, #4
 8002856:	2101      	movs	r1, #1
 8002858:	4618      	mov	r0, r3
 800285a:	f000 f899 	bl	8002990 <RCCEx_PLLSAI1_Config>
 800285e:	4603      	mov	r3, r0
 8002860:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002862:	7cfb      	ldrb	r3, [r7, #19]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002868:	7cfb      	ldrb	r3, [r7, #19]
 800286a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d02b      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002878:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800287a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800287e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002886:	4908      	ldr	r1, [pc, #32]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002888:	4313      	orrs	r3, r2
 800288a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002892:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002896:	d109      	bne.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002898:	4b03      	ldr	r3, [pc, #12]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	4a02      	ldr	r2, [pc, #8]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800289e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028a2:	60d3      	str	r3, [r2, #12]
 80028a4:	e014      	b.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80028a6:	bf00      	nop
 80028a8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028b4:	d10c      	bne.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	3304      	adds	r3, #4
 80028ba:	2101      	movs	r1, #1
 80028bc:	4618      	mov	r0, r3
 80028be:	f000 f867 	bl	8002990 <RCCEx_PLLSAI1_Config>
 80028c2:	4603      	mov	r3, r0
 80028c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028c6:	7cfb      	ldrb	r3, [r7, #19]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80028cc:	7cfb      	ldrb	r3, [r7, #19]
 80028ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d02f      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028dc:	4b2b      	ldr	r3, [pc, #172]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80028de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028ea:	4928      	ldr	r1, [pc, #160]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80028fa:	d10d      	bne.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	3304      	adds	r3, #4
 8002900:	2102      	movs	r1, #2
 8002902:	4618      	mov	r0, r3
 8002904:	f000 f844 	bl	8002990 <RCCEx_PLLSAI1_Config>
 8002908:	4603      	mov	r3, r0
 800290a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800290c:	7cfb      	ldrb	r3, [r7, #19]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d014      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002912:	7cfb      	ldrb	r3, [r7, #19]
 8002914:	74bb      	strb	r3, [r7, #18]
 8002916:	e011      	b.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800291c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002920:	d10c      	bne.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3320      	adds	r3, #32
 8002926:	2102      	movs	r1, #2
 8002928:	4618      	mov	r0, r3
 800292a:	f000 f925 	bl	8002b78 <RCCEx_PLLSAI2_Config>
 800292e:	4603      	mov	r3, r0
 8002930:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002932:	7cfb      	ldrb	r3, [r7, #19]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002938:	7cfb      	ldrb	r3, [r7, #19]
 800293a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00a      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002948:	4b10      	ldr	r3, [pc, #64]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800294a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800294e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002956:	490d      	ldr	r1, [pc, #52]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002958:	4313      	orrs	r3, r2
 800295a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00b      	beq.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800296a:	4b08      	ldr	r3, [pc, #32]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800296c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002970:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800297a:	4904      	ldr	r1, [pc, #16]	@ (800298c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800297c:	4313      	orrs	r3, r2
 800297e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002982:	7cbb      	ldrb	r3, [r7, #18]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3718      	adds	r7, #24
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40021000 	.word	0x40021000

08002990 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800299a:	2300      	movs	r3, #0
 800299c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800299e:	4b75      	ldr	r3, [pc, #468]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	f003 0303 	and.w	r3, r3, #3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d018      	beq.n	80029dc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80029aa:	4b72      	ldr	r3, [pc, #456]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	f003 0203 	and.w	r2, r3, #3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d10d      	bne.n	80029d6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
       ||
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d009      	beq.n	80029d6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80029c2:	4b6c      	ldr	r3, [pc, #432]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	091b      	lsrs	r3, r3, #4
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	1c5a      	adds	r2, r3, #1
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
       ||
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d047      	beq.n	8002a66 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	73fb      	strb	r3, [r7, #15]
 80029da:	e044      	b.n	8002a66 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b03      	cmp	r3, #3
 80029e2:	d018      	beq.n	8002a16 <RCCEx_PLLSAI1_Config+0x86>
 80029e4:	2b03      	cmp	r3, #3
 80029e6:	d825      	bhi.n	8002a34 <RCCEx_PLLSAI1_Config+0xa4>
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d002      	beq.n	80029f2 <RCCEx_PLLSAI1_Config+0x62>
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d009      	beq.n	8002a04 <RCCEx_PLLSAI1_Config+0x74>
 80029f0:	e020      	b.n	8002a34 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80029f2:	4b60      	ldr	r3, [pc, #384]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d11d      	bne.n	8002a3a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a02:	e01a      	b.n	8002a3a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a04:	4b5b      	ldr	r3, [pc, #364]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d116      	bne.n	8002a3e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a14:	e013      	b.n	8002a3e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a16:	4b57      	ldr	r3, [pc, #348]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10f      	bne.n	8002a42 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a22:	4b54      	ldr	r3, [pc, #336]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d109      	bne.n	8002a42 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a32:	e006      	b.n	8002a42 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	73fb      	strb	r3, [r7, #15]
      break;
 8002a38:	e004      	b.n	8002a44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a3a:	bf00      	nop
 8002a3c:	e002      	b.n	8002a44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a3e:	bf00      	nop
 8002a40:	e000      	b.n	8002a44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a42:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10d      	bne.n	8002a66 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a4a:	4b4a      	ldr	r3, [pc, #296]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6819      	ldr	r1, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	011b      	lsls	r3, r3, #4
 8002a5e:	430b      	orrs	r3, r1
 8002a60:	4944      	ldr	r1, [pc, #272]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d17d      	bne.n	8002b68 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a6c:	4b41      	ldr	r3, [pc, #260]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a40      	ldr	r2, [pc, #256]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a78:	f7fe fab6 	bl	8000fe8 <HAL_GetTick>
 8002a7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a7e:	e009      	b.n	8002a94 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a80:	f7fe fab2 	bl	8000fe8 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d902      	bls.n	8002a94 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	73fb      	strb	r3, [r7, #15]
        break;
 8002a92:	e005      	b.n	8002aa0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a94:	4b37      	ldr	r3, [pc, #220]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1ef      	bne.n	8002a80 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002aa0:	7bfb      	ldrb	r3, [r7, #15]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d160      	bne.n	8002b68 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d111      	bne.n	8002ad0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002aac:	4b31      	ldr	r3, [pc, #196]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002ab4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6892      	ldr	r2, [r2, #8]
 8002abc:	0211      	lsls	r1, r2, #8
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	68d2      	ldr	r2, [r2, #12]
 8002ac2:	0912      	lsrs	r2, r2, #4
 8002ac4:	0452      	lsls	r2, r2, #17
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	492a      	ldr	r1, [pc, #168]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	610b      	str	r3, [r1, #16]
 8002ace:	e027      	b.n	8002b20 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d112      	bne.n	8002afc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ad6:	4b27      	ldr	r3, [pc, #156]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002ade:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6892      	ldr	r2, [r2, #8]
 8002ae6:	0211      	lsls	r1, r2, #8
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	6912      	ldr	r2, [r2, #16]
 8002aec:	0852      	lsrs	r2, r2, #1
 8002aee:	3a01      	subs	r2, #1
 8002af0:	0552      	lsls	r2, r2, #21
 8002af2:	430a      	orrs	r2, r1
 8002af4:	491f      	ldr	r1, [pc, #124]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	610b      	str	r3, [r1, #16]
 8002afa:	e011      	b.n	8002b20 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002afc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002b04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	6892      	ldr	r2, [r2, #8]
 8002b0c:	0211      	lsls	r1, r2, #8
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6952      	ldr	r2, [r2, #20]
 8002b12:	0852      	lsrs	r2, r2, #1
 8002b14:	3a01      	subs	r2, #1
 8002b16:	0652      	lsls	r2, r2, #25
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	4916      	ldr	r1, [pc, #88]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b20:	4b14      	ldr	r3, [pc, #80]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a13      	ldr	r2, [pc, #76]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b26:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b2c:	f7fe fa5c 	bl	8000fe8 <HAL_GetTick>
 8002b30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b32:	e009      	b.n	8002b48 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b34:	f7fe fa58 	bl	8000fe8 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d902      	bls.n	8002b48 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	73fb      	strb	r3, [r7, #15]
          break;
 8002b46:	e005      	b.n	8002b54 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b48:	4b0a      	ldr	r3, [pc, #40]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d0ef      	beq.n	8002b34 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d106      	bne.n	8002b68 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b5a:	4b06      	ldr	r3, [pc, #24]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b5c:	691a      	ldr	r2, [r3, #16]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	4904      	ldr	r1, [pc, #16]	@ (8002b74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000

08002b78 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b82:	2300      	movs	r3, #0
 8002b84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b86:	4b6a      	ldr	r3, [pc, #424]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f003 0303 	and.w	r3, r3, #3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d018      	beq.n	8002bc4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002b92:	4b67      	ldr	r3, [pc, #412]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	f003 0203 	and.w	r2, r3, #3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d10d      	bne.n	8002bbe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
       ||
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d009      	beq.n	8002bbe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002baa:	4b61      	ldr	r3, [pc, #388]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	091b      	lsrs	r3, r3, #4
 8002bb0:	f003 0307 	and.w	r3, r3, #7
 8002bb4:	1c5a      	adds	r2, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
       ||
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d047      	beq.n	8002c4e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	73fb      	strb	r3, [r7, #15]
 8002bc2:	e044      	b.n	8002c4e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2b03      	cmp	r3, #3
 8002bca:	d018      	beq.n	8002bfe <RCCEx_PLLSAI2_Config+0x86>
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d825      	bhi.n	8002c1c <RCCEx_PLLSAI2_Config+0xa4>
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d002      	beq.n	8002bda <RCCEx_PLLSAI2_Config+0x62>
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d009      	beq.n	8002bec <RCCEx_PLLSAI2_Config+0x74>
 8002bd8:	e020      	b.n	8002c1c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002bda:	4b55      	ldr	r3, [pc, #340]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d11d      	bne.n	8002c22 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bea:	e01a      	b.n	8002c22 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002bec:	4b50      	ldr	r3, [pc, #320]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d116      	bne.n	8002c26 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bfc:	e013      	b.n	8002c26 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002bfe:	4b4c      	ldr	r3, [pc, #304]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10f      	bne.n	8002c2a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c0a:	4b49      	ldr	r3, [pc, #292]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d109      	bne.n	8002c2a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c1a:	e006      	b.n	8002c2a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c20:	e004      	b.n	8002c2c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c22:	bf00      	nop
 8002c24:	e002      	b.n	8002c2c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c26:	bf00      	nop
 8002c28:	e000      	b.n	8002c2c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10d      	bne.n	8002c4e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c32:	4b3f      	ldr	r3, [pc, #252]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6819      	ldr	r1, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	3b01      	subs	r3, #1
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	430b      	orrs	r3, r1
 8002c48:	4939      	ldr	r1, [pc, #228]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c4e:	7bfb      	ldrb	r3, [r7, #15]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d167      	bne.n	8002d24 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c54:	4b36      	ldr	r3, [pc, #216]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a35      	ldr	r2, [pc, #212]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c60:	f7fe f9c2 	bl	8000fe8 <HAL_GetTick>
 8002c64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c66:	e009      	b.n	8002c7c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c68:	f7fe f9be 	bl	8000fe8 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d902      	bls.n	8002c7c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	73fb      	strb	r3, [r7, #15]
        break;
 8002c7a:	e005      	b.n	8002c88 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c7c:	4b2c      	ldr	r3, [pc, #176]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1ef      	bne.n	8002c68 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002c88:	7bfb      	ldrb	r3, [r7, #15]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d14a      	bne.n	8002d24 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d111      	bne.n	8002cb8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c94:	4b26      	ldr	r3, [pc, #152]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c96:	695b      	ldr	r3, [r3, #20]
 8002c98:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002c9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	6892      	ldr	r2, [r2, #8]
 8002ca4:	0211      	lsls	r1, r2, #8
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	68d2      	ldr	r2, [r2, #12]
 8002caa:	0912      	lsrs	r2, r2, #4
 8002cac:	0452      	lsls	r2, r2, #17
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	491f      	ldr	r1, [pc, #124]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	614b      	str	r3, [r1, #20]
 8002cb6:	e011      	b.n	8002cdc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cba:	695b      	ldr	r3, [r3, #20]
 8002cbc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002cc0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	6892      	ldr	r2, [r2, #8]
 8002cc8:	0211      	lsls	r1, r2, #8
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6912      	ldr	r2, [r2, #16]
 8002cce:	0852      	lsrs	r2, r2, #1
 8002cd0:	3a01      	subs	r2, #1
 8002cd2:	0652      	lsls	r2, r2, #25
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	4916      	ldr	r1, [pc, #88]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002cdc:	4b14      	ldr	r3, [pc, #80]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a13      	ldr	r2, [pc, #76]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ce2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ce6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce8:	f7fe f97e 	bl	8000fe8 <HAL_GetTick>
 8002cec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002cee:	e009      	b.n	8002d04 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cf0:	f7fe f97a 	bl	8000fe8 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d902      	bls.n	8002d04 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	73fb      	strb	r3, [r7, #15]
          break;
 8002d02:	e005      	b.n	8002d10 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d04:	4b0a      	ldr	r3, [pc, #40]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0ef      	beq.n	8002cf0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002d10:	7bfb      	ldrb	r3, [r7, #15]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d106      	bne.n	8002d24 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d16:	4b06      	ldr	r3, [pc, #24]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d18:	695a      	ldr	r2, [r3, #20]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	4904      	ldr	r1, [pc, #16]	@ (8002d30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40021000 	.word	0x40021000

08002d34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e049      	b.n	8002dda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d106      	bne.n	8002d60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f841 	bl	8002de2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2202      	movs	r2, #2
 8002d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3304      	adds	r3, #4
 8002d70:	4619      	mov	r1, r3
 8002d72:	4610      	mov	r0, r2
 8002d74:	f000 f9e0 	bl	8003138 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
	...

08002df8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d001      	beq.n	8002e10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e04f      	b.n	8002eb0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2202      	movs	r2, #2
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68da      	ldr	r2, [r3, #12]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f042 0201 	orr.w	r2, r2, #1
 8002e26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a23      	ldr	r2, [pc, #140]	@ (8002ebc <HAL_TIM_Base_Start_IT+0xc4>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d01d      	beq.n	8002e6e <HAL_TIM_Base_Start_IT+0x76>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e3a:	d018      	beq.n	8002e6e <HAL_TIM_Base_Start_IT+0x76>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a1f      	ldr	r2, [pc, #124]	@ (8002ec0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d013      	beq.n	8002e6e <HAL_TIM_Base_Start_IT+0x76>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ec4 <HAL_TIM_Base_Start_IT+0xcc>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d00e      	beq.n	8002e6e <HAL_TIM_Base_Start_IT+0x76>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a1c      	ldr	r2, [pc, #112]	@ (8002ec8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d009      	beq.n	8002e6e <HAL_TIM_Base_Start_IT+0x76>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a1b      	ldr	r2, [pc, #108]	@ (8002ecc <HAL_TIM_Base_Start_IT+0xd4>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d004      	beq.n	8002e6e <HAL_TIM_Base_Start_IT+0x76>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a19      	ldr	r2, [pc, #100]	@ (8002ed0 <HAL_TIM_Base_Start_IT+0xd8>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d115      	bne.n	8002e9a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	4b17      	ldr	r3, [pc, #92]	@ (8002ed4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2b06      	cmp	r3, #6
 8002e7e:	d015      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0xb4>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e86:	d011      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0201 	orr.w	r2, r2, #1
 8002e96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e98:	e008      	b.n	8002eac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f042 0201 	orr.w	r2, r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	e000      	b.n	8002eae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	40012c00 	.word	0x40012c00
 8002ec0:	40000400 	.word	0x40000400
 8002ec4:	40000800 	.word	0x40000800
 8002ec8:	40000c00 	.word	0x40000c00
 8002ecc:	40013400 	.word	0x40013400
 8002ed0:	40014000 	.word	0x40014000
 8002ed4:	00010007 	.word	0x00010007

08002ed8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d020      	beq.n	8002f3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d01b      	beq.n	8002f3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f06f 0202 	mvn.w	r2, #2
 8002f0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f8e9 	bl	80030fa <HAL_TIM_IC_CaptureCallback>
 8002f28:	e005      	b.n	8002f36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f8db 	bl	80030e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 f8ec 	bl	800310e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	f003 0304 	and.w	r3, r3, #4
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d020      	beq.n	8002f88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d01b      	beq.n	8002f88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f06f 0204 	mvn.w	r2, #4
 8002f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f8c3 	bl	80030fa <HAL_TIM_IC_CaptureCallback>
 8002f74:	e005      	b.n	8002f82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f8b5 	bl	80030e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 f8c6 	bl	800310e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d020      	beq.n	8002fd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d01b      	beq.n	8002fd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f06f 0208 	mvn.w	r2, #8
 8002fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2204      	movs	r2, #4
 8002faa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	f003 0303 	and.w	r3, r3, #3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f89d 	bl	80030fa <HAL_TIM_IC_CaptureCallback>
 8002fc0:	e005      	b.n	8002fce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f88f 	bl	80030e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 f8a0 	bl	800310e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f003 0310 	and.w	r3, r3, #16
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d020      	beq.n	8003020 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f003 0310 	and.w	r3, r3, #16
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d01b      	beq.n	8003020 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f06f 0210 	mvn.w	r2, #16
 8002ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2208      	movs	r2, #8
 8002ff6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f877 	bl	80030fa <HAL_TIM_IC_CaptureCallback>
 800300c:	e005      	b.n	800301a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f869 	bl	80030e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 f87a 	bl	800310e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00c      	beq.n	8003044 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b00      	cmp	r3, #0
 8003032:	d007      	beq.n	8003044 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f06f 0201 	mvn.w	r2, #1
 800303c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7fd fbf6 	bl	8000830 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800304a:	2b00      	cmp	r3, #0
 800304c:	d104      	bne.n	8003058 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00c      	beq.n	8003072 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800305e:	2b00      	cmp	r3, #0
 8003060:	d007      	beq.n	8003072 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800306a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f913 	bl	8003298 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00c      	beq.n	8003096 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003082:	2b00      	cmp	r3, #0
 8003084:	d007      	beq.n	8003096 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800308e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 f90b 	bl	80032ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00c      	beq.n	80030ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d007      	beq.n	80030ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80030b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 f834 	bl	8003122 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	f003 0320 	and.w	r3, r3, #32
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00c      	beq.n	80030de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d007      	beq.n	80030de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f06f 0220 	mvn.w	r2, #32
 80030d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 f8d3 	bl	8003284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030de:	bf00      	nop
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b083      	sub	sp, #12
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr

08003122 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
	...

08003138 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4a46      	ldr	r2, [pc, #280]	@ (8003264 <TIM_Base_SetConfig+0x12c>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d013      	beq.n	8003178 <TIM_Base_SetConfig+0x40>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003156:	d00f      	beq.n	8003178 <TIM_Base_SetConfig+0x40>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a43      	ldr	r2, [pc, #268]	@ (8003268 <TIM_Base_SetConfig+0x130>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00b      	beq.n	8003178 <TIM_Base_SetConfig+0x40>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a42      	ldr	r2, [pc, #264]	@ (800326c <TIM_Base_SetConfig+0x134>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d007      	beq.n	8003178 <TIM_Base_SetConfig+0x40>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a41      	ldr	r2, [pc, #260]	@ (8003270 <TIM_Base_SetConfig+0x138>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d003      	beq.n	8003178 <TIM_Base_SetConfig+0x40>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a40      	ldr	r2, [pc, #256]	@ (8003274 <TIM_Base_SetConfig+0x13c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d108      	bne.n	800318a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800317e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	4313      	orrs	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a35      	ldr	r2, [pc, #212]	@ (8003264 <TIM_Base_SetConfig+0x12c>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d01f      	beq.n	80031d2 <TIM_Base_SetConfig+0x9a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003198:	d01b      	beq.n	80031d2 <TIM_Base_SetConfig+0x9a>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a32      	ldr	r2, [pc, #200]	@ (8003268 <TIM_Base_SetConfig+0x130>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d017      	beq.n	80031d2 <TIM_Base_SetConfig+0x9a>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a31      	ldr	r2, [pc, #196]	@ (800326c <TIM_Base_SetConfig+0x134>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d013      	beq.n	80031d2 <TIM_Base_SetConfig+0x9a>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a30      	ldr	r2, [pc, #192]	@ (8003270 <TIM_Base_SetConfig+0x138>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00f      	beq.n	80031d2 <TIM_Base_SetConfig+0x9a>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a2f      	ldr	r2, [pc, #188]	@ (8003274 <TIM_Base_SetConfig+0x13c>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00b      	beq.n	80031d2 <TIM_Base_SetConfig+0x9a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003278 <TIM_Base_SetConfig+0x140>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d007      	beq.n	80031d2 <TIM_Base_SetConfig+0x9a>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a2d      	ldr	r2, [pc, #180]	@ (800327c <TIM_Base_SetConfig+0x144>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d003      	beq.n	80031d2 <TIM_Base_SetConfig+0x9a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a2c      	ldr	r2, [pc, #176]	@ (8003280 <TIM_Base_SetConfig+0x148>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d108      	bne.n	80031e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a16      	ldr	r2, [pc, #88]	@ (8003264 <TIM_Base_SetConfig+0x12c>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d00f      	beq.n	8003230 <TIM_Base_SetConfig+0xf8>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a18      	ldr	r2, [pc, #96]	@ (8003274 <TIM_Base_SetConfig+0x13c>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d00b      	beq.n	8003230 <TIM_Base_SetConfig+0xf8>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a17      	ldr	r2, [pc, #92]	@ (8003278 <TIM_Base_SetConfig+0x140>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d007      	beq.n	8003230 <TIM_Base_SetConfig+0xf8>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a16      	ldr	r2, [pc, #88]	@ (800327c <TIM_Base_SetConfig+0x144>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d003      	beq.n	8003230 <TIM_Base_SetConfig+0xf8>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a15      	ldr	r2, [pc, #84]	@ (8003280 <TIM_Base_SetConfig+0x148>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d103      	bne.n	8003238 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	691a      	ldr	r2, [r3, #16]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b01      	cmp	r3, #1
 8003248:	d105      	bne.n	8003256 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	f023 0201 	bic.w	r2, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	611a      	str	r2, [r3, #16]
  }
}
 8003256:	bf00      	nop
 8003258:	3714      	adds	r7, #20
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	40012c00 	.word	0x40012c00
 8003268:	40000400 	.word	0x40000400
 800326c:	40000800 	.word	0x40000800
 8003270:	40000c00 	.word	0x40000c00
 8003274:	40013400 	.word	0x40013400
 8003278:	40014000 	.word	0x40014000
 800327c:	40014400 	.word	0x40014400
 8003280:	40014800 	.word	0x40014800

08003284 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e040      	b.n	8003354 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7fd fdbe 	bl	8000e64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2224      	movs	r2, #36	@ 0x24
 80032ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f022 0201 	bic.w	r2, r2, #1
 80032fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003302:	2b00      	cmp	r3, #0
 8003304:	d002      	beq.n	800330c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 ff58 	bl	80041bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 fc9d 	bl	8003c4c <UART_SetConfig>
 8003312:	4603      	mov	r3, r0
 8003314:	2b01      	cmp	r3, #1
 8003316:	d101      	bne.n	800331c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e01b      	b.n	8003354 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800332a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689a      	ldr	r2, [r3, #8]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800333a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 ffd7 	bl	8004300 <UART_CheckIdleState>
 8003352:	4603      	mov	r3, r0
}
 8003354:	4618      	mov	r0, r3
 8003356:	3708      	adds	r7, #8
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b08a      	sub	sp, #40	@ 0x28
 8003360:	af02      	add	r7, sp, #8
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	603b      	str	r3, [r7, #0]
 8003368:	4613      	mov	r3, r2
 800336a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003370:	2b20      	cmp	r3, #32
 8003372:	d177      	bne.n	8003464 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d002      	beq.n	8003380 <HAL_UART_Transmit+0x24>
 800337a:	88fb      	ldrh	r3, [r7, #6]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e070      	b.n	8003466 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2221      	movs	r2, #33	@ 0x21
 8003390:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003392:	f7fd fe29 	bl	8000fe8 <HAL_GetTick>
 8003396:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	88fa      	ldrh	r2, [r7, #6]
 800339c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	88fa      	ldrh	r2, [r7, #6]
 80033a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033b0:	d108      	bne.n	80033c4 <HAL_UART_Transmit+0x68>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d104      	bne.n	80033c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80033ba:	2300      	movs	r3, #0
 80033bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	61bb      	str	r3, [r7, #24]
 80033c2:	e003      	b.n	80033cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033c8:	2300      	movs	r3, #0
 80033ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033cc:	e02f      	b.n	800342e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	2200      	movs	r2, #0
 80033d6:	2180      	movs	r1, #128	@ 0x80
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f001 f839 	bl	8004450 <UART_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d004      	beq.n	80033ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2220      	movs	r2, #32
 80033e8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e03b      	b.n	8003466 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10b      	bne.n	800340c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	881a      	ldrh	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003400:	b292      	uxth	r2, r2
 8003402:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	3302      	adds	r3, #2
 8003408:	61bb      	str	r3, [r7, #24]
 800340a:	e007      	b.n	800341c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	781a      	ldrb	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	3301      	adds	r3, #1
 800341a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003434:	b29b      	uxth	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1c9      	bne.n	80033ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	2200      	movs	r2, #0
 8003442:	2140      	movs	r1, #64	@ 0x40
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f001 f803 	bl	8004450 <UART_WaitOnFlagUntilTimeout>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d004      	beq.n	800345a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2220      	movs	r2, #32
 8003454:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e005      	b.n	8003466 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2220      	movs	r2, #32
 800345e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	e000      	b.n	8003466 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003464:	2302      	movs	r3, #2
  }
}
 8003466:	4618      	mov	r0, r3
 8003468:	3720      	adds	r7, #32
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b08a      	sub	sp, #40	@ 0x28
 8003472:	af02      	add	r7, sp, #8
 8003474:	60f8      	str	r0, [r7, #12]
 8003476:	60b9      	str	r1, [r7, #8]
 8003478:	603b      	str	r3, [r7, #0]
 800347a:	4613      	mov	r3, r2
 800347c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003484:	2b20      	cmp	r3, #32
 8003486:	f040 80b6 	bne.w	80035f6 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d002      	beq.n	8003496 <HAL_UART_Receive+0x28>
 8003490:	88fb      	ldrh	r3, [r7, #6]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e0ae      	b.n	80035f8 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2222      	movs	r2, #34	@ 0x22
 80034a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034b0:	f7fd fd9a 	bl	8000fe8 <HAL_GetTick>
 80034b4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	88fa      	ldrh	r2, [r7, #6]
 80034ba:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	88fa      	ldrh	r2, [r7, #6]
 80034c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034ce:	d10e      	bne.n	80034ee <HAL_UART_Receive+0x80>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d105      	bne.n	80034e4 <HAL_UART_Receive+0x76>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80034de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80034e2:	e02d      	b.n	8003540 <HAL_UART_Receive+0xd2>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	22ff      	movs	r2, #255	@ 0xff
 80034e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80034ec:	e028      	b.n	8003540 <HAL_UART_Receive+0xd2>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10d      	bne.n	8003512 <HAL_UART_Receive+0xa4>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d104      	bne.n	8003508 <HAL_UART_Receive+0x9a>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	22ff      	movs	r2, #255	@ 0xff
 8003502:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003506:	e01b      	b.n	8003540 <HAL_UART_Receive+0xd2>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	227f      	movs	r2, #127	@ 0x7f
 800350c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003510:	e016      	b.n	8003540 <HAL_UART_Receive+0xd2>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800351a:	d10d      	bne.n	8003538 <HAL_UART_Receive+0xca>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d104      	bne.n	800352e <HAL_UART_Receive+0xc0>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	227f      	movs	r2, #127	@ 0x7f
 8003528:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800352c:	e008      	b.n	8003540 <HAL_UART_Receive+0xd2>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	223f      	movs	r2, #63	@ 0x3f
 8003532:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003536:	e003      	b.n	8003540 <HAL_UART_Receive+0xd2>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003546:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003550:	d108      	bne.n	8003564 <HAL_UART_Receive+0xf6>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d104      	bne.n	8003564 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800355a:	2300      	movs	r3, #0
 800355c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	61bb      	str	r3, [r7, #24]
 8003562:	e003      	b.n	800356c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003568:	2300      	movs	r3, #0
 800356a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800356c:	e037      	b.n	80035de <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	9300      	str	r3, [sp, #0]
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	2200      	movs	r2, #0
 8003576:	2120      	movs	r1, #32
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 ff69 	bl	8004450 <UART_WaitOnFlagUntilTimeout>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d005      	beq.n	8003590 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2220      	movs	r2, #32
 8003588:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e033      	b.n	80035f8 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10c      	bne.n	80035b0 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800359c:	b29a      	uxth	r2, r3
 800359e:	8a7b      	ldrh	r3, [r7, #18]
 80035a0:	4013      	ands	r3, r2
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	3302      	adds	r3, #2
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	e00d      	b.n	80035cc <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	8a7b      	ldrh	r3, [r7, #18]
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	4013      	ands	r3, r2
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	3301      	adds	r3, #1
 80035ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	3b01      	subs	r3, #1
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1c1      	bne.n	800356e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2220      	movs	r2, #32
 80035ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	e000      	b.n	80035f8 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80035f6:	2302      	movs	r3, #2
  }
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3720      	adds	r7, #32
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b0ba      	sub	sp, #232	@ 0xe8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003626:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800362a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800362e:	4013      	ands	r3, r2
 8003630:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003634:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003638:	2b00      	cmp	r3, #0
 800363a:	d115      	bne.n	8003668 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800363c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003640:	f003 0320 	and.w	r3, r3, #32
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00f      	beq.n	8003668 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800364c:	f003 0320 	and.w	r3, r3, #32
 8003650:	2b00      	cmp	r3, #0
 8003652:	d009      	beq.n	8003668 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 82ca 	beq.w	8003bf2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	4798      	blx	r3
      }
      return;
 8003666:	e2c4      	b.n	8003bf2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003668:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800366c:	2b00      	cmp	r3, #0
 800366e:	f000 8117 	beq.w	80038a0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800367e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003682:	4b85      	ldr	r3, [pc, #532]	@ (8003898 <HAL_UART_IRQHandler+0x298>)
 8003684:	4013      	ands	r3, r2
 8003686:	2b00      	cmp	r3, #0
 8003688:	f000 810a 	beq.w	80038a0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800368c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	d011      	beq.n	80036bc <HAL_UART_IRQHandler+0xbc>
 8003698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800369c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00b      	beq.n	80036bc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2201      	movs	r2, #1
 80036aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036b2:	f043 0201 	orr.w	r2, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80036bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d011      	beq.n	80036ec <HAL_UART_IRQHandler+0xec>
 80036c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00b      	beq.n	80036ec <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2202      	movs	r2, #2
 80036da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036e2:	f043 0204 	orr.w	r2, r3, #4
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80036ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d011      	beq.n	800371c <HAL_UART_IRQHandler+0x11c>
 80036f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00b      	beq.n	800371c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2204      	movs	r2, #4
 800370a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003712:	f043 0202 	orr.w	r2, r3, #2
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800371c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003720:	f003 0308 	and.w	r3, r3, #8
 8003724:	2b00      	cmp	r3, #0
 8003726:	d017      	beq.n	8003758 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800372c:	f003 0320 	and.w	r3, r3, #32
 8003730:	2b00      	cmp	r3, #0
 8003732:	d105      	bne.n	8003740 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003738:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800373c:	2b00      	cmp	r3, #0
 800373e:	d00b      	beq.n	8003758 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2208      	movs	r2, #8
 8003746:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800374e:	f043 0208 	orr.w	r2, r3, #8
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800375c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003760:	2b00      	cmp	r3, #0
 8003762:	d012      	beq.n	800378a <HAL_UART_IRQHandler+0x18a>
 8003764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003768:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00c      	beq.n	800378a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003778:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003780:	f043 0220 	orr.w	r2, r3, #32
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 8230 	beq.w	8003bf6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800379a:	f003 0320 	and.w	r3, r3, #32
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00d      	beq.n	80037be <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80037a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d007      	beq.n	80037be <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037d2:	2b40      	cmp	r3, #64	@ 0x40
 80037d4:	d005      	beq.n	80037e2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80037d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d04f      	beq.n	8003882 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 fea1 	bl	800452a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037f2:	2b40      	cmp	r3, #64	@ 0x40
 80037f4:	d141      	bne.n	800387a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	3308      	adds	r3, #8
 80037fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003800:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003804:	e853 3f00 	ldrex	r3, [r3]
 8003808:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800380c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003814:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3308      	adds	r3, #8
 800381e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003822:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003826:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800382e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003832:	e841 2300 	strex	r3, r2, [r1]
 8003836:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800383a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1d9      	bne.n	80037f6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003846:	2b00      	cmp	r3, #0
 8003848:	d013      	beq.n	8003872 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800384e:	4a13      	ldr	r2, [pc, #76]	@ (800389c <HAL_UART_IRQHandler+0x29c>)
 8003850:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003856:	4618      	mov	r0, r3
 8003858:	f7fd fd16 	bl	8001288 <HAL_DMA_Abort_IT>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d017      	beq.n	8003892 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800386c:	4610      	mov	r0, r2
 800386e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003870:	e00f      	b.n	8003892 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f000 f9d4 	bl	8003c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003878:	e00b      	b.n	8003892 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f9d0 	bl	8003c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003880:	e007      	b.n	8003892 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f9cc 	bl	8003c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003890:	e1b1      	b.n	8003bf6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003892:	bf00      	nop
    return;
 8003894:	e1af      	b.n	8003bf6 <HAL_UART_IRQHandler+0x5f6>
 8003896:	bf00      	nop
 8003898:	04000120 	.word	0x04000120
 800389c:	080045f3 	.word	0x080045f3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	f040 816a 	bne.w	8003b7e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80038aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038ae:	f003 0310 	and.w	r3, r3, #16
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 8163 	beq.w	8003b7e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80038b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038bc:	f003 0310 	and.w	r3, r3, #16
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 815c 	beq.w	8003b7e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2210      	movs	r2, #16
 80038cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038d8:	2b40      	cmp	r3, #64	@ 0x40
 80038da:	f040 80d4 	bne.w	8003a86 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80038ea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f000 80ad 	beq.w	8003a4e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80038fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038fe:	429a      	cmp	r2, r3
 8003900:	f080 80a5 	bcs.w	8003a4e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800390a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0320 	and.w	r3, r3, #32
 800391a:	2b00      	cmp	r3, #0
 800391c:	f040 8086 	bne.w	8003a2c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003928:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800392c:	e853 3f00 	ldrex	r3, [r3]
 8003930:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003934:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003938:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800393c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	461a      	mov	r2, r3
 8003946:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800394a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800394e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003952:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003956:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800395a:	e841 2300 	strex	r3, r2, [r1]
 800395e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003962:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1da      	bne.n	8003920 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	3308      	adds	r3, #8
 8003970:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003972:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003974:	e853 3f00 	ldrex	r3, [r3]
 8003978:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800397a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800397c:	f023 0301 	bic.w	r3, r3, #1
 8003980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	3308      	adds	r3, #8
 800398a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800398e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003992:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003994:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003996:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800399a:	e841 2300 	strex	r3, r2, [r1]
 800399e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80039a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1e1      	bne.n	800396a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	3308      	adds	r3, #8
 80039ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039b0:	e853 3f00 	ldrex	r3, [r3]
 80039b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80039b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3308      	adds	r3, #8
 80039c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80039ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80039cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80039d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80039d2:	e841 2300 	strex	r3, r2, [r1]
 80039d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80039d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1e3      	bne.n	80039a6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039f4:	e853 3f00 	ldrex	r3, [r3]
 80039f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80039fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039fc:	f023 0310 	bic.w	r3, r3, #16
 8003a00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a0e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a10:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a16:	e841 2300 	strex	r3, r2, [r1]
 8003a1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1e4      	bne.n	80039ec <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fd fbf0 	bl	800120c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	4619      	mov	r1, r3
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f8f4 	bl	8003c34 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003a4c:	e0d5      	b.n	8003bfa <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003a54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	f040 80ce 	bne.w	8003bfa <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0320 	and.w	r3, r3, #32
 8003a6a:	2b20      	cmp	r3, #32
 8003a6c:	f040 80c5 	bne.w	8003bfa <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2202      	movs	r2, #2
 8003a74:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f8d8 	bl	8003c34 <HAL_UARTEx_RxEventCallback>
      return;
 8003a84:	e0b9      	b.n	8003bfa <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 80ab 	beq.w	8003bfe <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003aa8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f000 80a6 	beq.w	8003bfe <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aba:	e853 3f00 	ldrex	r3, [r3]
 8003abe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ac6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ad4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ad6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ada:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003adc:	e841 2300 	strex	r3, r2, [r1]
 8003ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1e4      	bne.n	8003ab2 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	3308      	adds	r3, #8
 8003aee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af2:	e853 3f00 	ldrex	r3, [r3]
 8003af6:	623b      	str	r3, [r7, #32]
   return(result);
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	f023 0301 	bic.w	r3, r3, #1
 8003afe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	3308      	adds	r3, #8
 8003b08:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b0c:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b14:	e841 2300 	strex	r3, r2, [r1]
 8003b18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e3      	bne.n	8003ae8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	e853 3f00 	ldrex	r3, [r3]
 8003b40:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f023 0310 	bic.w	r3, r3, #16
 8003b48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	461a      	mov	r2, r3
 8003b52:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b56:	61fb      	str	r3, [r7, #28]
 8003b58:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5a:	69b9      	ldr	r1, [r7, #24]
 8003b5c:	69fa      	ldr	r2, [r7, #28]
 8003b5e:	e841 2300 	strex	r3, r2, [r1]
 8003b62:	617b      	str	r3, [r7, #20]
   return(result);
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1e4      	bne.n	8003b34 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2202      	movs	r2, #2
 8003b6e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b74:	4619      	mov	r1, r3
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f85c 	bl	8003c34 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003b7c:	e03f      	b.n	8003bfe <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00e      	beq.n	8003ba8 <HAL_UART_IRQHandler+0x5a8>
 8003b8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d008      	beq.n	8003ba8 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003b9e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 fd66 	bl	8004672 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ba6:	e02d      	b.n	8003c04 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00e      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d008      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01c      	beq.n	8003c02 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	4798      	blx	r3
    }
    return;
 8003bd0:	e017      	b.n	8003c02 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d012      	beq.n	8003c04 <HAL_UART_IRQHandler+0x604>
 8003bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00c      	beq.n	8003c04 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 fd17 	bl	800461e <UART_EndTransmit_IT>
    return;
 8003bf0:	e008      	b.n	8003c04 <HAL_UART_IRQHandler+0x604>
      return;
 8003bf2:	bf00      	nop
 8003bf4:	e006      	b.n	8003c04 <HAL_UART_IRQHandler+0x604>
    return;
 8003bf6:	bf00      	nop
 8003bf8:	e004      	b.n	8003c04 <HAL_UART_IRQHandler+0x604>
      return;
 8003bfa:	bf00      	nop
 8003bfc:	e002      	b.n	8003c04 <HAL_UART_IRQHandler+0x604>
      return;
 8003bfe:	bf00      	nop
 8003c00:	e000      	b.n	8003c04 <HAL_UART_IRQHandler+0x604>
    return;
 8003c02:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003c04:	37e8      	adds	r7, #232	@ 0xe8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop

08003c0c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003c14:	bf00      	nop
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c50:	b08a      	sub	sp, #40	@ 0x28
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	431a      	orrs	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	4ba4      	ldr	r3, [pc, #656]	@ (8003f0c <UART_SetConfig+0x2c0>)
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	6812      	ldr	r2, [r2, #0]
 8003c82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c84:	430b      	orrs	r3, r1
 8003c86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a99      	ldr	r2, [pc, #612]	@ (8003f10 <UART_SetConfig+0x2c4>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d004      	beq.n	8003cb8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a90      	ldr	r2, [pc, #576]	@ (8003f14 <UART_SetConfig+0x2c8>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d126      	bne.n	8003d24 <UART_SetConfig+0xd8>
 8003cd6:	4b90      	ldr	r3, [pc, #576]	@ (8003f18 <UART_SetConfig+0x2cc>)
 8003cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cdc:	f003 0303 	and.w	r3, r3, #3
 8003ce0:	2b03      	cmp	r3, #3
 8003ce2:	d81b      	bhi.n	8003d1c <UART_SetConfig+0xd0>
 8003ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8003cec <UART_SetConfig+0xa0>)
 8003ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cea:	bf00      	nop
 8003cec:	08003cfd 	.word	0x08003cfd
 8003cf0:	08003d0d 	.word	0x08003d0d
 8003cf4:	08003d05 	.word	0x08003d05
 8003cf8:	08003d15 	.word	0x08003d15
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d02:	e116      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d04:	2302      	movs	r3, #2
 8003d06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d0a:	e112      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d0c:	2304      	movs	r3, #4
 8003d0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d12:	e10e      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d14:	2308      	movs	r3, #8
 8003d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d1a:	e10a      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d1c:	2310      	movs	r3, #16
 8003d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d22:	e106      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a7c      	ldr	r2, [pc, #496]	@ (8003f1c <UART_SetConfig+0x2d0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d138      	bne.n	8003da0 <UART_SetConfig+0x154>
 8003d2e:	4b7a      	ldr	r3, [pc, #488]	@ (8003f18 <UART_SetConfig+0x2cc>)
 8003d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d34:	f003 030c 	and.w	r3, r3, #12
 8003d38:	2b0c      	cmp	r3, #12
 8003d3a:	d82d      	bhi.n	8003d98 <UART_SetConfig+0x14c>
 8003d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d44 <UART_SetConfig+0xf8>)
 8003d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d42:	bf00      	nop
 8003d44:	08003d79 	.word	0x08003d79
 8003d48:	08003d99 	.word	0x08003d99
 8003d4c:	08003d99 	.word	0x08003d99
 8003d50:	08003d99 	.word	0x08003d99
 8003d54:	08003d89 	.word	0x08003d89
 8003d58:	08003d99 	.word	0x08003d99
 8003d5c:	08003d99 	.word	0x08003d99
 8003d60:	08003d99 	.word	0x08003d99
 8003d64:	08003d81 	.word	0x08003d81
 8003d68:	08003d99 	.word	0x08003d99
 8003d6c:	08003d99 	.word	0x08003d99
 8003d70:	08003d99 	.word	0x08003d99
 8003d74:	08003d91 	.word	0x08003d91
 8003d78:	2300      	movs	r3, #0
 8003d7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d7e:	e0d8      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d80:	2302      	movs	r3, #2
 8003d82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d86:	e0d4      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d88:	2304      	movs	r3, #4
 8003d8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d8e:	e0d0      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d90:	2308      	movs	r3, #8
 8003d92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d96:	e0cc      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003d98:	2310      	movs	r3, #16
 8003d9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d9e:	e0c8      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a5e      	ldr	r2, [pc, #376]	@ (8003f20 <UART_SetConfig+0x2d4>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d125      	bne.n	8003df6 <UART_SetConfig+0x1aa>
 8003daa:	4b5b      	ldr	r3, [pc, #364]	@ (8003f18 <UART_SetConfig+0x2cc>)
 8003dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003db4:	2b30      	cmp	r3, #48	@ 0x30
 8003db6:	d016      	beq.n	8003de6 <UART_SetConfig+0x19a>
 8003db8:	2b30      	cmp	r3, #48	@ 0x30
 8003dba:	d818      	bhi.n	8003dee <UART_SetConfig+0x1a2>
 8003dbc:	2b20      	cmp	r3, #32
 8003dbe:	d00a      	beq.n	8003dd6 <UART_SetConfig+0x18a>
 8003dc0:	2b20      	cmp	r3, #32
 8003dc2:	d814      	bhi.n	8003dee <UART_SetConfig+0x1a2>
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d002      	beq.n	8003dce <UART_SetConfig+0x182>
 8003dc8:	2b10      	cmp	r3, #16
 8003dca:	d008      	beq.n	8003dde <UART_SetConfig+0x192>
 8003dcc:	e00f      	b.n	8003dee <UART_SetConfig+0x1a2>
 8003dce:	2300      	movs	r3, #0
 8003dd0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dd4:	e0ad      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ddc:	e0a9      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003dde:	2304      	movs	r3, #4
 8003de0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003de4:	e0a5      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003de6:	2308      	movs	r3, #8
 8003de8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dec:	e0a1      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003dee:	2310      	movs	r3, #16
 8003df0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003df4:	e09d      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a4a      	ldr	r2, [pc, #296]	@ (8003f24 <UART_SetConfig+0x2d8>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d125      	bne.n	8003e4c <UART_SetConfig+0x200>
 8003e00:	4b45      	ldr	r3, [pc, #276]	@ (8003f18 <UART_SetConfig+0x2cc>)
 8003e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e06:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003e0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e0c:	d016      	beq.n	8003e3c <UART_SetConfig+0x1f0>
 8003e0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e10:	d818      	bhi.n	8003e44 <UART_SetConfig+0x1f8>
 8003e12:	2b80      	cmp	r3, #128	@ 0x80
 8003e14:	d00a      	beq.n	8003e2c <UART_SetConfig+0x1e0>
 8003e16:	2b80      	cmp	r3, #128	@ 0x80
 8003e18:	d814      	bhi.n	8003e44 <UART_SetConfig+0x1f8>
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d002      	beq.n	8003e24 <UART_SetConfig+0x1d8>
 8003e1e:	2b40      	cmp	r3, #64	@ 0x40
 8003e20:	d008      	beq.n	8003e34 <UART_SetConfig+0x1e8>
 8003e22:	e00f      	b.n	8003e44 <UART_SetConfig+0x1f8>
 8003e24:	2300      	movs	r3, #0
 8003e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e2a:	e082      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e32:	e07e      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003e34:	2304      	movs	r3, #4
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e3a:	e07a      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003e3c:	2308      	movs	r3, #8
 8003e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e42:	e076      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003e44:	2310      	movs	r3, #16
 8003e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4a:	e072      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a35      	ldr	r2, [pc, #212]	@ (8003f28 <UART_SetConfig+0x2dc>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d12a      	bne.n	8003eac <UART_SetConfig+0x260>
 8003e56:	4b30      	ldr	r3, [pc, #192]	@ (8003f18 <UART_SetConfig+0x2cc>)
 8003e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e64:	d01a      	beq.n	8003e9c <UART_SetConfig+0x250>
 8003e66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e6a:	d81b      	bhi.n	8003ea4 <UART_SetConfig+0x258>
 8003e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e70:	d00c      	beq.n	8003e8c <UART_SetConfig+0x240>
 8003e72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e76:	d815      	bhi.n	8003ea4 <UART_SetConfig+0x258>
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <UART_SetConfig+0x238>
 8003e7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e80:	d008      	beq.n	8003e94 <UART_SetConfig+0x248>
 8003e82:	e00f      	b.n	8003ea4 <UART_SetConfig+0x258>
 8003e84:	2300      	movs	r3, #0
 8003e86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e8a:	e052      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e92:	e04e      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003e94:	2304      	movs	r3, #4
 8003e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e9a:	e04a      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003e9c:	2308      	movs	r3, #8
 8003e9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea2:	e046      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003ea4:	2310      	movs	r3, #16
 8003ea6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eaa:	e042      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a17      	ldr	r2, [pc, #92]	@ (8003f10 <UART_SetConfig+0x2c4>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d13a      	bne.n	8003f2c <UART_SetConfig+0x2e0>
 8003eb6:	4b18      	ldr	r3, [pc, #96]	@ (8003f18 <UART_SetConfig+0x2cc>)
 8003eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ebc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ec0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ec4:	d01a      	beq.n	8003efc <UART_SetConfig+0x2b0>
 8003ec6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003eca:	d81b      	bhi.n	8003f04 <UART_SetConfig+0x2b8>
 8003ecc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ed0:	d00c      	beq.n	8003eec <UART_SetConfig+0x2a0>
 8003ed2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ed6:	d815      	bhi.n	8003f04 <UART_SetConfig+0x2b8>
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <UART_SetConfig+0x298>
 8003edc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ee0:	d008      	beq.n	8003ef4 <UART_SetConfig+0x2a8>
 8003ee2:	e00f      	b.n	8003f04 <UART_SetConfig+0x2b8>
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eea:	e022      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003eec:	2302      	movs	r3, #2
 8003eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ef2:	e01e      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003ef4:	2304      	movs	r3, #4
 8003ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003efa:	e01a      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003efc:	2308      	movs	r3, #8
 8003efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f02:	e016      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003f04:	2310      	movs	r3, #16
 8003f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0a:	e012      	b.n	8003f32 <UART_SetConfig+0x2e6>
 8003f0c:	efff69f3 	.word	0xefff69f3
 8003f10:	40008000 	.word	0x40008000
 8003f14:	40013800 	.word	0x40013800
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	40004400 	.word	0x40004400
 8003f20:	40004800 	.word	0x40004800
 8003f24:	40004c00 	.word	0x40004c00
 8003f28:	40005000 	.word	0x40005000
 8003f2c:	2310      	movs	r3, #16
 8003f2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a9f      	ldr	r2, [pc, #636]	@ (80041b4 <UART_SetConfig+0x568>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d17a      	bne.n	8004032 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f3c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f40:	2b08      	cmp	r3, #8
 8003f42:	d824      	bhi.n	8003f8e <UART_SetConfig+0x342>
 8003f44:	a201      	add	r2, pc, #4	@ (adr r2, 8003f4c <UART_SetConfig+0x300>)
 8003f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f4a:	bf00      	nop
 8003f4c:	08003f71 	.word	0x08003f71
 8003f50:	08003f8f 	.word	0x08003f8f
 8003f54:	08003f79 	.word	0x08003f79
 8003f58:	08003f8f 	.word	0x08003f8f
 8003f5c:	08003f7f 	.word	0x08003f7f
 8003f60:	08003f8f 	.word	0x08003f8f
 8003f64:	08003f8f 	.word	0x08003f8f
 8003f68:	08003f8f 	.word	0x08003f8f
 8003f6c:	08003f87 	.word	0x08003f87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f70:	f7fe f966 	bl	8002240 <HAL_RCC_GetPCLK1Freq>
 8003f74:	61f8      	str	r0, [r7, #28]
        break;
 8003f76:	e010      	b.n	8003f9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f78:	4b8f      	ldr	r3, [pc, #572]	@ (80041b8 <UART_SetConfig+0x56c>)
 8003f7a:	61fb      	str	r3, [r7, #28]
        break;
 8003f7c:	e00d      	b.n	8003f9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f7e:	f7fe f8c7 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 8003f82:	61f8      	str	r0, [r7, #28]
        break;
 8003f84:	e009      	b.n	8003f9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f8a:	61fb      	str	r3, [r7, #28]
        break;
 8003f8c:	e005      	b.n	8003f9a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003f98:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 80fb 	beq.w	8004198 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	685a      	ldr	r2, [r3, #4]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	4413      	add	r3, r2
 8003fac:	69fa      	ldr	r2, [r7, #28]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d305      	bcc.n	8003fbe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003fb8:	69fa      	ldr	r2, [r7, #28]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d903      	bls.n	8003fc6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003fc4:	e0e8      	b.n	8004198 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	461c      	mov	r4, r3
 8003fcc:	4615      	mov	r5, r2
 8003fce:	f04f 0200 	mov.w	r2, #0
 8003fd2:	f04f 0300 	mov.w	r3, #0
 8003fd6:	022b      	lsls	r3, r5, #8
 8003fd8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003fdc:	0222      	lsls	r2, r4, #8
 8003fde:	68f9      	ldr	r1, [r7, #12]
 8003fe0:	6849      	ldr	r1, [r1, #4]
 8003fe2:	0849      	lsrs	r1, r1, #1
 8003fe4:	2000      	movs	r0, #0
 8003fe6:	4688      	mov	r8, r1
 8003fe8:	4681      	mov	r9, r0
 8003fea:	eb12 0a08 	adds.w	sl, r2, r8
 8003fee:	eb43 0b09 	adc.w	fp, r3, r9
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	603b      	str	r3, [r7, #0]
 8003ffa:	607a      	str	r2, [r7, #4]
 8003ffc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004000:	4650      	mov	r0, sl
 8004002:	4659      	mov	r1, fp
 8004004:	f7fc f934 	bl	8000270 <__aeabi_uldivmod>
 8004008:	4602      	mov	r2, r0
 800400a:	460b      	mov	r3, r1
 800400c:	4613      	mov	r3, r2
 800400e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004016:	d308      	bcc.n	800402a <UART_SetConfig+0x3de>
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800401e:	d204      	bcs.n	800402a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	60da      	str	r2, [r3, #12]
 8004028:	e0b6      	b.n	8004198 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004030:	e0b2      	b.n	8004198 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800403a:	d15e      	bne.n	80040fa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800403c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004040:	2b08      	cmp	r3, #8
 8004042:	d828      	bhi.n	8004096 <UART_SetConfig+0x44a>
 8004044:	a201      	add	r2, pc, #4	@ (adr r2, 800404c <UART_SetConfig+0x400>)
 8004046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404a:	bf00      	nop
 800404c:	08004071 	.word	0x08004071
 8004050:	08004079 	.word	0x08004079
 8004054:	08004081 	.word	0x08004081
 8004058:	08004097 	.word	0x08004097
 800405c:	08004087 	.word	0x08004087
 8004060:	08004097 	.word	0x08004097
 8004064:	08004097 	.word	0x08004097
 8004068:	08004097 	.word	0x08004097
 800406c:	0800408f 	.word	0x0800408f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004070:	f7fe f8e6 	bl	8002240 <HAL_RCC_GetPCLK1Freq>
 8004074:	61f8      	str	r0, [r7, #28]
        break;
 8004076:	e014      	b.n	80040a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004078:	f7fe f8f8 	bl	800226c <HAL_RCC_GetPCLK2Freq>
 800407c:	61f8      	str	r0, [r7, #28]
        break;
 800407e:	e010      	b.n	80040a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004080:	4b4d      	ldr	r3, [pc, #308]	@ (80041b8 <UART_SetConfig+0x56c>)
 8004082:	61fb      	str	r3, [r7, #28]
        break;
 8004084:	e00d      	b.n	80040a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004086:	f7fe f843 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 800408a:	61f8      	str	r0, [r7, #28]
        break;
 800408c:	e009      	b.n	80040a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800408e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004092:	61fb      	str	r3, [r7, #28]
        break;
 8004094:	e005      	b.n	80040a2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004096:	2300      	movs	r3, #0
 8004098:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80040a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d077      	beq.n	8004198 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	005a      	lsls	r2, r3, #1
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	085b      	lsrs	r3, r3, #1
 80040b2:	441a      	add	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	2b0f      	cmp	r3, #15
 80040c2:	d916      	bls.n	80040f2 <UART_SetConfig+0x4a6>
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040ca:	d212      	bcs.n	80040f2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	f023 030f 	bic.w	r3, r3, #15
 80040d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	085b      	lsrs	r3, r3, #1
 80040da:	b29b      	uxth	r3, r3
 80040dc:	f003 0307 	and.w	r3, r3, #7
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	8afb      	ldrh	r3, [r7, #22]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	8afa      	ldrh	r2, [r7, #22]
 80040ee:	60da      	str	r2, [r3, #12]
 80040f0:	e052      	b.n	8004198 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040f8:	e04e      	b.n	8004198 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040fe:	2b08      	cmp	r3, #8
 8004100:	d827      	bhi.n	8004152 <UART_SetConfig+0x506>
 8004102:	a201      	add	r2, pc, #4	@ (adr r2, 8004108 <UART_SetConfig+0x4bc>)
 8004104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004108:	0800412d 	.word	0x0800412d
 800410c:	08004135 	.word	0x08004135
 8004110:	0800413d 	.word	0x0800413d
 8004114:	08004153 	.word	0x08004153
 8004118:	08004143 	.word	0x08004143
 800411c:	08004153 	.word	0x08004153
 8004120:	08004153 	.word	0x08004153
 8004124:	08004153 	.word	0x08004153
 8004128:	0800414b 	.word	0x0800414b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800412c:	f7fe f888 	bl	8002240 <HAL_RCC_GetPCLK1Freq>
 8004130:	61f8      	str	r0, [r7, #28]
        break;
 8004132:	e014      	b.n	800415e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004134:	f7fe f89a 	bl	800226c <HAL_RCC_GetPCLK2Freq>
 8004138:	61f8      	str	r0, [r7, #28]
        break;
 800413a:	e010      	b.n	800415e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800413c:	4b1e      	ldr	r3, [pc, #120]	@ (80041b8 <UART_SetConfig+0x56c>)
 800413e:	61fb      	str	r3, [r7, #28]
        break;
 8004140:	e00d      	b.n	800415e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004142:	f7fd ffe5 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 8004146:	61f8      	str	r0, [r7, #28]
        break;
 8004148:	e009      	b.n	800415e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800414a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800414e:	61fb      	str	r3, [r7, #28]
        break;
 8004150:	e005      	b.n	800415e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004152:	2300      	movs	r3, #0
 8004154:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800415c:	bf00      	nop
    }

    if (pclk != 0U)
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d019      	beq.n	8004198 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	085a      	lsrs	r2, r3, #1
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	441a      	add	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	fbb2 f3f3 	udiv	r3, r2, r3
 8004176:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	2b0f      	cmp	r3, #15
 800417c:	d909      	bls.n	8004192 <UART_SetConfig+0x546>
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004184:	d205      	bcs.n	8004192 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	b29a      	uxth	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60da      	str	r2, [r3, #12]
 8004190:	e002      	b.n	8004198 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80041a4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3728      	adds	r7, #40	@ 0x28
 80041ac:	46bd      	mov	sp, r7
 80041ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041b2:	bf00      	nop
 80041b4:	40008000 	.word	0x40008000
 80041b8:	00f42400 	.word	0x00f42400

080041bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c8:	f003 0308 	and.w	r3, r3, #8
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00a      	beq.n	80041e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00a      	beq.n	8004208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	f003 0304 	and.w	r3, r3, #4
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	f003 0310 	and.w	r3, r3, #16
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00a      	beq.n	800426e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004272:	f003 0320 	and.w	r3, r3, #32
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00a      	beq.n	8004290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004298:	2b00      	cmp	r3, #0
 800429a:	d01a      	beq.n	80042d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042ba:	d10a      	bne.n	80042d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	605a      	str	r2, [r3, #4]
  }
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b098      	sub	sp, #96	@ 0x60
 8004304:	af02      	add	r7, sp, #8
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004310:	f7fc fe6a 	bl	8000fe8 <HAL_GetTick>
 8004314:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b08      	cmp	r3, #8
 8004322:	d12e      	bne.n	8004382 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004324:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004328:	9300      	str	r3, [sp, #0]
 800432a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800432c:	2200      	movs	r2, #0
 800432e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f88c 	bl	8004450 <UART_WaitOnFlagUntilTimeout>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d021      	beq.n	8004382 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004346:	e853 3f00 	ldrex	r3, [r3]
 800434a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800434c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800434e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004352:	653b      	str	r3, [r7, #80]	@ 0x50
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	461a      	mov	r2, r3
 800435a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800435c:	647b      	str	r3, [r7, #68]	@ 0x44
 800435e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004360:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004362:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004364:	e841 2300 	strex	r3, r2, [r1]
 8004368:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800436a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e6      	bne.n	800433e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2220      	movs	r2, #32
 8004374:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e062      	b.n	8004448 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0304 	and.w	r3, r3, #4
 800438c:	2b04      	cmp	r3, #4
 800438e:	d149      	bne.n	8004424 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004390:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004398:	2200      	movs	r2, #0
 800439a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 f856 	bl	8004450 <UART_WaitOnFlagUntilTimeout>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d03c      	beq.n	8004424 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b2:	e853 3f00 	ldrex	r3, [r3]
 80043b6:	623b      	str	r3, [r7, #32]
   return(result);
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	461a      	mov	r2, r3
 80043c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80043ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80043ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043d0:	e841 2300 	strex	r3, r2, [r1]
 80043d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80043d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1e6      	bne.n	80043aa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3308      	adds	r3, #8
 80043e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	e853 3f00 	ldrex	r3, [r3]
 80043ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f023 0301 	bic.w	r3, r3, #1
 80043f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	3308      	adds	r3, #8
 80043fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043fc:	61fa      	str	r2, [r7, #28]
 80043fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004400:	69b9      	ldr	r1, [r7, #24]
 8004402:	69fa      	ldr	r2, [r7, #28]
 8004404:	e841 2300 	strex	r3, r2, [r1]
 8004408:	617b      	str	r3, [r7, #20]
   return(result);
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1e5      	bne.n	80043dc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2220      	movs	r2, #32
 8004414:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e011      	b.n	8004448 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2220      	movs	r2, #32
 8004428:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3758      	adds	r7, #88	@ 0x58
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	603b      	str	r3, [r7, #0]
 800445c:	4613      	mov	r3, r2
 800445e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004460:	e04f      	b.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004468:	d04b      	beq.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800446a:	f7fc fdbd 	bl	8000fe8 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	429a      	cmp	r2, r3
 8004478:	d302      	bcc.n	8004480 <UART_WaitOnFlagUntilTimeout+0x30>
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d101      	bne.n	8004484 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e04e      	b.n	8004522 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	d037      	beq.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b80      	cmp	r3, #128	@ 0x80
 8004496:	d034      	beq.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	2b40      	cmp	r3, #64	@ 0x40
 800449c:	d031      	beq.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	f003 0308 	and.w	r3, r3, #8
 80044a8:	2b08      	cmp	r3, #8
 80044aa:	d110      	bne.n	80044ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2208      	movs	r2, #8
 80044b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 f838 	bl	800452a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2208      	movs	r2, #8
 80044be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e029      	b.n	8004522 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044dc:	d111      	bne.n	8004502 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80044e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f000 f81e 	bl	800452a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2220      	movs	r2, #32
 80044f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e00f      	b.n	8004522 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	69da      	ldr	r2, [r3, #28]
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	4013      	ands	r3, r2
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	429a      	cmp	r2, r3
 8004510:	bf0c      	ite	eq
 8004512:	2301      	moveq	r3, #1
 8004514:	2300      	movne	r3, #0
 8004516:	b2db      	uxtb	r3, r3
 8004518:	461a      	mov	r2, r3
 800451a:	79fb      	ldrb	r3, [r7, #7]
 800451c:	429a      	cmp	r2, r3
 800451e:	d0a0      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800452a:	b480      	push	{r7}
 800452c:	b095      	sub	sp, #84	@ 0x54
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800453a:	e853 3f00 	ldrex	r3, [r3]
 800453e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004542:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	461a      	mov	r2, r3
 800454e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004550:	643b      	str	r3, [r7, #64]	@ 0x40
 8004552:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004554:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004556:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004558:	e841 2300 	strex	r3, r2, [r1]
 800455c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800455e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1e6      	bne.n	8004532 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	3308      	adds	r3, #8
 800456a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456c:	6a3b      	ldr	r3, [r7, #32]
 800456e:	e853 3f00 	ldrex	r3, [r3]
 8004572:	61fb      	str	r3, [r7, #28]
   return(result);
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	f023 0301 	bic.w	r3, r3, #1
 800457a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3308      	adds	r3, #8
 8004582:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004584:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004586:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004588:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800458a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800458c:	e841 2300 	strex	r3, r2, [r1]
 8004590:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e5      	bne.n	8004564 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459c:	2b01      	cmp	r3, #1
 800459e:	d118      	bne.n	80045d2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	e853 3f00 	ldrex	r3, [r3]
 80045ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	f023 0310 	bic.w	r3, r3, #16
 80045b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	461a      	mov	r2, r3
 80045bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045be:	61bb      	str	r3, [r7, #24]
 80045c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c2:	6979      	ldr	r1, [r7, #20]
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	e841 2300 	strex	r3, r2, [r1]
 80045ca:	613b      	str	r3, [r7, #16]
   return(result);
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1e6      	bne.n	80045a0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2220      	movs	r2, #32
 80045d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80045e6:	bf00      	nop
 80045e8:	3754      	adds	r7, #84	@ 0x54
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b084      	sub	sp, #16
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2200      	movs	r2, #0
 800460c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f7ff fb05 	bl	8003c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004616:	bf00      	nop
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b088      	sub	sp, #32
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	e853 3f00 	ldrex	r3, [r3]
 8004632:	60bb      	str	r3, [r7, #8]
   return(result);
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800463a:	61fb      	str	r3, [r7, #28]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	461a      	mov	r2, r3
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	61bb      	str	r3, [r7, #24]
 8004646:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004648:	6979      	ldr	r1, [r7, #20]
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	e841 2300 	strex	r3, r2, [r1]
 8004650:	613b      	str	r3, [r7, #16]
   return(result);
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1e6      	bne.n	8004626 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2220      	movs	r2, #32
 800465c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7ff fad1 	bl	8003c0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800466a:	bf00      	nop
 800466c:	3720      	adds	r7, #32
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004672:	b480      	push	{r7}
 8004674:	b083      	sub	sp, #12
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800467a:	bf00      	nop
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr

08004686 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004686:	b480      	push	{r7}
 8004688:	b085      	sub	sp, #20
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
 800468e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	68fa      	ldr	r2, [r7, #12]
 800469a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	683a      	ldr	r2, [r7, #0]
 80046b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	601a      	str	r2, [r3, #0]
}
 80046c2:	bf00      	nop
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046ce:	b480      	push	{r7}
 80046d0:	b085      	sub	sp, #20
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6892      	ldr	r2, [r2, #8]
 80046e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6852      	ldr	r2, [r2, #4]
 80046ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d103      	bne.n	8004702 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	1e5a      	subs	r2, r3, #1
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
	...

08004724 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800472a:	2300      	movs	r3, #0
 800472c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800472e:	4b4f      	ldr	r3, [pc, #316]	@ (800486c <xTaskIncrementTick+0x148>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	f040 808f 	bne.w	8004856 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004738:	4b4d      	ldr	r3, [pc, #308]	@ (8004870 <xTaskIncrementTick+0x14c>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	3301      	adds	r3, #1
 800473e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004740:	4a4b      	ldr	r2, [pc, #300]	@ (8004870 <xTaskIncrementTick+0x14c>)
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d121      	bne.n	8004790 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800474c:	4b49      	ldr	r3, [pc, #292]	@ (8004874 <xTaskIncrementTick+0x150>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00b      	beq.n	800476e <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800475a:	f383 8811 	msr	BASEPRI, r3
 800475e:	f3bf 8f6f 	isb	sy
 8004762:	f3bf 8f4f 	dsb	sy
 8004766:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004768:	bf00      	nop
 800476a:	bf00      	nop
 800476c:	e7fd      	b.n	800476a <xTaskIncrementTick+0x46>
 800476e:	4b41      	ldr	r3, [pc, #260]	@ (8004874 <xTaskIncrementTick+0x150>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	4b40      	ldr	r3, [pc, #256]	@ (8004878 <xTaskIncrementTick+0x154>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a3e      	ldr	r2, [pc, #248]	@ (8004874 <xTaskIncrementTick+0x150>)
 800477a:	6013      	str	r3, [r2, #0]
 800477c:	4a3e      	ldr	r2, [pc, #248]	@ (8004878 <xTaskIncrementTick+0x154>)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6013      	str	r3, [r2, #0]
 8004782:	4b3e      	ldr	r3, [pc, #248]	@ (800487c <xTaskIncrementTick+0x158>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	3301      	adds	r3, #1
 8004788:	4a3c      	ldr	r2, [pc, #240]	@ (800487c <xTaskIncrementTick+0x158>)
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	f000 f8e8 	bl	8004960 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004790:	4b3b      	ldr	r3, [pc, #236]	@ (8004880 <xTaskIncrementTick+0x15c>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	429a      	cmp	r2, r3
 8004798:	d348      	bcc.n	800482c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800479a:	4b36      	ldr	r3, [pc, #216]	@ (8004874 <xTaskIncrementTick+0x150>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d104      	bne.n	80047ae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047a4:	4b36      	ldr	r3, [pc, #216]	@ (8004880 <xTaskIncrementTick+0x15c>)
 80047a6:	f04f 32ff 	mov.w	r2, #4294967295
 80047aa:	601a      	str	r2, [r3, #0]
					break;
 80047ac:	e03e      	b.n	800482c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047ae:	4b31      	ldr	r3, [pc, #196]	@ (8004874 <xTaskIncrementTick+0x150>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d203      	bcs.n	80047ce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80047c6:	4a2e      	ldr	r2, [pc, #184]	@ (8004880 <xTaskIncrementTick+0x15c>)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80047cc:	e02e      	b.n	800482c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	3304      	adds	r3, #4
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff ff7b 	bl	80046ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d004      	beq.n	80047ea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	3318      	adds	r3, #24
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7ff ff72 	bl	80046ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ee:	2201      	movs	r2, #1
 80047f0:	409a      	lsls	r2, r3
 80047f2:	4b24      	ldr	r3, [pc, #144]	@ (8004884 <xTaskIncrementTick+0x160>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	4a22      	ldr	r2, [pc, #136]	@ (8004884 <xTaskIncrementTick+0x160>)
 80047fa:	6013      	str	r3, [r2, #0]
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004800:	4613      	mov	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4413      	add	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4a1f      	ldr	r2, [pc, #124]	@ (8004888 <xTaskIncrementTick+0x164>)
 800480a:	441a      	add	r2, r3
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	3304      	adds	r3, #4
 8004810:	4619      	mov	r1, r3
 8004812:	4610      	mov	r0, r2
 8004814:	f7ff ff37 	bl	8004686 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800481c:	4b1b      	ldr	r3, [pc, #108]	@ (800488c <xTaskIncrementTick+0x168>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004822:	429a      	cmp	r2, r3
 8004824:	d3b9      	bcc.n	800479a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004826:	2301      	movs	r3, #1
 8004828:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800482a:	e7b6      	b.n	800479a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800482c:	4b17      	ldr	r3, [pc, #92]	@ (800488c <xTaskIncrementTick+0x168>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004832:	4915      	ldr	r1, [pc, #84]	@ (8004888 <xTaskIncrementTick+0x164>)
 8004834:	4613      	mov	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4413      	add	r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	440b      	add	r3, r1
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d901      	bls.n	8004848 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004844:	2301      	movs	r3, #1
 8004846:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004848:	4b11      	ldr	r3, [pc, #68]	@ (8004890 <xTaskIncrementTick+0x16c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d007      	beq.n	8004860 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004850:	2301      	movs	r3, #1
 8004852:	617b      	str	r3, [r7, #20]
 8004854:	e004      	b.n	8004860 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004856:	4b0f      	ldr	r3, [pc, #60]	@ (8004894 <xTaskIncrementTick+0x170>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3301      	adds	r3, #1
 800485c:	4a0d      	ldr	r2, [pc, #52]	@ (8004894 <xTaskIncrementTick+0x170>)
 800485e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004860:	697b      	ldr	r3, [r7, #20]
}
 8004862:	4618      	mov	r0, r3
 8004864:	3718      	adds	r7, #24
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	20000560 	.word	0x20000560
 8004870:	20000548 	.word	0x20000548
 8004874:	20000540 	.word	0x20000540
 8004878:	20000544 	.word	0x20000544
 800487c:	20000558 	.word	0x20000558
 8004880:	2000055c 	.word	0x2000055c
 8004884:	2000054c 	.word	0x2000054c
 8004888:	200004b4 	.word	0x200004b4
 800488c:	200004b0 	.word	0x200004b0
 8004890:	20000554 	.word	0x20000554
 8004894:	20000550 	.word	0x20000550

08004898 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004898:	b480      	push	{r7}
 800489a:	b087      	sub	sp, #28
 800489c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800489e:	4b2a      	ldr	r3, [pc, #168]	@ (8004948 <vTaskSwitchContext+0xb0>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80048a6:	4b29      	ldr	r3, [pc, #164]	@ (800494c <vTaskSwitchContext+0xb4>)
 80048a8:	2201      	movs	r2, #1
 80048aa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80048ac:	e045      	b.n	800493a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80048ae:	4b27      	ldr	r3, [pc, #156]	@ (800494c <vTaskSwitchContext+0xb4>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048b4:	4b26      	ldr	r3, [pc, #152]	@ (8004950 <vTaskSwitchContext+0xb8>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	fab3 f383 	clz	r3, r3
 80048c0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80048c2:	7afb      	ldrb	r3, [r7, #11]
 80048c4:	f1c3 031f 	rsb	r3, r3, #31
 80048c8:	617b      	str	r3, [r7, #20]
 80048ca:	4922      	ldr	r1, [pc, #136]	@ (8004954 <vTaskSwitchContext+0xbc>)
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	4613      	mov	r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	4413      	add	r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d10b      	bne.n	80048f6 <vTaskSwitchContext+0x5e>
	__asm volatile
 80048de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e2:	f383 8811 	msr	BASEPRI, r3
 80048e6:	f3bf 8f6f 	isb	sy
 80048ea:	f3bf 8f4f 	dsb	sy
 80048ee:	607b      	str	r3, [r7, #4]
}
 80048f0:	bf00      	nop
 80048f2:	bf00      	nop
 80048f4:	e7fd      	b.n	80048f2 <vTaskSwitchContext+0x5a>
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4613      	mov	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4a14      	ldr	r2, [pc, #80]	@ (8004954 <vTaskSwitchContext+0xbc>)
 8004902:	4413      	add	r3, r2
 8004904:	613b      	str	r3, [r7, #16]
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	605a      	str	r2, [r3, #4]
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	3308      	adds	r3, #8
 8004918:	429a      	cmp	r2, r3
 800491a:	d104      	bne.n	8004926 <vTaskSwitchContext+0x8e>
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	605a      	str	r2, [r3, #4]
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	4a0a      	ldr	r2, [pc, #40]	@ (8004958 <vTaskSwitchContext+0xc0>)
 800492e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004930:	4b09      	ldr	r3, [pc, #36]	@ (8004958 <vTaskSwitchContext+0xc0>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	334c      	adds	r3, #76	@ 0x4c
 8004936:	4a09      	ldr	r2, [pc, #36]	@ (800495c <vTaskSwitchContext+0xc4>)
 8004938:	6013      	str	r3, [r2, #0]
}
 800493a:	bf00      	nop
 800493c:	371c      	adds	r7, #28
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	20000560 	.word	0x20000560
 800494c:	20000554 	.word	0x20000554
 8004950:	2000054c 	.word	0x2000054c
 8004954:	200004b4 	.word	0x200004b4
 8004958:	200004b0 	.word	0x200004b0
 800495c:	2000000c 	.word	0x2000000c

08004960 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004966:	4b0c      	ldr	r3, [pc, #48]	@ (8004998 <prvResetNextTaskUnblockTime+0x38>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d104      	bne.n	800497a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004970:	4b0a      	ldr	r3, [pc, #40]	@ (800499c <prvResetNextTaskUnblockTime+0x3c>)
 8004972:	f04f 32ff 	mov.w	r2, #4294967295
 8004976:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004978:	e008      	b.n	800498c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800497a:	4b07      	ldr	r3, [pc, #28]	@ (8004998 <prvResetNextTaskUnblockTime+0x38>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	4a04      	ldr	r2, [pc, #16]	@ (800499c <prvResetNextTaskUnblockTime+0x3c>)
 800498a:	6013      	str	r3, [r2, #0]
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	20000540 	.word	0x20000540
 800499c:	2000055c 	.word	0x2000055c

080049a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80049a0:	4b07      	ldr	r3, [pc, #28]	@ (80049c0 <pxCurrentTCBConst2>)
 80049a2:	6819      	ldr	r1, [r3, #0]
 80049a4:	6808      	ldr	r0, [r1, #0]
 80049a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049aa:	f380 8809 	msr	PSP, r0
 80049ae:	f3bf 8f6f 	isb	sy
 80049b2:	f04f 0000 	mov.w	r0, #0
 80049b6:	f380 8811 	msr	BASEPRI, r0
 80049ba:	4770      	bx	lr
 80049bc:	f3af 8000 	nop.w

080049c0 <pxCurrentTCBConst2>:
 80049c0:	200004b0 	.word	0x200004b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80049c4:	bf00      	nop
 80049c6:	bf00      	nop
	...

080049d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049d0:	f3ef 8009 	mrs	r0, PSP
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	4b15      	ldr	r3, [pc, #84]	@ (8004a30 <pxCurrentTCBConst>)
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	f01e 0f10 	tst.w	lr, #16
 80049e0:	bf08      	it	eq
 80049e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80049e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ea:	6010      	str	r0, [r2, #0]
 80049ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80049f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80049f4:	f380 8811 	msr	BASEPRI, r0
 80049f8:	f3bf 8f4f 	dsb	sy
 80049fc:	f3bf 8f6f 	isb	sy
 8004a00:	f7ff ff4a 	bl	8004898 <vTaskSwitchContext>
 8004a04:	f04f 0000 	mov.w	r0, #0
 8004a08:	f380 8811 	msr	BASEPRI, r0
 8004a0c:	bc09      	pop	{r0, r3}
 8004a0e:	6819      	ldr	r1, [r3, #0]
 8004a10:	6808      	ldr	r0, [r1, #0]
 8004a12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a16:	f01e 0f10 	tst.w	lr, #16
 8004a1a:	bf08      	it	eq
 8004a1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a20:	f380 8809 	msr	PSP, r0
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	f3af 8000 	nop.w

08004a30 <pxCurrentTCBConst>:
 8004a30:	200004b0 	.word	0x200004b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a34:	bf00      	nop
 8004a36:	bf00      	nop

08004a38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a42:	f383 8811 	msr	BASEPRI, r3
 8004a46:	f3bf 8f6f 	isb	sy
 8004a4a:	f3bf 8f4f 	dsb	sy
 8004a4e:	607b      	str	r3, [r7, #4]
}
 8004a50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a52:	f7ff fe67 	bl	8004724 <xTaskIncrementTick>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a5c:	4b06      	ldr	r3, [pc, #24]	@ (8004a78 <SysTick_Handler+0x40>)
 8004a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a62:	601a      	str	r2, [r3, #0]
 8004a64:	2300      	movs	r3, #0
 8004a66:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004a6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a70:	bf00      	nop
 8004a72:	3708      	adds	r7, #8
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	e000ed04 	.word	0xe000ed04

08004a7c <sniprintf>:
 8004a7c:	b40c      	push	{r2, r3}
 8004a7e:	b530      	push	{r4, r5, lr}
 8004a80:	4b18      	ldr	r3, [pc, #96]	@ (8004ae4 <sniprintf+0x68>)
 8004a82:	1e0c      	subs	r4, r1, #0
 8004a84:	681d      	ldr	r5, [r3, #0]
 8004a86:	b09d      	sub	sp, #116	@ 0x74
 8004a88:	da08      	bge.n	8004a9c <sniprintf+0x20>
 8004a8a:	238b      	movs	r3, #139	@ 0x8b
 8004a8c:	602b      	str	r3, [r5, #0]
 8004a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8004a92:	b01d      	add	sp, #116	@ 0x74
 8004a94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a98:	b002      	add	sp, #8
 8004a9a:	4770      	bx	lr
 8004a9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004aa0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004aaa:	bf14      	ite	ne
 8004aac:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004ab0:	4623      	moveq	r3, r4
 8004ab2:	9304      	str	r3, [sp, #16]
 8004ab4:	9307      	str	r3, [sp, #28]
 8004ab6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004aba:	9002      	str	r0, [sp, #8]
 8004abc:	9006      	str	r0, [sp, #24]
 8004abe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004ac2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004ac4:	ab21      	add	r3, sp, #132	@ 0x84
 8004ac6:	a902      	add	r1, sp, #8
 8004ac8:	4628      	mov	r0, r5
 8004aca:	9301      	str	r3, [sp, #4]
 8004acc:	f000 f9a2 	bl	8004e14 <_svfiprintf_r>
 8004ad0:	1c43      	adds	r3, r0, #1
 8004ad2:	bfbc      	itt	lt
 8004ad4:	238b      	movlt	r3, #139	@ 0x8b
 8004ad6:	602b      	strlt	r3, [r5, #0]
 8004ad8:	2c00      	cmp	r4, #0
 8004ada:	d0da      	beq.n	8004a92 <sniprintf+0x16>
 8004adc:	9b02      	ldr	r3, [sp, #8]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	701a      	strb	r2, [r3, #0]
 8004ae2:	e7d6      	b.n	8004a92 <sniprintf+0x16>
 8004ae4:	2000000c 	.word	0x2000000c

08004ae8 <memset>:
 8004ae8:	4402      	add	r2, r0
 8004aea:	4603      	mov	r3, r0
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d100      	bne.n	8004af2 <memset+0xa>
 8004af0:	4770      	bx	lr
 8004af2:	f803 1b01 	strb.w	r1, [r3], #1
 8004af6:	e7f9      	b.n	8004aec <memset+0x4>

08004af8 <__errno>:
 8004af8:	4b01      	ldr	r3, [pc, #4]	@ (8004b00 <__errno+0x8>)
 8004afa:	6818      	ldr	r0, [r3, #0]
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	2000000c 	.word	0x2000000c

08004b04 <__libc_init_array>:
 8004b04:	b570      	push	{r4, r5, r6, lr}
 8004b06:	4d0d      	ldr	r5, [pc, #52]	@ (8004b3c <__libc_init_array+0x38>)
 8004b08:	4c0d      	ldr	r4, [pc, #52]	@ (8004b40 <__libc_init_array+0x3c>)
 8004b0a:	1b64      	subs	r4, r4, r5
 8004b0c:	10a4      	asrs	r4, r4, #2
 8004b0e:	2600      	movs	r6, #0
 8004b10:	42a6      	cmp	r6, r4
 8004b12:	d109      	bne.n	8004b28 <__libc_init_array+0x24>
 8004b14:	4d0b      	ldr	r5, [pc, #44]	@ (8004b44 <__libc_init_array+0x40>)
 8004b16:	4c0c      	ldr	r4, [pc, #48]	@ (8004b48 <__libc_init_array+0x44>)
 8004b18:	f000 fc64 	bl	80053e4 <_init>
 8004b1c:	1b64      	subs	r4, r4, r5
 8004b1e:	10a4      	asrs	r4, r4, #2
 8004b20:	2600      	movs	r6, #0
 8004b22:	42a6      	cmp	r6, r4
 8004b24:	d105      	bne.n	8004b32 <__libc_init_array+0x2e>
 8004b26:	bd70      	pop	{r4, r5, r6, pc}
 8004b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b2c:	4798      	blx	r3
 8004b2e:	3601      	adds	r6, #1
 8004b30:	e7ee      	b.n	8004b10 <__libc_init_array+0xc>
 8004b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b36:	4798      	blx	r3
 8004b38:	3601      	adds	r6, #1
 8004b3a:	e7f2      	b.n	8004b22 <__libc_init_array+0x1e>
 8004b3c:	08005540 	.word	0x08005540
 8004b40:	08005540 	.word	0x08005540
 8004b44:	08005540 	.word	0x08005540
 8004b48:	08005544 	.word	0x08005544

08004b4c <__retarget_lock_acquire_recursive>:
 8004b4c:	4770      	bx	lr

08004b4e <__retarget_lock_release_recursive>:
 8004b4e:	4770      	bx	lr

08004b50 <memcpy>:
 8004b50:	440a      	add	r2, r1
 8004b52:	4291      	cmp	r1, r2
 8004b54:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b58:	d100      	bne.n	8004b5c <memcpy+0xc>
 8004b5a:	4770      	bx	lr
 8004b5c:	b510      	push	{r4, lr}
 8004b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b66:	4291      	cmp	r1, r2
 8004b68:	d1f9      	bne.n	8004b5e <memcpy+0xe>
 8004b6a:	bd10      	pop	{r4, pc}

08004b6c <_free_r>:
 8004b6c:	b538      	push	{r3, r4, r5, lr}
 8004b6e:	4605      	mov	r5, r0
 8004b70:	2900      	cmp	r1, #0
 8004b72:	d041      	beq.n	8004bf8 <_free_r+0x8c>
 8004b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b78:	1f0c      	subs	r4, r1, #4
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	bfb8      	it	lt
 8004b7e:	18e4      	addlt	r4, r4, r3
 8004b80:	f000 f8e0 	bl	8004d44 <__malloc_lock>
 8004b84:	4a1d      	ldr	r2, [pc, #116]	@ (8004bfc <_free_r+0x90>)
 8004b86:	6813      	ldr	r3, [r2, #0]
 8004b88:	b933      	cbnz	r3, 8004b98 <_free_r+0x2c>
 8004b8a:	6063      	str	r3, [r4, #4]
 8004b8c:	6014      	str	r4, [r2, #0]
 8004b8e:	4628      	mov	r0, r5
 8004b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b94:	f000 b8dc 	b.w	8004d50 <__malloc_unlock>
 8004b98:	42a3      	cmp	r3, r4
 8004b9a:	d908      	bls.n	8004bae <_free_r+0x42>
 8004b9c:	6820      	ldr	r0, [r4, #0]
 8004b9e:	1821      	adds	r1, r4, r0
 8004ba0:	428b      	cmp	r3, r1
 8004ba2:	bf01      	itttt	eq
 8004ba4:	6819      	ldreq	r1, [r3, #0]
 8004ba6:	685b      	ldreq	r3, [r3, #4]
 8004ba8:	1809      	addeq	r1, r1, r0
 8004baa:	6021      	streq	r1, [r4, #0]
 8004bac:	e7ed      	b.n	8004b8a <_free_r+0x1e>
 8004bae:	461a      	mov	r2, r3
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	b10b      	cbz	r3, 8004bb8 <_free_r+0x4c>
 8004bb4:	42a3      	cmp	r3, r4
 8004bb6:	d9fa      	bls.n	8004bae <_free_r+0x42>
 8004bb8:	6811      	ldr	r1, [r2, #0]
 8004bba:	1850      	adds	r0, r2, r1
 8004bbc:	42a0      	cmp	r0, r4
 8004bbe:	d10b      	bne.n	8004bd8 <_free_r+0x6c>
 8004bc0:	6820      	ldr	r0, [r4, #0]
 8004bc2:	4401      	add	r1, r0
 8004bc4:	1850      	adds	r0, r2, r1
 8004bc6:	4283      	cmp	r3, r0
 8004bc8:	6011      	str	r1, [r2, #0]
 8004bca:	d1e0      	bne.n	8004b8e <_free_r+0x22>
 8004bcc:	6818      	ldr	r0, [r3, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	6053      	str	r3, [r2, #4]
 8004bd2:	4408      	add	r0, r1
 8004bd4:	6010      	str	r0, [r2, #0]
 8004bd6:	e7da      	b.n	8004b8e <_free_r+0x22>
 8004bd8:	d902      	bls.n	8004be0 <_free_r+0x74>
 8004bda:	230c      	movs	r3, #12
 8004bdc:	602b      	str	r3, [r5, #0]
 8004bde:	e7d6      	b.n	8004b8e <_free_r+0x22>
 8004be0:	6820      	ldr	r0, [r4, #0]
 8004be2:	1821      	adds	r1, r4, r0
 8004be4:	428b      	cmp	r3, r1
 8004be6:	bf04      	itt	eq
 8004be8:	6819      	ldreq	r1, [r3, #0]
 8004bea:	685b      	ldreq	r3, [r3, #4]
 8004bec:	6063      	str	r3, [r4, #4]
 8004bee:	bf04      	itt	eq
 8004bf0:	1809      	addeq	r1, r1, r0
 8004bf2:	6021      	streq	r1, [r4, #0]
 8004bf4:	6054      	str	r4, [r2, #4]
 8004bf6:	e7ca      	b.n	8004b8e <_free_r+0x22>
 8004bf8:	bd38      	pop	{r3, r4, r5, pc}
 8004bfa:	bf00      	nop
 8004bfc:	200006a8 	.word	0x200006a8

08004c00 <sbrk_aligned>:
 8004c00:	b570      	push	{r4, r5, r6, lr}
 8004c02:	4e0f      	ldr	r6, [pc, #60]	@ (8004c40 <sbrk_aligned+0x40>)
 8004c04:	460c      	mov	r4, r1
 8004c06:	6831      	ldr	r1, [r6, #0]
 8004c08:	4605      	mov	r5, r0
 8004c0a:	b911      	cbnz	r1, 8004c12 <sbrk_aligned+0x12>
 8004c0c:	f000 fba4 	bl	8005358 <_sbrk_r>
 8004c10:	6030      	str	r0, [r6, #0]
 8004c12:	4621      	mov	r1, r4
 8004c14:	4628      	mov	r0, r5
 8004c16:	f000 fb9f 	bl	8005358 <_sbrk_r>
 8004c1a:	1c43      	adds	r3, r0, #1
 8004c1c:	d103      	bne.n	8004c26 <sbrk_aligned+0x26>
 8004c1e:	f04f 34ff 	mov.w	r4, #4294967295
 8004c22:	4620      	mov	r0, r4
 8004c24:	bd70      	pop	{r4, r5, r6, pc}
 8004c26:	1cc4      	adds	r4, r0, #3
 8004c28:	f024 0403 	bic.w	r4, r4, #3
 8004c2c:	42a0      	cmp	r0, r4
 8004c2e:	d0f8      	beq.n	8004c22 <sbrk_aligned+0x22>
 8004c30:	1a21      	subs	r1, r4, r0
 8004c32:	4628      	mov	r0, r5
 8004c34:	f000 fb90 	bl	8005358 <_sbrk_r>
 8004c38:	3001      	adds	r0, #1
 8004c3a:	d1f2      	bne.n	8004c22 <sbrk_aligned+0x22>
 8004c3c:	e7ef      	b.n	8004c1e <sbrk_aligned+0x1e>
 8004c3e:	bf00      	nop
 8004c40:	200006a4 	.word	0x200006a4

08004c44 <_malloc_r>:
 8004c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c48:	1ccd      	adds	r5, r1, #3
 8004c4a:	f025 0503 	bic.w	r5, r5, #3
 8004c4e:	3508      	adds	r5, #8
 8004c50:	2d0c      	cmp	r5, #12
 8004c52:	bf38      	it	cc
 8004c54:	250c      	movcc	r5, #12
 8004c56:	2d00      	cmp	r5, #0
 8004c58:	4606      	mov	r6, r0
 8004c5a:	db01      	blt.n	8004c60 <_malloc_r+0x1c>
 8004c5c:	42a9      	cmp	r1, r5
 8004c5e:	d904      	bls.n	8004c6a <_malloc_r+0x26>
 8004c60:	230c      	movs	r3, #12
 8004c62:	6033      	str	r3, [r6, #0]
 8004c64:	2000      	movs	r0, #0
 8004c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d40 <_malloc_r+0xfc>
 8004c6e:	f000 f869 	bl	8004d44 <__malloc_lock>
 8004c72:	f8d8 3000 	ldr.w	r3, [r8]
 8004c76:	461c      	mov	r4, r3
 8004c78:	bb44      	cbnz	r4, 8004ccc <_malloc_r+0x88>
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	4630      	mov	r0, r6
 8004c7e:	f7ff ffbf 	bl	8004c00 <sbrk_aligned>
 8004c82:	1c43      	adds	r3, r0, #1
 8004c84:	4604      	mov	r4, r0
 8004c86:	d158      	bne.n	8004d3a <_malloc_r+0xf6>
 8004c88:	f8d8 4000 	ldr.w	r4, [r8]
 8004c8c:	4627      	mov	r7, r4
 8004c8e:	2f00      	cmp	r7, #0
 8004c90:	d143      	bne.n	8004d1a <_malloc_r+0xd6>
 8004c92:	2c00      	cmp	r4, #0
 8004c94:	d04b      	beq.n	8004d2e <_malloc_r+0xea>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	4639      	mov	r1, r7
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	eb04 0903 	add.w	r9, r4, r3
 8004ca0:	f000 fb5a 	bl	8005358 <_sbrk_r>
 8004ca4:	4581      	cmp	r9, r0
 8004ca6:	d142      	bne.n	8004d2e <_malloc_r+0xea>
 8004ca8:	6821      	ldr	r1, [r4, #0]
 8004caa:	1a6d      	subs	r5, r5, r1
 8004cac:	4629      	mov	r1, r5
 8004cae:	4630      	mov	r0, r6
 8004cb0:	f7ff ffa6 	bl	8004c00 <sbrk_aligned>
 8004cb4:	3001      	adds	r0, #1
 8004cb6:	d03a      	beq.n	8004d2e <_malloc_r+0xea>
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	442b      	add	r3, r5
 8004cbc:	6023      	str	r3, [r4, #0]
 8004cbe:	f8d8 3000 	ldr.w	r3, [r8]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	bb62      	cbnz	r2, 8004d20 <_malloc_r+0xdc>
 8004cc6:	f8c8 7000 	str.w	r7, [r8]
 8004cca:	e00f      	b.n	8004cec <_malloc_r+0xa8>
 8004ccc:	6822      	ldr	r2, [r4, #0]
 8004cce:	1b52      	subs	r2, r2, r5
 8004cd0:	d420      	bmi.n	8004d14 <_malloc_r+0xd0>
 8004cd2:	2a0b      	cmp	r2, #11
 8004cd4:	d917      	bls.n	8004d06 <_malloc_r+0xc2>
 8004cd6:	1961      	adds	r1, r4, r5
 8004cd8:	42a3      	cmp	r3, r4
 8004cda:	6025      	str	r5, [r4, #0]
 8004cdc:	bf18      	it	ne
 8004cde:	6059      	strne	r1, [r3, #4]
 8004ce0:	6863      	ldr	r3, [r4, #4]
 8004ce2:	bf08      	it	eq
 8004ce4:	f8c8 1000 	streq.w	r1, [r8]
 8004ce8:	5162      	str	r2, [r4, r5]
 8004cea:	604b      	str	r3, [r1, #4]
 8004cec:	4630      	mov	r0, r6
 8004cee:	f000 f82f 	bl	8004d50 <__malloc_unlock>
 8004cf2:	f104 000b 	add.w	r0, r4, #11
 8004cf6:	1d23      	adds	r3, r4, #4
 8004cf8:	f020 0007 	bic.w	r0, r0, #7
 8004cfc:	1ac2      	subs	r2, r0, r3
 8004cfe:	bf1c      	itt	ne
 8004d00:	1a1b      	subne	r3, r3, r0
 8004d02:	50a3      	strne	r3, [r4, r2]
 8004d04:	e7af      	b.n	8004c66 <_malloc_r+0x22>
 8004d06:	6862      	ldr	r2, [r4, #4]
 8004d08:	42a3      	cmp	r3, r4
 8004d0a:	bf0c      	ite	eq
 8004d0c:	f8c8 2000 	streq.w	r2, [r8]
 8004d10:	605a      	strne	r2, [r3, #4]
 8004d12:	e7eb      	b.n	8004cec <_malloc_r+0xa8>
 8004d14:	4623      	mov	r3, r4
 8004d16:	6864      	ldr	r4, [r4, #4]
 8004d18:	e7ae      	b.n	8004c78 <_malloc_r+0x34>
 8004d1a:	463c      	mov	r4, r7
 8004d1c:	687f      	ldr	r7, [r7, #4]
 8004d1e:	e7b6      	b.n	8004c8e <_malloc_r+0x4a>
 8004d20:	461a      	mov	r2, r3
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	42a3      	cmp	r3, r4
 8004d26:	d1fb      	bne.n	8004d20 <_malloc_r+0xdc>
 8004d28:	2300      	movs	r3, #0
 8004d2a:	6053      	str	r3, [r2, #4]
 8004d2c:	e7de      	b.n	8004cec <_malloc_r+0xa8>
 8004d2e:	230c      	movs	r3, #12
 8004d30:	6033      	str	r3, [r6, #0]
 8004d32:	4630      	mov	r0, r6
 8004d34:	f000 f80c 	bl	8004d50 <__malloc_unlock>
 8004d38:	e794      	b.n	8004c64 <_malloc_r+0x20>
 8004d3a:	6005      	str	r5, [r0, #0]
 8004d3c:	e7d6      	b.n	8004cec <_malloc_r+0xa8>
 8004d3e:	bf00      	nop
 8004d40:	200006a8 	.word	0x200006a8

08004d44 <__malloc_lock>:
 8004d44:	4801      	ldr	r0, [pc, #4]	@ (8004d4c <__malloc_lock+0x8>)
 8004d46:	f7ff bf01 	b.w	8004b4c <__retarget_lock_acquire_recursive>
 8004d4a:	bf00      	nop
 8004d4c:	200006a0 	.word	0x200006a0

08004d50 <__malloc_unlock>:
 8004d50:	4801      	ldr	r0, [pc, #4]	@ (8004d58 <__malloc_unlock+0x8>)
 8004d52:	f7ff befc 	b.w	8004b4e <__retarget_lock_release_recursive>
 8004d56:	bf00      	nop
 8004d58:	200006a0 	.word	0x200006a0

08004d5c <__ssputs_r>:
 8004d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d60:	688e      	ldr	r6, [r1, #8]
 8004d62:	461f      	mov	r7, r3
 8004d64:	42be      	cmp	r6, r7
 8004d66:	680b      	ldr	r3, [r1, #0]
 8004d68:	4682      	mov	sl, r0
 8004d6a:	460c      	mov	r4, r1
 8004d6c:	4690      	mov	r8, r2
 8004d6e:	d82d      	bhi.n	8004dcc <__ssputs_r+0x70>
 8004d70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004d78:	d026      	beq.n	8004dc8 <__ssputs_r+0x6c>
 8004d7a:	6965      	ldr	r5, [r4, #20]
 8004d7c:	6909      	ldr	r1, [r1, #16]
 8004d7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d82:	eba3 0901 	sub.w	r9, r3, r1
 8004d86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d8a:	1c7b      	adds	r3, r7, #1
 8004d8c:	444b      	add	r3, r9
 8004d8e:	106d      	asrs	r5, r5, #1
 8004d90:	429d      	cmp	r5, r3
 8004d92:	bf38      	it	cc
 8004d94:	461d      	movcc	r5, r3
 8004d96:	0553      	lsls	r3, r2, #21
 8004d98:	d527      	bpl.n	8004dea <__ssputs_r+0x8e>
 8004d9a:	4629      	mov	r1, r5
 8004d9c:	f7ff ff52 	bl	8004c44 <_malloc_r>
 8004da0:	4606      	mov	r6, r0
 8004da2:	b360      	cbz	r0, 8004dfe <__ssputs_r+0xa2>
 8004da4:	6921      	ldr	r1, [r4, #16]
 8004da6:	464a      	mov	r2, r9
 8004da8:	f7ff fed2 	bl	8004b50 <memcpy>
 8004dac:	89a3      	ldrh	r3, [r4, #12]
 8004dae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004db6:	81a3      	strh	r3, [r4, #12]
 8004db8:	6126      	str	r6, [r4, #16]
 8004dba:	6165      	str	r5, [r4, #20]
 8004dbc:	444e      	add	r6, r9
 8004dbe:	eba5 0509 	sub.w	r5, r5, r9
 8004dc2:	6026      	str	r6, [r4, #0]
 8004dc4:	60a5      	str	r5, [r4, #8]
 8004dc6:	463e      	mov	r6, r7
 8004dc8:	42be      	cmp	r6, r7
 8004dca:	d900      	bls.n	8004dce <__ssputs_r+0x72>
 8004dcc:	463e      	mov	r6, r7
 8004dce:	6820      	ldr	r0, [r4, #0]
 8004dd0:	4632      	mov	r2, r6
 8004dd2:	4641      	mov	r1, r8
 8004dd4:	f000 faa6 	bl	8005324 <memmove>
 8004dd8:	68a3      	ldr	r3, [r4, #8]
 8004dda:	1b9b      	subs	r3, r3, r6
 8004ddc:	60a3      	str	r3, [r4, #8]
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	4433      	add	r3, r6
 8004de2:	6023      	str	r3, [r4, #0]
 8004de4:	2000      	movs	r0, #0
 8004de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dea:	462a      	mov	r2, r5
 8004dec:	f000 fac4 	bl	8005378 <_realloc_r>
 8004df0:	4606      	mov	r6, r0
 8004df2:	2800      	cmp	r0, #0
 8004df4:	d1e0      	bne.n	8004db8 <__ssputs_r+0x5c>
 8004df6:	6921      	ldr	r1, [r4, #16]
 8004df8:	4650      	mov	r0, sl
 8004dfa:	f7ff feb7 	bl	8004b6c <_free_r>
 8004dfe:	230c      	movs	r3, #12
 8004e00:	f8ca 3000 	str.w	r3, [sl]
 8004e04:	89a3      	ldrh	r3, [r4, #12]
 8004e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e0a:	81a3      	strh	r3, [r4, #12]
 8004e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e10:	e7e9      	b.n	8004de6 <__ssputs_r+0x8a>
	...

08004e14 <_svfiprintf_r>:
 8004e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e18:	4698      	mov	r8, r3
 8004e1a:	898b      	ldrh	r3, [r1, #12]
 8004e1c:	061b      	lsls	r3, r3, #24
 8004e1e:	b09d      	sub	sp, #116	@ 0x74
 8004e20:	4607      	mov	r7, r0
 8004e22:	460d      	mov	r5, r1
 8004e24:	4614      	mov	r4, r2
 8004e26:	d510      	bpl.n	8004e4a <_svfiprintf_r+0x36>
 8004e28:	690b      	ldr	r3, [r1, #16]
 8004e2a:	b973      	cbnz	r3, 8004e4a <_svfiprintf_r+0x36>
 8004e2c:	2140      	movs	r1, #64	@ 0x40
 8004e2e:	f7ff ff09 	bl	8004c44 <_malloc_r>
 8004e32:	6028      	str	r0, [r5, #0]
 8004e34:	6128      	str	r0, [r5, #16]
 8004e36:	b930      	cbnz	r0, 8004e46 <_svfiprintf_r+0x32>
 8004e38:	230c      	movs	r3, #12
 8004e3a:	603b      	str	r3, [r7, #0]
 8004e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e40:	b01d      	add	sp, #116	@ 0x74
 8004e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e46:	2340      	movs	r3, #64	@ 0x40
 8004e48:	616b      	str	r3, [r5, #20]
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e4e:	2320      	movs	r3, #32
 8004e50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e54:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e58:	2330      	movs	r3, #48	@ 0x30
 8004e5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004ff8 <_svfiprintf_r+0x1e4>
 8004e5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e62:	f04f 0901 	mov.w	r9, #1
 8004e66:	4623      	mov	r3, r4
 8004e68:	469a      	mov	sl, r3
 8004e6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e6e:	b10a      	cbz	r2, 8004e74 <_svfiprintf_r+0x60>
 8004e70:	2a25      	cmp	r2, #37	@ 0x25
 8004e72:	d1f9      	bne.n	8004e68 <_svfiprintf_r+0x54>
 8004e74:	ebba 0b04 	subs.w	fp, sl, r4
 8004e78:	d00b      	beq.n	8004e92 <_svfiprintf_r+0x7e>
 8004e7a:	465b      	mov	r3, fp
 8004e7c:	4622      	mov	r2, r4
 8004e7e:	4629      	mov	r1, r5
 8004e80:	4638      	mov	r0, r7
 8004e82:	f7ff ff6b 	bl	8004d5c <__ssputs_r>
 8004e86:	3001      	adds	r0, #1
 8004e88:	f000 80a7 	beq.w	8004fda <_svfiprintf_r+0x1c6>
 8004e8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e8e:	445a      	add	r2, fp
 8004e90:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e92:	f89a 3000 	ldrb.w	r3, [sl]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 809f 	beq.w	8004fda <_svfiprintf_r+0x1c6>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8004ea2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ea6:	f10a 0a01 	add.w	sl, sl, #1
 8004eaa:	9304      	str	r3, [sp, #16]
 8004eac:	9307      	str	r3, [sp, #28]
 8004eae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004eb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8004eb4:	4654      	mov	r4, sl
 8004eb6:	2205      	movs	r2, #5
 8004eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ebc:	484e      	ldr	r0, [pc, #312]	@ (8004ff8 <_svfiprintf_r+0x1e4>)
 8004ebe:	f7fb f987 	bl	80001d0 <memchr>
 8004ec2:	9a04      	ldr	r2, [sp, #16]
 8004ec4:	b9d8      	cbnz	r0, 8004efe <_svfiprintf_r+0xea>
 8004ec6:	06d0      	lsls	r0, r2, #27
 8004ec8:	bf44      	itt	mi
 8004eca:	2320      	movmi	r3, #32
 8004ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ed0:	0711      	lsls	r1, r2, #28
 8004ed2:	bf44      	itt	mi
 8004ed4:	232b      	movmi	r3, #43	@ 0x2b
 8004ed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004eda:	f89a 3000 	ldrb.w	r3, [sl]
 8004ede:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ee0:	d015      	beq.n	8004f0e <_svfiprintf_r+0xfa>
 8004ee2:	9a07      	ldr	r2, [sp, #28]
 8004ee4:	4654      	mov	r4, sl
 8004ee6:	2000      	movs	r0, #0
 8004ee8:	f04f 0c0a 	mov.w	ip, #10
 8004eec:	4621      	mov	r1, r4
 8004eee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ef2:	3b30      	subs	r3, #48	@ 0x30
 8004ef4:	2b09      	cmp	r3, #9
 8004ef6:	d94b      	bls.n	8004f90 <_svfiprintf_r+0x17c>
 8004ef8:	b1b0      	cbz	r0, 8004f28 <_svfiprintf_r+0x114>
 8004efa:	9207      	str	r2, [sp, #28]
 8004efc:	e014      	b.n	8004f28 <_svfiprintf_r+0x114>
 8004efe:	eba0 0308 	sub.w	r3, r0, r8
 8004f02:	fa09 f303 	lsl.w	r3, r9, r3
 8004f06:	4313      	orrs	r3, r2
 8004f08:	9304      	str	r3, [sp, #16]
 8004f0a:	46a2      	mov	sl, r4
 8004f0c:	e7d2      	b.n	8004eb4 <_svfiprintf_r+0xa0>
 8004f0e:	9b03      	ldr	r3, [sp, #12]
 8004f10:	1d19      	adds	r1, r3, #4
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	9103      	str	r1, [sp, #12]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	bfbb      	ittet	lt
 8004f1a:	425b      	neglt	r3, r3
 8004f1c:	f042 0202 	orrlt.w	r2, r2, #2
 8004f20:	9307      	strge	r3, [sp, #28]
 8004f22:	9307      	strlt	r3, [sp, #28]
 8004f24:	bfb8      	it	lt
 8004f26:	9204      	strlt	r2, [sp, #16]
 8004f28:	7823      	ldrb	r3, [r4, #0]
 8004f2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f2c:	d10a      	bne.n	8004f44 <_svfiprintf_r+0x130>
 8004f2e:	7863      	ldrb	r3, [r4, #1]
 8004f30:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f32:	d132      	bne.n	8004f9a <_svfiprintf_r+0x186>
 8004f34:	9b03      	ldr	r3, [sp, #12]
 8004f36:	1d1a      	adds	r2, r3, #4
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	9203      	str	r2, [sp, #12]
 8004f3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f40:	3402      	adds	r4, #2
 8004f42:	9305      	str	r3, [sp, #20]
 8004f44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005008 <_svfiprintf_r+0x1f4>
 8004f48:	7821      	ldrb	r1, [r4, #0]
 8004f4a:	2203      	movs	r2, #3
 8004f4c:	4650      	mov	r0, sl
 8004f4e:	f7fb f93f 	bl	80001d0 <memchr>
 8004f52:	b138      	cbz	r0, 8004f64 <_svfiprintf_r+0x150>
 8004f54:	9b04      	ldr	r3, [sp, #16]
 8004f56:	eba0 000a 	sub.w	r0, r0, sl
 8004f5a:	2240      	movs	r2, #64	@ 0x40
 8004f5c:	4082      	lsls	r2, r0
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	3401      	adds	r4, #1
 8004f62:	9304      	str	r3, [sp, #16]
 8004f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f68:	4824      	ldr	r0, [pc, #144]	@ (8004ffc <_svfiprintf_r+0x1e8>)
 8004f6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f6e:	2206      	movs	r2, #6
 8004f70:	f7fb f92e 	bl	80001d0 <memchr>
 8004f74:	2800      	cmp	r0, #0
 8004f76:	d036      	beq.n	8004fe6 <_svfiprintf_r+0x1d2>
 8004f78:	4b21      	ldr	r3, [pc, #132]	@ (8005000 <_svfiprintf_r+0x1ec>)
 8004f7a:	bb1b      	cbnz	r3, 8004fc4 <_svfiprintf_r+0x1b0>
 8004f7c:	9b03      	ldr	r3, [sp, #12]
 8004f7e:	3307      	adds	r3, #7
 8004f80:	f023 0307 	bic.w	r3, r3, #7
 8004f84:	3308      	adds	r3, #8
 8004f86:	9303      	str	r3, [sp, #12]
 8004f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f8a:	4433      	add	r3, r6
 8004f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f8e:	e76a      	b.n	8004e66 <_svfiprintf_r+0x52>
 8004f90:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f94:	460c      	mov	r4, r1
 8004f96:	2001      	movs	r0, #1
 8004f98:	e7a8      	b.n	8004eec <_svfiprintf_r+0xd8>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	3401      	adds	r4, #1
 8004f9e:	9305      	str	r3, [sp, #20]
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	f04f 0c0a 	mov.w	ip, #10
 8004fa6:	4620      	mov	r0, r4
 8004fa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004fac:	3a30      	subs	r2, #48	@ 0x30
 8004fae:	2a09      	cmp	r2, #9
 8004fb0:	d903      	bls.n	8004fba <_svfiprintf_r+0x1a6>
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d0c6      	beq.n	8004f44 <_svfiprintf_r+0x130>
 8004fb6:	9105      	str	r1, [sp, #20]
 8004fb8:	e7c4      	b.n	8004f44 <_svfiprintf_r+0x130>
 8004fba:	fb0c 2101 	mla	r1, ip, r1, r2
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e7f0      	b.n	8004fa6 <_svfiprintf_r+0x192>
 8004fc4:	ab03      	add	r3, sp, #12
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	462a      	mov	r2, r5
 8004fca:	4b0e      	ldr	r3, [pc, #56]	@ (8005004 <_svfiprintf_r+0x1f0>)
 8004fcc:	a904      	add	r1, sp, #16
 8004fce:	4638      	mov	r0, r7
 8004fd0:	f3af 8000 	nop.w
 8004fd4:	1c42      	adds	r2, r0, #1
 8004fd6:	4606      	mov	r6, r0
 8004fd8:	d1d6      	bne.n	8004f88 <_svfiprintf_r+0x174>
 8004fda:	89ab      	ldrh	r3, [r5, #12]
 8004fdc:	065b      	lsls	r3, r3, #25
 8004fde:	f53f af2d 	bmi.w	8004e3c <_svfiprintf_r+0x28>
 8004fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004fe4:	e72c      	b.n	8004e40 <_svfiprintf_r+0x2c>
 8004fe6:	ab03      	add	r3, sp, #12
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	462a      	mov	r2, r5
 8004fec:	4b05      	ldr	r3, [pc, #20]	@ (8005004 <_svfiprintf_r+0x1f0>)
 8004fee:	a904      	add	r1, sp, #16
 8004ff0:	4638      	mov	r0, r7
 8004ff2:	f000 f879 	bl	80050e8 <_printf_i>
 8004ff6:	e7ed      	b.n	8004fd4 <_svfiprintf_r+0x1c0>
 8004ff8:	08005504 	.word	0x08005504
 8004ffc:	0800550e 	.word	0x0800550e
 8005000:	00000000 	.word	0x00000000
 8005004:	08004d5d 	.word	0x08004d5d
 8005008:	0800550a 	.word	0x0800550a

0800500c <_printf_common>:
 800500c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005010:	4616      	mov	r6, r2
 8005012:	4698      	mov	r8, r3
 8005014:	688a      	ldr	r2, [r1, #8]
 8005016:	690b      	ldr	r3, [r1, #16]
 8005018:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800501c:	4293      	cmp	r3, r2
 800501e:	bfb8      	it	lt
 8005020:	4613      	movlt	r3, r2
 8005022:	6033      	str	r3, [r6, #0]
 8005024:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005028:	4607      	mov	r7, r0
 800502a:	460c      	mov	r4, r1
 800502c:	b10a      	cbz	r2, 8005032 <_printf_common+0x26>
 800502e:	3301      	adds	r3, #1
 8005030:	6033      	str	r3, [r6, #0]
 8005032:	6823      	ldr	r3, [r4, #0]
 8005034:	0699      	lsls	r1, r3, #26
 8005036:	bf42      	ittt	mi
 8005038:	6833      	ldrmi	r3, [r6, #0]
 800503a:	3302      	addmi	r3, #2
 800503c:	6033      	strmi	r3, [r6, #0]
 800503e:	6825      	ldr	r5, [r4, #0]
 8005040:	f015 0506 	ands.w	r5, r5, #6
 8005044:	d106      	bne.n	8005054 <_printf_common+0x48>
 8005046:	f104 0a19 	add.w	sl, r4, #25
 800504a:	68e3      	ldr	r3, [r4, #12]
 800504c:	6832      	ldr	r2, [r6, #0]
 800504e:	1a9b      	subs	r3, r3, r2
 8005050:	42ab      	cmp	r3, r5
 8005052:	dc26      	bgt.n	80050a2 <_printf_common+0x96>
 8005054:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005058:	6822      	ldr	r2, [r4, #0]
 800505a:	3b00      	subs	r3, #0
 800505c:	bf18      	it	ne
 800505e:	2301      	movne	r3, #1
 8005060:	0692      	lsls	r2, r2, #26
 8005062:	d42b      	bmi.n	80050bc <_printf_common+0xb0>
 8005064:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005068:	4641      	mov	r1, r8
 800506a:	4638      	mov	r0, r7
 800506c:	47c8      	blx	r9
 800506e:	3001      	adds	r0, #1
 8005070:	d01e      	beq.n	80050b0 <_printf_common+0xa4>
 8005072:	6823      	ldr	r3, [r4, #0]
 8005074:	6922      	ldr	r2, [r4, #16]
 8005076:	f003 0306 	and.w	r3, r3, #6
 800507a:	2b04      	cmp	r3, #4
 800507c:	bf02      	ittt	eq
 800507e:	68e5      	ldreq	r5, [r4, #12]
 8005080:	6833      	ldreq	r3, [r6, #0]
 8005082:	1aed      	subeq	r5, r5, r3
 8005084:	68a3      	ldr	r3, [r4, #8]
 8005086:	bf0c      	ite	eq
 8005088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800508c:	2500      	movne	r5, #0
 800508e:	4293      	cmp	r3, r2
 8005090:	bfc4      	itt	gt
 8005092:	1a9b      	subgt	r3, r3, r2
 8005094:	18ed      	addgt	r5, r5, r3
 8005096:	2600      	movs	r6, #0
 8005098:	341a      	adds	r4, #26
 800509a:	42b5      	cmp	r5, r6
 800509c:	d11a      	bne.n	80050d4 <_printf_common+0xc8>
 800509e:	2000      	movs	r0, #0
 80050a0:	e008      	b.n	80050b4 <_printf_common+0xa8>
 80050a2:	2301      	movs	r3, #1
 80050a4:	4652      	mov	r2, sl
 80050a6:	4641      	mov	r1, r8
 80050a8:	4638      	mov	r0, r7
 80050aa:	47c8      	blx	r9
 80050ac:	3001      	adds	r0, #1
 80050ae:	d103      	bne.n	80050b8 <_printf_common+0xac>
 80050b0:	f04f 30ff 	mov.w	r0, #4294967295
 80050b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050b8:	3501      	adds	r5, #1
 80050ba:	e7c6      	b.n	800504a <_printf_common+0x3e>
 80050bc:	18e1      	adds	r1, r4, r3
 80050be:	1c5a      	adds	r2, r3, #1
 80050c0:	2030      	movs	r0, #48	@ 0x30
 80050c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80050c6:	4422      	add	r2, r4
 80050c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80050cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80050d0:	3302      	adds	r3, #2
 80050d2:	e7c7      	b.n	8005064 <_printf_common+0x58>
 80050d4:	2301      	movs	r3, #1
 80050d6:	4622      	mov	r2, r4
 80050d8:	4641      	mov	r1, r8
 80050da:	4638      	mov	r0, r7
 80050dc:	47c8      	blx	r9
 80050de:	3001      	adds	r0, #1
 80050e0:	d0e6      	beq.n	80050b0 <_printf_common+0xa4>
 80050e2:	3601      	adds	r6, #1
 80050e4:	e7d9      	b.n	800509a <_printf_common+0x8e>
	...

080050e8 <_printf_i>:
 80050e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050ec:	7e0f      	ldrb	r7, [r1, #24]
 80050ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80050f0:	2f78      	cmp	r7, #120	@ 0x78
 80050f2:	4691      	mov	r9, r2
 80050f4:	4680      	mov	r8, r0
 80050f6:	460c      	mov	r4, r1
 80050f8:	469a      	mov	sl, r3
 80050fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80050fe:	d807      	bhi.n	8005110 <_printf_i+0x28>
 8005100:	2f62      	cmp	r7, #98	@ 0x62
 8005102:	d80a      	bhi.n	800511a <_printf_i+0x32>
 8005104:	2f00      	cmp	r7, #0
 8005106:	f000 80d1 	beq.w	80052ac <_printf_i+0x1c4>
 800510a:	2f58      	cmp	r7, #88	@ 0x58
 800510c:	f000 80b8 	beq.w	8005280 <_printf_i+0x198>
 8005110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005114:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005118:	e03a      	b.n	8005190 <_printf_i+0xa8>
 800511a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800511e:	2b15      	cmp	r3, #21
 8005120:	d8f6      	bhi.n	8005110 <_printf_i+0x28>
 8005122:	a101      	add	r1, pc, #4	@ (adr r1, 8005128 <_printf_i+0x40>)
 8005124:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005128:	08005181 	.word	0x08005181
 800512c:	08005195 	.word	0x08005195
 8005130:	08005111 	.word	0x08005111
 8005134:	08005111 	.word	0x08005111
 8005138:	08005111 	.word	0x08005111
 800513c:	08005111 	.word	0x08005111
 8005140:	08005195 	.word	0x08005195
 8005144:	08005111 	.word	0x08005111
 8005148:	08005111 	.word	0x08005111
 800514c:	08005111 	.word	0x08005111
 8005150:	08005111 	.word	0x08005111
 8005154:	08005293 	.word	0x08005293
 8005158:	080051bf 	.word	0x080051bf
 800515c:	0800524d 	.word	0x0800524d
 8005160:	08005111 	.word	0x08005111
 8005164:	08005111 	.word	0x08005111
 8005168:	080052b5 	.word	0x080052b5
 800516c:	08005111 	.word	0x08005111
 8005170:	080051bf 	.word	0x080051bf
 8005174:	08005111 	.word	0x08005111
 8005178:	08005111 	.word	0x08005111
 800517c:	08005255 	.word	0x08005255
 8005180:	6833      	ldr	r3, [r6, #0]
 8005182:	1d1a      	adds	r2, r3, #4
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6032      	str	r2, [r6, #0]
 8005188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800518c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005190:	2301      	movs	r3, #1
 8005192:	e09c      	b.n	80052ce <_printf_i+0x1e6>
 8005194:	6833      	ldr	r3, [r6, #0]
 8005196:	6820      	ldr	r0, [r4, #0]
 8005198:	1d19      	adds	r1, r3, #4
 800519a:	6031      	str	r1, [r6, #0]
 800519c:	0606      	lsls	r6, r0, #24
 800519e:	d501      	bpl.n	80051a4 <_printf_i+0xbc>
 80051a0:	681d      	ldr	r5, [r3, #0]
 80051a2:	e003      	b.n	80051ac <_printf_i+0xc4>
 80051a4:	0645      	lsls	r5, r0, #25
 80051a6:	d5fb      	bpl.n	80051a0 <_printf_i+0xb8>
 80051a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80051ac:	2d00      	cmp	r5, #0
 80051ae:	da03      	bge.n	80051b8 <_printf_i+0xd0>
 80051b0:	232d      	movs	r3, #45	@ 0x2d
 80051b2:	426d      	negs	r5, r5
 80051b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051b8:	4858      	ldr	r0, [pc, #352]	@ (800531c <_printf_i+0x234>)
 80051ba:	230a      	movs	r3, #10
 80051bc:	e011      	b.n	80051e2 <_printf_i+0xfa>
 80051be:	6821      	ldr	r1, [r4, #0]
 80051c0:	6833      	ldr	r3, [r6, #0]
 80051c2:	0608      	lsls	r0, r1, #24
 80051c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80051c8:	d402      	bmi.n	80051d0 <_printf_i+0xe8>
 80051ca:	0649      	lsls	r1, r1, #25
 80051cc:	bf48      	it	mi
 80051ce:	b2ad      	uxthmi	r5, r5
 80051d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80051d2:	4852      	ldr	r0, [pc, #328]	@ (800531c <_printf_i+0x234>)
 80051d4:	6033      	str	r3, [r6, #0]
 80051d6:	bf14      	ite	ne
 80051d8:	230a      	movne	r3, #10
 80051da:	2308      	moveq	r3, #8
 80051dc:	2100      	movs	r1, #0
 80051de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80051e2:	6866      	ldr	r6, [r4, #4]
 80051e4:	60a6      	str	r6, [r4, #8]
 80051e6:	2e00      	cmp	r6, #0
 80051e8:	db05      	blt.n	80051f6 <_printf_i+0x10e>
 80051ea:	6821      	ldr	r1, [r4, #0]
 80051ec:	432e      	orrs	r6, r5
 80051ee:	f021 0104 	bic.w	r1, r1, #4
 80051f2:	6021      	str	r1, [r4, #0]
 80051f4:	d04b      	beq.n	800528e <_printf_i+0x1a6>
 80051f6:	4616      	mov	r6, r2
 80051f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80051fc:	fb03 5711 	mls	r7, r3, r1, r5
 8005200:	5dc7      	ldrb	r7, [r0, r7]
 8005202:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005206:	462f      	mov	r7, r5
 8005208:	42bb      	cmp	r3, r7
 800520a:	460d      	mov	r5, r1
 800520c:	d9f4      	bls.n	80051f8 <_printf_i+0x110>
 800520e:	2b08      	cmp	r3, #8
 8005210:	d10b      	bne.n	800522a <_printf_i+0x142>
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	07df      	lsls	r7, r3, #31
 8005216:	d508      	bpl.n	800522a <_printf_i+0x142>
 8005218:	6923      	ldr	r3, [r4, #16]
 800521a:	6861      	ldr	r1, [r4, #4]
 800521c:	4299      	cmp	r1, r3
 800521e:	bfde      	ittt	le
 8005220:	2330      	movle	r3, #48	@ 0x30
 8005222:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005226:	f106 36ff 	addle.w	r6, r6, #4294967295
 800522a:	1b92      	subs	r2, r2, r6
 800522c:	6122      	str	r2, [r4, #16]
 800522e:	f8cd a000 	str.w	sl, [sp]
 8005232:	464b      	mov	r3, r9
 8005234:	aa03      	add	r2, sp, #12
 8005236:	4621      	mov	r1, r4
 8005238:	4640      	mov	r0, r8
 800523a:	f7ff fee7 	bl	800500c <_printf_common>
 800523e:	3001      	adds	r0, #1
 8005240:	d14a      	bne.n	80052d8 <_printf_i+0x1f0>
 8005242:	f04f 30ff 	mov.w	r0, #4294967295
 8005246:	b004      	add	sp, #16
 8005248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800524c:	6823      	ldr	r3, [r4, #0]
 800524e:	f043 0320 	orr.w	r3, r3, #32
 8005252:	6023      	str	r3, [r4, #0]
 8005254:	4832      	ldr	r0, [pc, #200]	@ (8005320 <_printf_i+0x238>)
 8005256:	2778      	movs	r7, #120	@ 0x78
 8005258:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	6831      	ldr	r1, [r6, #0]
 8005260:	061f      	lsls	r7, r3, #24
 8005262:	f851 5b04 	ldr.w	r5, [r1], #4
 8005266:	d402      	bmi.n	800526e <_printf_i+0x186>
 8005268:	065f      	lsls	r7, r3, #25
 800526a:	bf48      	it	mi
 800526c:	b2ad      	uxthmi	r5, r5
 800526e:	6031      	str	r1, [r6, #0]
 8005270:	07d9      	lsls	r1, r3, #31
 8005272:	bf44      	itt	mi
 8005274:	f043 0320 	orrmi.w	r3, r3, #32
 8005278:	6023      	strmi	r3, [r4, #0]
 800527a:	b11d      	cbz	r5, 8005284 <_printf_i+0x19c>
 800527c:	2310      	movs	r3, #16
 800527e:	e7ad      	b.n	80051dc <_printf_i+0xf4>
 8005280:	4826      	ldr	r0, [pc, #152]	@ (800531c <_printf_i+0x234>)
 8005282:	e7e9      	b.n	8005258 <_printf_i+0x170>
 8005284:	6823      	ldr	r3, [r4, #0]
 8005286:	f023 0320 	bic.w	r3, r3, #32
 800528a:	6023      	str	r3, [r4, #0]
 800528c:	e7f6      	b.n	800527c <_printf_i+0x194>
 800528e:	4616      	mov	r6, r2
 8005290:	e7bd      	b.n	800520e <_printf_i+0x126>
 8005292:	6833      	ldr	r3, [r6, #0]
 8005294:	6825      	ldr	r5, [r4, #0]
 8005296:	6961      	ldr	r1, [r4, #20]
 8005298:	1d18      	adds	r0, r3, #4
 800529a:	6030      	str	r0, [r6, #0]
 800529c:	062e      	lsls	r6, r5, #24
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	d501      	bpl.n	80052a6 <_printf_i+0x1be>
 80052a2:	6019      	str	r1, [r3, #0]
 80052a4:	e002      	b.n	80052ac <_printf_i+0x1c4>
 80052a6:	0668      	lsls	r0, r5, #25
 80052a8:	d5fb      	bpl.n	80052a2 <_printf_i+0x1ba>
 80052aa:	8019      	strh	r1, [r3, #0]
 80052ac:	2300      	movs	r3, #0
 80052ae:	6123      	str	r3, [r4, #16]
 80052b0:	4616      	mov	r6, r2
 80052b2:	e7bc      	b.n	800522e <_printf_i+0x146>
 80052b4:	6833      	ldr	r3, [r6, #0]
 80052b6:	1d1a      	adds	r2, r3, #4
 80052b8:	6032      	str	r2, [r6, #0]
 80052ba:	681e      	ldr	r6, [r3, #0]
 80052bc:	6862      	ldr	r2, [r4, #4]
 80052be:	2100      	movs	r1, #0
 80052c0:	4630      	mov	r0, r6
 80052c2:	f7fa ff85 	bl	80001d0 <memchr>
 80052c6:	b108      	cbz	r0, 80052cc <_printf_i+0x1e4>
 80052c8:	1b80      	subs	r0, r0, r6
 80052ca:	6060      	str	r0, [r4, #4]
 80052cc:	6863      	ldr	r3, [r4, #4]
 80052ce:	6123      	str	r3, [r4, #16]
 80052d0:	2300      	movs	r3, #0
 80052d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052d6:	e7aa      	b.n	800522e <_printf_i+0x146>
 80052d8:	6923      	ldr	r3, [r4, #16]
 80052da:	4632      	mov	r2, r6
 80052dc:	4649      	mov	r1, r9
 80052de:	4640      	mov	r0, r8
 80052e0:	47d0      	blx	sl
 80052e2:	3001      	adds	r0, #1
 80052e4:	d0ad      	beq.n	8005242 <_printf_i+0x15a>
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	079b      	lsls	r3, r3, #30
 80052ea:	d413      	bmi.n	8005314 <_printf_i+0x22c>
 80052ec:	68e0      	ldr	r0, [r4, #12]
 80052ee:	9b03      	ldr	r3, [sp, #12]
 80052f0:	4298      	cmp	r0, r3
 80052f2:	bfb8      	it	lt
 80052f4:	4618      	movlt	r0, r3
 80052f6:	e7a6      	b.n	8005246 <_printf_i+0x15e>
 80052f8:	2301      	movs	r3, #1
 80052fa:	4632      	mov	r2, r6
 80052fc:	4649      	mov	r1, r9
 80052fe:	4640      	mov	r0, r8
 8005300:	47d0      	blx	sl
 8005302:	3001      	adds	r0, #1
 8005304:	d09d      	beq.n	8005242 <_printf_i+0x15a>
 8005306:	3501      	adds	r5, #1
 8005308:	68e3      	ldr	r3, [r4, #12]
 800530a:	9903      	ldr	r1, [sp, #12]
 800530c:	1a5b      	subs	r3, r3, r1
 800530e:	42ab      	cmp	r3, r5
 8005310:	dcf2      	bgt.n	80052f8 <_printf_i+0x210>
 8005312:	e7eb      	b.n	80052ec <_printf_i+0x204>
 8005314:	2500      	movs	r5, #0
 8005316:	f104 0619 	add.w	r6, r4, #25
 800531a:	e7f5      	b.n	8005308 <_printf_i+0x220>
 800531c:	08005515 	.word	0x08005515
 8005320:	08005526 	.word	0x08005526

08005324 <memmove>:
 8005324:	4288      	cmp	r0, r1
 8005326:	b510      	push	{r4, lr}
 8005328:	eb01 0402 	add.w	r4, r1, r2
 800532c:	d902      	bls.n	8005334 <memmove+0x10>
 800532e:	4284      	cmp	r4, r0
 8005330:	4623      	mov	r3, r4
 8005332:	d807      	bhi.n	8005344 <memmove+0x20>
 8005334:	1e43      	subs	r3, r0, #1
 8005336:	42a1      	cmp	r1, r4
 8005338:	d008      	beq.n	800534c <memmove+0x28>
 800533a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800533e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005342:	e7f8      	b.n	8005336 <memmove+0x12>
 8005344:	4402      	add	r2, r0
 8005346:	4601      	mov	r1, r0
 8005348:	428a      	cmp	r2, r1
 800534a:	d100      	bne.n	800534e <memmove+0x2a>
 800534c:	bd10      	pop	{r4, pc}
 800534e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005356:	e7f7      	b.n	8005348 <memmove+0x24>

08005358 <_sbrk_r>:
 8005358:	b538      	push	{r3, r4, r5, lr}
 800535a:	4d06      	ldr	r5, [pc, #24]	@ (8005374 <_sbrk_r+0x1c>)
 800535c:	2300      	movs	r3, #0
 800535e:	4604      	mov	r4, r0
 8005360:	4608      	mov	r0, r1
 8005362:	602b      	str	r3, [r5, #0]
 8005364:	f7fb fd06 	bl	8000d74 <_sbrk>
 8005368:	1c43      	adds	r3, r0, #1
 800536a:	d102      	bne.n	8005372 <_sbrk_r+0x1a>
 800536c:	682b      	ldr	r3, [r5, #0]
 800536e:	b103      	cbz	r3, 8005372 <_sbrk_r+0x1a>
 8005370:	6023      	str	r3, [r4, #0]
 8005372:	bd38      	pop	{r3, r4, r5, pc}
 8005374:	2000069c 	.word	0x2000069c

08005378 <_realloc_r>:
 8005378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800537c:	4607      	mov	r7, r0
 800537e:	4614      	mov	r4, r2
 8005380:	460d      	mov	r5, r1
 8005382:	b921      	cbnz	r1, 800538e <_realloc_r+0x16>
 8005384:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005388:	4611      	mov	r1, r2
 800538a:	f7ff bc5b 	b.w	8004c44 <_malloc_r>
 800538e:	b92a      	cbnz	r2, 800539c <_realloc_r+0x24>
 8005390:	f7ff fbec 	bl	8004b6c <_free_r>
 8005394:	4625      	mov	r5, r4
 8005396:	4628      	mov	r0, r5
 8005398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800539c:	f000 f81a 	bl	80053d4 <_malloc_usable_size_r>
 80053a0:	4284      	cmp	r4, r0
 80053a2:	4606      	mov	r6, r0
 80053a4:	d802      	bhi.n	80053ac <_realloc_r+0x34>
 80053a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80053aa:	d8f4      	bhi.n	8005396 <_realloc_r+0x1e>
 80053ac:	4621      	mov	r1, r4
 80053ae:	4638      	mov	r0, r7
 80053b0:	f7ff fc48 	bl	8004c44 <_malloc_r>
 80053b4:	4680      	mov	r8, r0
 80053b6:	b908      	cbnz	r0, 80053bc <_realloc_r+0x44>
 80053b8:	4645      	mov	r5, r8
 80053ba:	e7ec      	b.n	8005396 <_realloc_r+0x1e>
 80053bc:	42b4      	cmp	r4, r6
 80053be:	4622      	mov	r2, r4
 80053c0:	4629      	mov	r1, r5
 80053c2:	bf28      	it	cs
 80053c4:	4632      	movcs	r2, r6
 80053c6:	f7ff fbc3 	bl	8004b50 <memcpy>
 80053ca:	4629      	mov	r1, r5
 80053cc:	4638      	mov	r0, r7
 80053ce:	f7ff fbcd 	bl	8004b6c <_free_r>
 80053d2:	e7f1      	b.n	80053b8 <_realloc_r+0x40>

080053d4 <_malloc_usable_size_r>:
 80053d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053d8:	1f18      	subs	r0, r3, #4
 80053da:	2b00      	cmp	r3, #0
 80053dc:	bfbc      	itt	lt
 80053de:	580b      	ldrlt	r3, [r1, r0]
 80053e0:	18c0      	addlt	r0, r0, r3
 80053e2:	4770      	bx	lr

080053e4 <_init>:
 80053e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053e6:	bf00      	nop
 80053e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ea:	bc08      	pop	{r3}
 80053ec:	469e      	mov	lr, r3
 80053ee:	4770      	bx	lr

080053f0 <_fini>:
 80053f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f2:	bf00      	nop
 80053f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053f6:	bc08      	pop	{r3}
 80053f8:	469e      	mov	lr, r3
 80053fa:	4770      	bx	lr
