# VIT
Support use SystemVerilog's interface syntax in Verilog.
