{"sha": "d93171509aa7ca23148508b96f1c1f70b941d808", "node_id": "C_kwDOANBUbNoAKGQ5MzE3MTUwOWFhN2NhMjMxNDg1MDhiOTZmMWMxZjcwYjk0MWQ4MDg", "commit": {"author": {"name": "Tejas Joshi", "email": "TejasSanjay.Joshi@amd.com", "date": "2022-10-21T15:35:39Z"}, "committer": {"name": "Venkataramanan Kumar", "email": "Venkataramanan.Kumar@amd.com", "date": "2022-10-25T08:56:59Z"}, "message": "Remove znver4 instruction reservations\n\nThis reverts the changes made to znver.md in:\ncommit bf3b532b524ecacb3202ab2c8af419ffaaab7cff\n\n2022-10-21  Tejas Joshi <TejasSanjay.Joshi@amd.com>\n\ngcc/ChangeLog:\n\n\t* common/config/i386/i386-common.cc (processor_alias_table): Use\n\tCPU_ZNVER3 for znver4.\n\t* config/i386/znver.md: Remove znver4 reservations.", "tree": {"sha": "bfe7fd55b3a1e162573ff07f9585d4f480ce0528", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bfe7fd55b3a1e162573ff07f9585d4f480ce0528"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d93171509aa7ca23148508b96f1c1f70b941d808", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d93171509aa7ca23148508b96f1c1f70b941d808", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d93171509aa7ca23148508b96f1c1f70b941d808", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d93171509aa7ca23148508b96f1c1f70b941d808/comments", "author": {"login": "tejas-amd", "id": 133217167, "node_id": "U_kgDOB_C7jw", "avatar_url": "https://avatars.githubusercontent.com/u/133217167?v=4", "gravatar_id": "", "url": "https://api.github.com/users/tejas-amd", "html_url": "https://github.com/tejas-amd", "followers_url": "https://api.github.com/users/tejas-amd/followers", "following_url": "https://api.github.com/users/tejas-amd/following{/other_user}", "gists_url": "https://api.github.com/users/tejas-amd/gists{/gist_id}", "starred_url": "https://api.github.com/users/tejas-amd/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/tejas-amd/subscriptions", "organizations_url": "https://api.github.com/users/tejas-amd/orgs", "repos_url": "https://api.github.com/users/tejas-amd/repos", "events_url": "https://api.github.com/users/tejas-amd/events{/privacy}", "received_events_url": "https://api.github.com/users/tejas-amd/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "619e4ca985b31555f8489b6547be0ae45821b0ed", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/619e4ca985b31555f8489b6547be0ae45821b0ed", "html_url": "https://github.com/Rust-GCC/gccrs/commit/619e4ca985b31555f8489b6547be0ae45821b0ed"}], "stats": {"total": 851, "additions": 37, "deletions": 814}, "files": [{"sha": "f66bdd5a2aff172a5bfb361338ebf4e9c79c5417", "filename": "gcc/common/config/i386/i386-common.cc", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d93171509aa7ca23148508b96f1c1f70b941d808/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.cc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d93171509aa7ca23148508b96f1c1f70b941d808/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.cc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.cc?ref=d93171509aa7ca23148508b96f1c1f70b941d808", "patch": "@@ -2113,7 +2113,7 @@ const pta processor_alias_table[] =\n   {\"znver3\", PROCESSOR_ZNVER3, CPU_ZNVER3,\n     PTA_ZNVER3,\n     M_CPU_SUBTYPE (AMDFAM19H_ZNVER3), P_PROC_AVX2},\n-  {\"znver4\", PROCESSOR_ZNVER4, CPU_ZNVER4,\n+  {\"znver4\", PROCESSOR_ZNVER4, CPU_ZNVER3,\n     PTA_ZNVER4,\n     M_CPU_SUBTYPE (AMDFAM19H_ZNVER4), P_PROC_AVX512F},\n   {\"btver1\", PROCESSOR_BTVER1, CPU_GENERIC,"}, {"sha": "9c25b4e27c34f25a34d89ecdb087af9e005365d5", "filename": "gcc/config/i386/znver.md", "status": "modified", "additions": 36, "deletions": 813, "changes": 849, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d93171509aa7ca23148508b96f1c1f70b941d808/gcc%2Fconfig%2Fi386%2Fznver.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d93171509aa7ca23148508b96f1c1f70b941d808/gcc%2Fconfig%2Fi386%2Fznver.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fznver.md?ref=d93171509aa7ca23148508b96f1c1f70b941d808", "patch": "@@ -23,8 +23,8 @@\n \n ;; AMD znver1, znver2 and znver3 Scheduling\n ;; Modeling automatons for zen decoders, integer execution pipes,\n-;; AGU pipes, floating point execution, branch and store units.\n-(define_automaton \"znver1, znver1_ieu, znver1_fp, znver1_agu, znver4_bru, znver4_fp_store\")\n+;; AGU pipes and floating point execution units.\n+(define_automaton \"znver1, znver1_ieu, znver1_fp, znver1_agu\")\n \n ;; Decoders unit has 4 decoders and all of them can decode fast path\n ;; and vector type instructions.\n@@ -63,8 +63,6 @@\n ;; Load is 4 cycles. We do not model reservation of load unit.\n ;;(define_reservation \"znver1-load\" \"znver1-agu-reserve, nothing, nothing, nothing\")\n (define_reservation \"znver1-load\" \"znver1-agu-reserve\")\n-;; According to Manual, all AGU are used for loads and stores in znver4.\n-(define_reservation \"znver4-load\" \"znver2-store-agu-reserve\")\n ;; Store operations differs between znver1, znver2 and znver3 because extra AGU\n ;; was added.\n (define_reservation \"znver1-store\" \"znver1-agu-reserve\")\n@@ -95,11 +93,6 @@\n \t\t\t\t      +znver1-fp2+znver1-fp3\n \t\t\t\t      +znver1-agu0+znver1-agu1+znver2-agu2\")\n \n-;; znver4 has one branch unit in znver1-ieu0 and a separate branch unit.\n-(define_cpu_unit \"znver4-bru0\" \"znver4_bru\")\n-;; znver4 also has dedicated fp-store unit.\n-(define_cpu_unit \"znver4-fp-store0\" \"znver4_fp_store\")\n-\n ;; Call instruction\n (define_insn_reservation \"znver1_call\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n@@ -111,19 +104,14 @@\n \t\t\t      (eq_attr \"type\" \"call,callv\"))\n \t\t\t \"znver1-double,znver2-store,znver1-ieu0|znver1-ieu3\")\n \n-(define_insn_reservation \"znver4_call\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"type\" \"call,callv\"))\n-\t\t\t \"znver1-double,znver1-ieu0|znver4-bru0,znver2-store\")\n-\n ;; General instructions\n (define_insn_reservation \"znver1_push\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"push\")\n \t\t\t\t   (eq_attr \"memory\" \"store\")))\n \t\t\t \"znver1-direct,znver1-store\")\n (define_insn_reservation \"znver2_push\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"push\")\n \t\t\t\t   (eq_attr \"memory\" \"store\")))\n \t\t\t \"znver1-direct,znver2-store\")\n@@ -138,22 +126,12 @@\n \t\t\t      (and (eq_attr \"type\" \"push\")\n \t\t\t\t   (eq_attr \"memory\" \"both\")))\n \t\t\t \"znver1-direct,znver1-load,znver2-store\")\n-(define_insn_reservation \"znver4_push_load\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"push\")\n-\t\t\t\t   (eq_attr \"memory\" \"both\")))\n-\t\t\t \"znver1-direct,znver4-load,znver2-store\")\n \n (define_insn_reservation \"znver1_pop\" 4\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"pop\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load\")\n-(define_insn_reservation \"znver4_pop\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"pop\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load\")\n \n (define_insn_reservation \"znver1_pop_mem\" 4\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n@@ -165,19 +143,14 @@\n \t\t\t      (and (eq_attr \"type\" \"pop\")\n \t\t\t\t   (eq_attr \"memory\" \"both\")))\n \t\t\t \"znver1-direct,znver1-load,znver2-store\")\n-(define_insn_reservation \"znver4_pop_mem\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"pop\")\n-\t\t\t\t   (eq_attr \"memory\" \"both\")))\n-\t\t\t \"znver1-direct,znver4-load,znver2-store\")\n \n ;; Leave\n (define_insn_reservation \"znver1_leave\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (eq_attr \"type\" \"leave\"))\n \t\t\t \"znver1-double,znver1-ieu, znver1-store\")\n (define_insn_reservation \"znver2_leave\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (eq_attr \"type\" \"leave\"))\n \t\t\t \"znver1-double,znver1-ieu, znver2-store\")\n \n@@ -189,29 +162,12 @@\n \t\t\t      (and (eq_attr \"type\" \"imul\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-ieu1\")\n-(define_insn_reservation \"znver4_imul\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"imul\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"SI,HI,QI\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-ieu1\")\n-(define_insn_reservation \"znver4_imul_DI\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"imul\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"DI\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-ieu1\")\n \n (define_insn_reservation \"znver1_imul_mem\" 7\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"imul\")\n \t\t\t\t   (eq_attr \"memory\" \"!none\")))\n \t\t\t \"znver1-direct,znver1-load, znver1-ieu1\")\n-(define_insn_reservation \"znver4_imul_mem\" 7\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"imul\")\n-\t\t\t\t   (eq_attr \"memory\" \"!none\")))\n-\t\t\t \"znver1-direct,znver4-load, znver1-ieu1\")\n \n ;; Divisions\n ;; Reg operands\n@@ -305,14 +261,14 @@\n                               (and (eq_attr \"type\" \"idiv\")\n                                    (and (eq_attr \"mode\" \"DI\")\n                                         (eq_attr \"memory\" \"load\"))))\n-                         \"znver1-double,znver1-load,znver1-ieu2*18\")\n+                         \"znver1-double,znver1-load,znver1-ieu2*22\")\n \n (define_insn_reservation \"znver3_idiv_mem_SI\" 16\n                          (and (eq_attr \"cpu\" \"znver3\")\n                               (and (eq_attr \"type\" \"idiv\")\n                                    (and (eq_attr \"mode\" \"SI\")\n                                         (eq_attr \"memory\" \"load\"))))\n-                         \"znver1-double,znver1-load,znver1-ieu2*12\")\n+                         \"znver1-double,znver1-load,znver1-ieu2*16\")\n \n (define_insn_reservation \"znver3_idiv_mem_HI\" 14\n                          (and (eq_attr \"cpu\" \"znver3\")\n@@ -328,62 +284,6 @@\n                                         (eq_attr \"memory\" \"load\"))))\n                          \"znver1-direct,znver1-load,znver1-ieu2*9\")\n \n-(define_insn_reservation \"znver4_idiv_DI\" 18\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"idiv\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"DI\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver1-ieu0*18\")\n-\n-(define_insn_reservation \"znver4_idiv_SI\" 12\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"idiv\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"SI\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver1-ieu0*12\")\n-\n-(define_insn_reservation \"znver4_idiv_HI\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"idiv\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"HI\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver1-ieu0*10\")\n-\n-(define_insn_reservation \"znver4_idiv_QI\" 9\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"idiv\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"QI\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-ieu0*9\")\n-\n-(define_insn_reservation \"znver4_idiv_mem_DI\" 22\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"idiv\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"DI\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-ieu0*18\")\n-\n-(define_insn_reservation \"znver4_idiv_mem_SI\" 16\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"idiv\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"SI\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-ieu0*12\")\n-\n-(define_insn_reservation \"znver4_idiv_mem_HI\" 14\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"idiv\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"HI\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-ieu0*10\")\n-\n-(define_insn_reservation \"znver4_idiv_mem_QI\" 13\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"idiv\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"QI\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-ieu0*9\")\n-\n ;; STR ISHIFT which are micro coded.\n ;; Fix me: Latency need to be rechecked.\n (define_insn_reservation \"znver1_str_ishift\" 6\n@@ -393,15 +293,15 @@\n \t\t\t \"znver1-vector,znver1-ivector\")\n \n (define_insn_reservation \"znver2_str_ishift\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"ishift\")\n \t\t\t\t   (eq_attr \"memory\" \"both,store\")))\n-\t\t\t \"znver1-vector,znver2-ivector\")\n+\t\t\t \"znver1-vector,znver1-ivector\")\n (define_insn_reservation \"znver2_str_istr\" 19\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"str\")\n \t\t\t\t   (eq_attr \"memory\" \"both,store\")))\n-\t\t\t \"znver1-vector,znver2-ivector\")\n+\t\t\t \"znver1-vector,znver1-ivector\")\n \n ;; MOV - integer moves\n (define_insn_reservation \"znver1_load_imov_double\" 2\n@@ -418,15 +318,8 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-ieu|znver1-ieu\")\n \n-(define_insn_reservation \"znver4_load_imov_double\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"znver1_decode\" \"double\")\n-\t\t\t\t   (and (eq_attr \"type\" \"imovx\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver1-ieu0|znver1-ieu3\")\n-\n (define_insn_reservation \"znver1_load_imov_direct\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"imov,imovx\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-ieu\")\n@@ -439,7 +332,7 @@\n \t\t\t \"znver1-double,znver1-ieu|znver1-ieu,znver1-store\")\n \n (define_insn_reservation \"znver2_load_imov_double_store\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"double\")\n \t\t\t\t   (and (eq_attr \"type\" \"imovx\")\n \t\t\t\t\t(eq_attr \"memory\" \"store\"))))\n@@ -452,7 +345,7 @@\n \t\t\t\t   \"znver1-direct,znver1-ieu,znver1-store\")\n \n (define_insn_reservation \"znver2_load_imov_direct_store\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"imov,imovx\")\n \t\t\t\t   (eq_attr \"memory\" \"store\")))\n \t\t\t\t   \"znver1-direct,znver1-ieu,znver2-store\")\n@@ -471,13 +364,6 @@\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-double,znver1-load,znver1-ieu|znver1-ieu\")\n \n-(define_insn_reservation \"znver4_load_imov_double_load\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"znver1_decode\" \"double\")\n-\t\t\t\t   (and (eq_attr \"type\" \"imovx\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-ieu\")\n-\n (define_insn_reservation \"znver1_load_imov_direct_load\" 4\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"imov,imovx\")\n@@ -492,48 +378,12 @@\n \t\t\t\t   (eq_attr \"memory\" \"none,unknown\")))\n \t\t\t \"znver1-direct,znver1-ieu\")\n \n-(define_insn_reservation \"znver4_insn_1\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"alu,icmp,negnot,test,incdec\")\n-\t\t\t\t   (eq_attr \"memory\" \"none,unknown\")))\n-\t\t\t \"znver1-direct,znver1-ieu\")\n-\n-(define_insn_reservation \"znver4_insn_2\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"rotate,rotate1,ishift,ishift1\")\n-\t\t\t\t   (eq_attr \"memory\" \"none,unknown\")))\n-\t\t\t \"znver1-direct,znver1-ieu1|znver1-ieu2\")\n-\n-(define_insn_reservation \"znver4_insn_3\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"setcc,icmov\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-ieu0|znver1-ieu3\")\n-\n (define_insn_reservation \"znver1_insn_load\" 5\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"alu,icmp,negnot,rotate,rotate1,ishift,ishift1,test,setcc,incdec,icmov\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-ieu\")\n \n-(define_insn_reservation \"znver4_insn_1_load\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"alu,icmp,negnot,test,incdec\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-ieu\")\n-\n-(define_insn_reservation \"znver4_insn_2_load\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"rotate,rotate1,ishift,ishift1\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-ieu1|znver1-ieu2\")\n-\n-(define_insn_reservation \"znver4_insn_3_load\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"setcc,icmov\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-double,znver4-load,znver1-ieu0|znver1-ieu3\")\n-\n (define_insn_reservation \"znver1_insn_store\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"alu,icmp,negnot,rotate,rotate1,ishift1,test,setcc,incdec\")\n@@ -546,24 +396,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"store\")))\n \t\t\t \"znver1-direct,znver1-ieu,znver2-store\")\n \n-(define_insn_reservation \"znver4_insn_1_store\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"alu,icmp,negnot,test,incdec\")\n-\t\t\t\t   (eq_attr \"memory\" \"store\")))\n-\t\t\t \"znver1-direct,znver1-ieu,znver2-store\")\n-\n-(define_insn_reservation \"znver4_insn_2_store\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"rotate,rotate1,ishift,ishift1\")\n-\t\t\t\t   (eq_attr \"memory\" \"store\")))\n-\t\t\t \"znver1-direct,znver1-ieu1|znver1-ieu2,znver2-store\")\n-\n-(define_insn_reservation \"znver4_insn_3_store\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"setcc,icmov\")\n-\t\t\t\t   (eq_attr \"memory\" \"store\")))\n-\t\t\t \"znver1-double,znver1-ieu0|znver1-ieu3,znver2-store\")\n-\n (define_insn_reservation \"znver1_insn_both\" 5\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"alu,icmp,negnot,rotate,rotate1,ishift1,test,setcc,incdec\")\n@@ -576,32 +408,14 @@\n \t\t\t\t   (eq_attr \"memory\" \"both\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-ieu,znver2-store\")\n \n-(define_insn_reservation \"znver4_insn_1_both\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"alu,icmp,negnot,test,incdec\")\n-\t\t\t\t   (eq_attr \"memory\" \"both\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-ieu,znver2-store\")\n-\n-(define_insn_reservation \"znver4_insn_2_both\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"rotate,rotate1,ishift,ishift1\")\n-\t\t\t\t   (eq_attr \"memory\" \"both\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-ieu1|znver1-ieu2,znver2-store\")\n-\n-(define_insn_reservation \"znver4_insn_3_both\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"setcc,icmov\")\n-\t\t\t\t   (eq_attr \"memory\" \"both\")))\n-\t\t\t \"znver1-double,znver4-load,znver1-ieu0|znver1-ieu3,znver2-store\")\n-\n ;; Fix me: Other vector type insns keeping latency 6 as of now.\n (define_insn_reservation \"znver1_ieu_vector\" 6\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (eq_attr \"type\" \"other,str,multi\"))\n \t\t\t \"znver1-vector,znver1-ivector\")\n \n (define_insn_reservation \"znver2_ieu_vector\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (eq_attr \"type\" \"other,str,multi\"))\n \t\t\t \"znver1-vector,znver2-ivector\")\n \n@@ -614,21 +428,21 @@\n \t\t\t \"znver1-vector,znver1-ivector\")\n \n (define_insn_reservation \"znver2_alu1_vector\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"vector\")\n \t\t\t\t   (and (eq_attr \"type\" \"alu1\")\n \t\t\t\t\t(eq_attr \"memory\" \"none,unknown\"))))\n \t\t\t \"znver1-vector,znver2-ivector\")\n \n (define_insn_reservation \"znver1_alu1_double\" 2\n-\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"double\")\n \t\t\t\t   (and (eq_attr \"type\" \"alu1\")\n \t\t\t\t\t(eq_attr \"memory\" \"none,unknown\"))))\n \t\t\t \"znver1-double,znver1-ieu\")\n \n (define_insn_reservation \"znver1_alu1_direct\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"direct\")\n \t\t\t\t   (and (eq_attr \"type\" \"alu1\")\n \t\t\t\t\t(eq_attr \"memory\" \"none,unknown\"))))\n@@ -640,11 +454,6 @@\n \t\t\t      (and (eq_attr \"type\" \"ibr\")\n \t\t\t\t\t(eq_attr \"memory\" \"none\")))\n \t\t\t  \"znver1-direct\")\n-(define_insn_reservation \"znver4_branch\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ibr\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\")))\n-\t\t\t  \"znver1-direct,znver1-ieu0|znver4-bru0\")\n \n ;; Indirect branches check latencies.\n (define_insn_reservation \"znver1_indirect_branch_mem\" 6\n@@ -659,58 +468,40 @@\n \t\t\t\t\t(eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-vector,znver2-ivector\")\n \n-(define_insn_reservation \"znver4_indirect_branch_mem\" 6\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ibr\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-vector,znver2-ivector+znver4-bru0\")\n-\n ;; LEA executes in ALU units with 1 cycle latency.\n (define_insn_reservation \"znver1_lea\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (eq_attr \"type\" \"lea\"))\n \t\t\t \"znver1-direct,znver1-ieu\")\n \n-;; Other integer instructions\n+;; Other integer instrucions\n (define_insn_reservation \"znver1_idirect\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"unit\" \"integer,unknown\")\n \t\t\t\t   (eq_attr \"memory\" \"none,unknown\")))\n \t\t\t \"znver1-direct,znver1-ieu\")\n \n ;;  Floating point\n (define_insn_reservation \"znver1_fp_cmov\" 6\n-\t\t\t (and (eq_attr \"cpu\" \"znver1\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (eq_attr \"type\" \"fcmov\"))\n \t\t\t \"znver1-vector,znver1-fvector\")\n \n-(define_insn_reservation \"znver2_fp_cmov\" 6\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n-\t\t\t      (eq_attr \"type\" \"fcmov\"))\n-\t\t\t \"znver1-vector,znver2-fvector\")\n-\n (define_insn_reservation \"znver1_fp_mov_direct_load\" 8 \n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"direct\")\n \t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp3|znver1-fp1\")\n \n-(define_insn_reservation \"znver4_fp_mov_direct_load\" 8 \n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"znver1_decode\" \"direct\")\n-\t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp2|znver1-fp3\")\n-\n (define_insn_reservation \"znver1_fp_mov_direct_store\" 5\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"direct\")\n \t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n \t\t\t\t\t(eq_attr \"memory\" \"store\"))))\n \t\t\t \"znver1-direct,znver1-fp2|znver1-fp3,znver1-store\")\n (define_insn_reservation \"znver2_fp_mov_direct_store\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"direct\")\n \t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n \t\t\t\t\t(eq_attr \"memory\" \"store\"))))\n@@ -723,63 +514,32 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp3\")\n \n-(define_insn_reservation \"znver4_fp_mov_double\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"znver1_decode\" \"double\")\n-\t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver1-fp1\")\n-\n (define_insn_reservation \"znver1_fp_mov_double_load\" 12\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"double\")\n \t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-double,znver1-load,znver1-fp3\")\n \n-(define_insn_reservation \"znver4_fp_mov_double_load\" 11\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"znver1_decode\" \"double\")\n-\t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-fp1\")\n-\n (define_insn_reservation \"znver1_fp_mov_direct\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (eq_attr \"type\" \"fmov\"))\n \t\t\t \"znver1-direct,znver1-fp3\")\n \n-(define_insn_reservation \"znver4_fp_mov_direct\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"type\" \"fmov\"))\n-\t\t\t \"znver1-direct,znver1-fp1\")\n-\n ;; TODO: AGU?\n (define_insn_reservation \"znver1_fp_spc_direct\" 5\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"fpspc\")\n \t\t\t\t   (eq_attr \"memory\" \"store\")))\n \t\t\t \"znver1-direct,znver1-fp3,znver1-fp2\")\n \n-(define_insn_reservation \"znver4_fp_spc_direct\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fpspc\")\n-\t\t\t\t   (eq_attr \"memory\" \"store\")))\n-\t\t\t \"znver1-direct,znver1-fp1,znver4-fp-store0\")\n-\n-(define_insn_reservation \"znver4_fp_sqrt_direct\" 22\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fpspc\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fp1\")\n-\n (define_insn_reservation \"znver1_fp_insn_vector\" 6\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"vector\")\n \t\t\t\t   (eq_attr \"type\" \"fpspc,mmxcvt,sselog1,ssemul,ssemov\")))\n \t\t\t \"znver1-vector,znver1-fvector\")\n (define_insn_reservation \"znver2_fp_insn_vector\" 6\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"vector\")\n \t\t\t\t   (eq_attr \"type\" \"fpspc,mmxcvt,sselog1,ssemul,ssemov\")))\n \t\t\t \"znver1-vector,znver2-fvector\")\n@@ -790,99 +550,42 @@\n \t\t\t      (eq_attr \"type\" \"fsgn\"))\n \t\t\t \"znver1-direct,znver1-fp3\")\n \n-(define_insn_reservation \"znver4_fp_fsgn\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"type\" \"fsgn\"))\n-\t\t\t \"znver1-direct,znver1-fp0|znver1-fp1\")\n-\n (define_insn_reservation \"znver1_fp_fcmp\" 2\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"memory\" \"none\")\n \t\t\t\t   (and (eq_attr \"znver1_decode\" \"double\")\n \t\t\t\t\t(eq_attr \"type\" \"fcmp\"))))\n \t\t\t \"znver1-double,znver1-fp0,znver1-fp2\")\n \n-(define_insn_reservation \"znver4_fp_fcmp_double\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"memory\" \"none\")\n-\t\t\t\t   (and (eq_attr \"znver1_decode\" \"double\")\n-\t\t\t\t\t(eq_attr \"type\" \"fcmp\"))))\n-\t\t\t \"znver1-double,znver1-fp0,znver4-fp-store0\")\n-\n-(define_insn_reservation \"znver4_fp_fcmp\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fcmp\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fp0\")\n-\n (define_insn_reservation \"znver1_fp_fcmp_load\" 9\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n-\t\t\t      (and (eq_attr \"memory\" \"load\")\n+\t\t\t      (and (eq_attr \"memory\" \"none\")\n \t\t\t\t   (and (eq_attr \"znver1_decode\" \"double\")\n \t\t\t\t\t(eq_attr \"type\" \"fcmp\"))))\n \t\t\t \"znver1-double,znver1-load, znver1-fp0,znver1-fp2\")\n \n-(define_insn_reservation \"znver4_fp_fcmp_double_load\" 11\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"memory\" \"load\")\n-\t\t\t\t   (and (eq_attr \"znver1_decode\" \"double\")\n-\t\t\t\t\t(eq_attr \"type\" \"fcmp\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-fp0,znver4-fp-store0\")\n-\n-(define_insn_reservation \"znver4_fp_fcmp_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fcmp\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0\")\n-\n ;;FADD FSUB FMUL\n (define_insn_reservation \"znver1_fp_op_mul\" 5\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0*5\")\n \n-(define_insn_reservation \"znver4_fp_op_mul\" 6\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fp0*6\")\n-\n (define_insn_reservation \"znver1_fp_op_mul_load\" 12 \n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0*5\")\n \n-(define_insn_reservation \"znver4_fp_op_mul_load\" 13 \n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0*6\")\n-\n-(define_insn_reservation \"znver4_fp_op_imul\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n-\t\t\t\t   (and (eq_attr \"fp_int_src\" \"true\")\n-\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver1-fp1,znver1-fp0\")\n-\n (define_insn_reservation \"znver1_fp_op_imul_load\" 16\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n \t\t\t\t   (and (eq_attr \"fp_int_src\" \"true\")\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t\"znver1-double,znver1-load,znver1-fp3,znver1-fp0\")\n \n-(define_insn_reservation \"znver4_fp_op_imul_load\" 17\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n-\t\t\t\t   (and (eq_attr \"fp_int_src\" \"true\")\n-\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-fp1,znver1-fp0\")\n-\n (define_insn_reservation \"znver1_fp_op_div\" 15\n-\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"fdiv\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp3*15\")\n@@ -893,12 +596,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp3*15\")\n \n-(define_insn_reservation \"znver4_fp_op_div_load\" 22\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fdiv\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp3*15\")\n-\n (define_insn_reservation \"znver1_fp_op_idiv_load\" 27\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"fdiv\")\n@@ -913,19 +610,6 @@\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-double,znver1-load,znver1-fp3*19\")\n \n-(define_insn_reservation \"znver4_fp_op_idiv\" 19\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fdiv\")\n-\t\t\t\t   (and (eq_attr \"fp_int_src\" \"true\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver1-fp1,znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_fp_op_idiv_load\" 26\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"fdiv\")\n-\t\t\t\t   (and (eq_attr \"fp_int_src\" \"true\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-fp1,znver1-fp1\")\n \n ;; MMX, SSE, SSEn.n, AVX, AVX2 instructions\n (define_insn_reservation \"znver1_fp_insn\" 1\n@@ -939,49 +623,26 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1|znver1-fp3\")\n \n-(define_insn_reservation \"znver4_fp_insn\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"type\" \"mmx,mmxadd\"))\n-\t\t\t \"znver1-direct,znver1-fpu\")\n-\n (define_insn_reservation \"znver1_mmx_add_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"mmxadd\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0|znver1-fp1|znver1-fp3\")\n \n-(define_insn_reservation \"znver4_mmx_add_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxadd\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fpu\")\n-\n (define_insn_reservation \"znver1_mmx_cmp\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"mmxcmp\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp3\")\n \n-(define_insn_reservation \"znver4_mmx_cmp\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxcmp\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fpu\")\n-\n (define_insn_reservation \"znver1_mmx_cmp_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"mmxcmp\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0|znver1-fp3\")\n \n-(define_insn_reservation \"znver4_mmx_cmp_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxcmp\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fpu\")\n-\n (define_insn_reservation \"znver1_mmx_cvt_pck_shuf\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"mmxcvt,sseshuf,sseshuf1\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp1|znver1-fp2\")\n@@ -992,48 +653,18 @@\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp1|znver1-fp2\")\n \n-(define_insn_reservation \"znver4_mmx_cvt_pck_shuf_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxcvt,sseshuf,sseshuf1\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp1|znver1-fp2\")\n-\n (define_insn_reservation \"znver1_mmx_shift_move\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"mmxshft,mmxmov\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp2\")\n \n-(define_insn_reservation \"znver4_mmx_shift\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxshft\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fp1|znver1-fp2\")\n-\n-(define_insn_reservation \"znver4_mmx_move\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxmov\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver4-fp-store0\")\n-\n (define_insn_reservation \"znver1_mmx_shift_move_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"mmxshft,mmxmov\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp2\")\n \n-(define_insn_reservation \"znver4_mmx_shift_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxshft\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp1|znver1-fp2\")\n-\n-(define_insn_reservation \"znver4_mmx_move_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxmov\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver4-fp-store0\")\n-\n (define_insn_reservation \"znver1_mmx_move_store\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"mmxshft,mmxmov\")\n@@ -1045,42 +676,18 @@\n \t\t\t\t   (eq_attr \"memory\" \"store,both\")))\n \t\t\t  \"znver1-direct,znver1-fp2,znver2-store\")\n \n-(define_insn_reservation \"znver4_mmx_shift_store\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxshft\")\n-\t\t\t\t   (eq_attr \"memory\" \"store,both\")))\n-\t\t\t \"znver1-direct,znver1-fp1|znver1-fp2,znver2-store\")\n-\n-(define_insn_reservation \"znver4_mmx_move_store\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxmov\")\n-\t\t\t\t   (eq_attr \"memory\" \"store,both\")))\n-\t\t\t \"znver1-direct,znver4-fp-store0\")\n-\n (define_insn_reservation \"znver1_mmx_mul\" 3\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"mmxmul\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t  \"znver1-direct,znver1-fp0*3\")\n \n-(define_insn_reservation \"znver4_mmx_mul\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxmul\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t  \"znver1-direct,(znver1-fp0|znver1-fp3)*3\")\n-\n (define_insn_reservation \"znver1_mmx_load\" 10\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"mmxmul\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0*3\")\n \n-(define_insn_reservation \"znver4_mmx_mul_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"mmxmul\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t  \"znver1-direct,znver4-load,(znver1-fp0|znver1-fp3)*3\")\n-\n ;; TODO\n (define_insn_reservation \"znver1_avx256_log\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n@@ -1102,62 +709,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fpu\")\n \n-(define_insn_reservation \"znver4_sse_log\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"sselog,sselog1\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V4SF,V8SF,V2DF,V4DF\")\n-\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-fpu\")\n-\n-(define_insn_reservation \"znver4_sse_log_evex\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"sselog,sselog1\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V16SF,V8DF\")\n-\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-fp0+znver1-fp1|znver1-fp2+znver1-fp3\")\n-\n-(define_insn_reservation \"znver4_sse_log_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"sselog,sselog1\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V4SF,V8SF,V2DF,V4DF\")\n-\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fpu\")\n-\n-(define_insn_reservation \"znver4_sse_log_evex_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"sselog,sselog1\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V16SF,V8DF\")\n-\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0+znver1-fp1|znver1-fp2+znver1-fp3\")\n-\n-(define_insn_reservation \"znver4_sse_ilog\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"sselog,sselog1\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"OI\")\n-\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-fp0+znver1-fp1|znver1-fp2+znver1-fp3\")\n-\n-(define_insn_reservation \"znver4_sse_ilog_evex\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"sselog,sselog1\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"TI\")\n-\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-fp0+znver1-fp1+znver1-fp2+znver1-fp3\")\n-\n-(define_insn_reservation \"znver4_sse_ilog_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"sselog,sselog1\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"OI\")\n-\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0+znver1-fp1|znver1-fp2+znver1-fp3\")\n-\n-(define_insn_reservation \"znver4_sse_ilog_evex_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"sselog,sselog1\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"TI\")\n-\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0+znver1-fp1+znver1-fp2+znver1-fp3\")\n-\n (define_insn_reservation \"znver1_sse_log_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"sselog\")\n@@ -1220,18 +771,6 @@\n \t\t\t\t\t     (eq_attr \"memory\" \"none\")))))\n \t\t\t \"znver1-double,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver4_sse_comi\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecomi\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-double,znver1-fp2|znver1-fp3,znver4-fp-store0\")\n-\n-(define_insn_reservation \"znver4_sse_comi_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecomi\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-double,znver4-load,znver1-fp2|znver1-fp3,znver4-fp-store0\")\n-\n (define_insn_reservation \"znver1_sse_comi_double_load\" 10\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t                (eq_attr \"mode\" \"V4SF,V2DF,TI\"))\n@@ -1247,7 +786,7 @@\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t                (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,TI\"))\n \t\t\t\t   (ior (eq_attr \"cpu\" \"znver2\")\n-\t\t\t\t\t(eq_attr \"cpu\" \"znver3,znver4\")))\n+\t\t\t\t\t(eq_attr \"cpu\" \"znver3\")))\n \t\t\t      (and (eq_attr \"prefix_extra\" \"1\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssecomi\")\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n@@ -1263,13 +802,6 @@\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp1|znver1-fp2\")\n \n-(define_insn_reservation \"znver4_sse_test_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"prefix_extra\" \"1\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecomi\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp1|znver1-fp2\")\n-\n ;; SSE moves\n ;; Fix me:  Need to revist this again some of the moves may be restricted\n ;; to some fpu pipes.\n@@ -1282,7 +814,7 @@\n \t\t\t \"znver1-direct,znver1-ieu0\")\n \n (define_insn_reservation \"znver2_sse_mov\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"mode\" \"SI\")\n \t\t\t\t   (and (eq_attr \"isa\" \"avx\")\n \t\t\t\t\t(and (eq_attr \"type\" \"ssemov\")\n@@ -1299,7 +831,7 @@\n \t\t\t \"znver1-direct,znver1-ieu2\")\n \n (define_insn_reservation \"znver2_avx_mov\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"mode\" \"TI\")\n \t\t\t\t   (and (eq_attr \"isa\" \"avx\")\n \t\t\t\t\t(and (eq_attr \"type\" \"ssemov\")\n@@ -1311,8 +843,7 @@\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t                (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,TI\"))\n \t\t\t\t   (ior (eq_attr \"cpu\" \"znver2\")\n-\t\t\t\t\t(ior (eq_attr \"cpu\" \"znver3\")\n-\t\t\t\t\t (eq_attr \"cpu\" \"znver4\"))))\n+\t\t\t\t\t      (eq_attr \"cpu\" \"znver3\")))\n \t\t\t      (and (eq_attr \"type\" \"ssemov\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fpu\")\n@@ -1324,7 +855,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"store\"))))\n \t\t\t\"znver1-direct,znver1-fpu,znver1-store\")\n (define_insn_reservation \"znver2_sseavx_mov_store\" 1\n-\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3,znver4\")\n+\t\t\t (and (eq_attr \"cpu\" \"znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"ssemov\")\n \t\t\t\t   (eq_attr \"memory\" \"store\")))\n \t\t\t\"znver1-direct,znver1-fpu,znver2-store\")\n@@ -1338,12 +869,6 @@\n \t\t\t\t    (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fpu\")\n \n-(define_insn_reservation \"znver4_sseavx_mov_load\" 8\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemov\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-double,znver4-load,znver1-fpu\")\n-\n (define_insn_reservation \"znver1_avx256_mov\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF,OI\")\n@@ -1370,8 +895,7 @@\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t                (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,TI\"))\n \t\t\t\t   (ior (eq_attr \"cpu\" \"znver2\")\n-\t\t\t\t    (ior (eq_attr \"cpu\" \"znver3\")\n-\t\t\t\t\t (eq_attr \"cpu\" \"znver4\"))))\n+\t\t\t\t\t(eq_attr \"cpu\" \"znver3\")))\n \t\t\t      (and (eq_attr \"type\" \"sseadd\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp2|znver1-fp3\")\n@@ -1385,12 +909,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp2|znver1-fp3\")\n \n-(define_insn_reservation \"znver4_sseavx_add_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseadd\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-double,znver4-load,znver1-fp2|znver1-fp3\")\n-\n (define_insn_reservation \"znver1_avx256_add\" 3\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF,OI\")\n@@ -1442,41 +960,13 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver4_sseavx_fma\" 4\n-\t\t\t (and (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,V8SF,V4DF\"))\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemuladd\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sseavx_fma_evex\" 4\n-\t\t\t (and (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"mode\" \"V16SF,V8DF\"))\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemuladd\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fp0+znver1-fp1\")\n-\n (define_insn_reservation \"znver3_sseavx_fma_load\" 11\n \t\t\t (and (and (eq_attr \"cpu\" \"znver3\")\n \t\t\t       (eq_attr \"mode\" \"SF,DF,V4SF,V2DF\"))\n \t\t\t\t     (and (eq_attr \"type\" \"ssemuladd\")\n \t\t\t\t\t  (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver4_sseavx_fma_load\" 11\n-\t\t\t (and (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,V8SF,V4DF\"))\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemuladd\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sseavx_fma_evex_load\" 11\n-\t\t\t (and (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"mode\" \"V16SF,V8DF\"))\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemuladd\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0+znver1-fp1\")\n-\n (define_insn_reservation \"znver3_avx256_fma\" 4\n \t\t\t (and (eq_attr \"cpu\" \"znver3\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF\")\n@@ -1500,20 +990,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1|znver1-fp3\")\n \n-(define_insn_reservation \"znver4_sseavx_iadd\" 1\n-\t\t\t (and (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"mode\" \"QI,HI,SI,DI,TI,OI,XI\"))\n-\t\t\t\t   (and (eq_attr \"type\" \"sseiadd\")\n-\t\t\t\t\t(eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fpu\")\n-\n-(define_insn_reservation \"znver4_sseavx_iadd_load\" 8\n-\t\t\t (and (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (eq_attr \"mode\" \"QI,HI,SI,DI,TI,OI,XI\"))\n-\t\t\t\t   (and (eq_attr \"type\" \"sseiadd\")\n-\t\t\t\t\t(eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fpu\")\n-\n (define_insn_reservation \"znver1_sseavx_iadd_load\" 8\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t                (eq_attr \"mode\" \"DI,TI\"))\n@@ -1577,33 +1053,6 @@\n \t\t\t\t\t     (eq_attr \"memory\" \"load\")))))\n \t\t\t \"znver1-double,znver1-load,znver1-fp3,znver1-ieu0\")\n \n-(define_insn_reservation \"znver4_ssecvtsfdf_si\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"SI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseicvt\")\n-\t\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-double,znver1-fp2|znver1-fp3,znver4-fp-store0\")\n-\n-(define_insn_reservation \"znver4_ssecvtsfdf_si_load\" 11\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"SI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseicvt\")\n-\t\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-double,znver4-load,znver1-fp2|znver1-fp3,znver4-fp-store0\")\n-\n-(define_insn_reservation \"znver4_ssecvtsfdf_di\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"DI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseicvt\")\n-\t\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-fp2|znver1-fp3\")\n-\n-(define_insn_reservation \"znver4_ssecvtsfdf_di_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"DI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseicvt\")\n-\t\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp2|znver1-fp3\")\n \n ;; All other used ssecvt fp3 pipes\n ;; Check: Need to revisit this again.\n@@ -1620,24 +1069,12 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp3\")\n \n-(define_insn_reservation \"znver4_ssecvt\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (eq_attr \"memory\" \"none\")))\n-\t\t\t \"znver1-direct,znver1-fp2|znver1-fp3\")\n-\n (define_insn_reservation \"znver1_ssecvt_load\" 11\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp3\")\n \n-(define_insn_reservation \"znver4_ssecvt_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (eq_attr \"memory\" \"load\")))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp2|znver1-fp3\")\n-\n ;; SSE div\n (define_insn_reservation \"znver1_ssediv_ss_ps\" 10\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n@@ -1650,21 +1087,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp3*10\")\n \n-(define_insn_reservation \"znver4_ssediv_ss_ps\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V16SF,V8SF,V4SF,SF\")\n-\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-fp3*10\")\n-\n-(define_insn_reservation \"znver4_ssediv_ss_ps_evex\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V16SF,V8SF,V4SF,SF\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t     (eq_attr \"memory\" \"none\")))))\n-\t\t\t \"znver1-direct,znver1-fp1*10\")\n-\n (define_insn_reservation \"znver1_ssediv_ss_ps_load\" 17\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t                (eq_attr \"mode\" \"V4SF,SF\"))\n@@ -1676,21 +1098,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp3*10\")\n \n-(define_insn_reservation \"znver4_ssediv_ss_ps_load\" 17\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V16SF,V8SF,V4SF,SF\")\n-\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp3*10\")\n-\n-(define_insn_reservation \"znver4_ssediv_ss_ps_evex_load\" 17\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V16SF,V8SF,V4SF,SF\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t     (eq_attr \"memory\" \"load\")))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp1*10\")\n-\n (define_insn_reservation \"znver1_ssediv_sd_pd\" 13\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t                (eq_attr \"mode\" \"V2DF,DF\"))\n@@ -1702,21 +1109,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp3*13\")\n \n-(define_insn_reservation \"znver4_ssediv_sd_pd\" 13\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V8DF,V4DF,V2DF,DF\")\n-\t\t\t\t    (eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver1-fp3*13\")\n-\n-(define_insn_reservation \"znver4_ssediv_sd_pd_evex\" 13\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V8DF,V4DF,V2DF,DF\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t     (eq_attr \"memory\" \"none\")))))\n-\t\t\t \"znver1-direct,znver1-fp1*13\")\n-\n (define_insn_reservation \"znver1_ssediv_sd_pd_load\" 20\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t\t\t       (eq_attr \"mode\" \"V2DF,DF\"))\n@@ -1728,21 +1120,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp3*13\")\n \n-(define_insn_reservation \"znver4_ssediv_sd_pd_load\" 20\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V8DF,V4DF,V2DF,DF\")\n-\t\t\t\t    (eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp3*13\")\n-\n-(define_insn_reservation \"znver4_ssediv_sd_pd_evex_load\" 20\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V8DF,V4DF,V2DF,DF\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t     (eq_attr \"memory\" \"load\")))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp1*13\")\n-\n (define_insn_reservation \"znver1_ssediv_avx256_ps\" 12\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF\")\n@@ -1776,19 +1153,12 @@\n \t\t\t                (eq_attr \"mode\" \"V4SF,SF\"))\n \t\t\t\t   (and (eq_attr \"cpu\" \"znver2\")\n \t\t\t\t\t      (eq_attr \"mode\" \"V8SF,V4SF,SF,V4DF,V2DF,DF\"))\n-\t\t\t\t   (and (eq_attr \"cpu\" \"znver3,znver4\")\n+\t\t\t\t   (and (eq_attr \"cpu\" \"znver3\")\n \t\t\t\t\t      (eq_attr \"mode\" \"V8SF,V4SF,SF,V4DF,V2DF,DF\")))\n \t\t\t      (and (eq_attr \"type\" \"ssemul\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,(znver1-fp0|znver1-fp1)*3\")\n \n-(define_insn_reservation \"znver4_ssemul_ss_ps_evex\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssemul\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V8DF,V16SF\")\n-\t\t\t\t    \t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,(znver1-fp0+znver1-fp1)*3\")\n-\n (define_insn_reservation \"znver1_ssemul_ss_ps_load\" 10 \n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t                (eq_attr \"mode\" \"V4SF,SF\"))\n@@ -1800,13 +1170,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,(znver1-fp0|znver1-fp1)*3\")\n \n-(define_insn_reservation \"znver4_ssemul_ss_ps_evex_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"type\" \"ssemul\")\n-\t\t\t\t   (and (eq_attr \"mode\" \"V8DF,V16SF\")\n-\t\t\t\t    \t(eq_attr \"memory\" \"none\"))))\n-\t\t\t \"znver1-direct,znver4-load,(znver1-fp0+znver1-fp1)*3\")\n-\n (define_insn_reservation \"znver1_ssemul_avx256_ps\" 3\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF\")\n@@ -1868,44 +1231,12 @@\n \t\t\t                (eq_attr \"mode\" \"TI\"))\n \t\t\t\t   (and (eq_attr \"cpu\" \"znver2\")\n \t\t\t\t\t      (eq_attr \"mode\" \"TI,OI\"))\n-\t\t\t\t   (and (eq_attr \"cpu\" \"znver3,znver4\")\n+\t\t\t\t   (and (eq_attr \"cpu\" \"znver3\")\n \t\t\t\t\t      (eq_attr \"mode\" \"TI,OI\")))\n \t\t\t      (and (eq_attr \"type\" \"sseimul\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0*3\")\n \n-(define_insn_reservation \"znver4_sseimul\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"TI,OI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (eq_attr \"memory\" \"none\")))))\n-\t\t\t \"znver1-direct,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sseimul_evex\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"XI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (eq_attr \"memory\" \"none\")))))\n-\t\t\t \"znver1-direct,znver1-fp0+znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sseimul_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"TI,OI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (eq_attr \"memory\" \"load\")))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sseimul_evex_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"XI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (eq_attr \"memory\" \"load\")))))\n-\t\t\t \"znver1-direct,znver4-load,znver1-fp0+znver1-fp1\")\n-\n (define_insn_reservation \"znver1_sseimul_avx256\" 4\n \t\t\t (and (eq_attr \"cpu\" \"znver1,znver2,znver3\")\n \t\t\t      (and (eq_attr \"mode\" \"OI\")\n@@ -1951,66 +1282,12 @@\n \t\t\t                (eq_attr \"mode\" \"SF,DF,V4SF,V2DF\"))\n \t\t\t\t   (and (eq_attr \"cpu\" \"znver2\")\n \t\t\t\t\t      (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,V8SF,V4DF\"))\n-\t\t\t\t   (and (eq_attr \"cpu\" \"znver3,znver4\")\n+\t\t\t\t   (and (eq_attr \"cpu\" \"znver3\")\n \t\t\t\t\t      (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,V8SF,V4DF\")))\n \t\t\t       (and (eq_attr \"type\" \"ssecmp\")\n \t\t\t\t    (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver4_sse_cmp\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"SF,DF,V4SF,V2DF\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"none\"))))))\n-\t\t\t\"znver1-direct,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_cmp_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"SF,DF,V4SF,V2DF\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"load\"))))))\n-\t\t\t\"znver1-double,znver4-load,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_cmp_vex\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"none\"))))))\n-\t\t\t\"znver1-direct,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_cmp_vex_load\" 11\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"load\"))))))\n-\t\t\t\"znver1-double,znver4-load,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_cmp_evex\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"V16SF,V8DF\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"none\"))))))\n-\t\t\t\"znver1-direct,znver1-fp0+znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_cmp_evex_load\" 12\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"V16SF,V8DF\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"load\"))))))\n-\t\t\t\"znver1-double,znver4-load,znver1-fp0+znver1-fp1\")\n-\n (define_insn_reservation \"znver1_sse_cmp_load\" 8\n \t\t\t (and (ior (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t\t         (eq_attr \"mode\" \"SF,DF,V4SF,V2DF\"))\n@@ -2041,7 +1318,7 @@\n \t\t\t\t\t       (eq_attr \"mode\" \"QI,HI,SI,DI,TI\"))\n \t\t\t\t   (and (eq_attr \"cpu\" \"znver2\")\n \t\t\t\t\t      (eq_attr \"mode\" \"QI,HI,SI,DI,TI,OI\"))\n-\t\t\t\t   (and (eq_attr \"cpu\" \"znver3,znver4\")\n+\t\t\t\t   (and (eq_attr \"cpu\" \"znver3\")\n \t\t\t\t\t      (eq_attr \"mode\" \"QI,HI,SI,DI,TI,OI\")))\n \t\t\t      (and (eq_attr \"type\" \"ssecmp\")\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n@@ -2058,60 +1335,6 @@\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0|znver1-fp3\")\n \n-(define_insn_reservation \"znver4_sse_icmp\" 3\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"QI,HI,SI,DI,TI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"none\"))))))\n-\t\t\t\"znver1-direct,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_icmp_load\" 10\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"QI,HI,SI,DI,TI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"load\"))))))\n-\t\t\t\"znver1-double,znver4-load,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_icmp_vex\" 4\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"OI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"none\"))))))\n-\t\t\t\"znver1-direct,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_cmp_ivex_load\" 11\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"OI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"load\"))))))\n-\t\t\t\"znver1-double,znver4-load,znver1-fp0|znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_icmp_evex\" 5\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"XI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"none\"))))))\n-\t\t\t\"znver1-direct,znver1-fp0+znver1-fp1\")\n-\n-(define_insn_reservation \"znver4_sse_icmp_evex_load\" 12\n-\t\t\t (and (eq_attr \"cpu\" \"znver4\")\n-\t\t\t      (and (eq_attr \"mode\" \"XI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n-\t\t\t\t    (and (eq_attr \"prefix\" \"evex\")\n-\t\t\t\t\t (and (eq_attr \"length_immediate\" \"1\")\n-\t\t\t\t\t  (eq_attr \"memory\" \"load\"))))))\n-\t\t\t\"znver1-double,znver4-load,znver1-fp0+znver1-fp1\")\n-\n (define_insn_reservation \"znver1_sse_icmp_avx256\" 1\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"OI\")"}]}