$date
	Mon Nov 16 21:15:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! z_flag $end
$var wire 8 " program_byte [7:0] $end
$var wire 1 # phase $end
$var wire 4 $ oprnd [3:0] $end
$var wire 4 % instr [3:0] $end
$var wire 4 & data_bus [3:0] $end
$var wire 1 ' c_flag $end
$var wire 12 ( address_RAM [11:0] $end
$var wire 4 ) accu [3:0] $end
$var wire 12 * PC [11:0] $end
$var wire 4 + FF_out [3:0] $end
$var reg 1 , clock $end
$var reg 4 - pushbuttons [3:0] $end
$var reg 1 . reset $end
$var integer 32 / nota [31:0] $end
$scope module uPmodule $end
$var wire 4 0 DATA_BUS [3:0] $end
$var wire 4 1 accu [3:0] $end
$var wire 12 2 address_RAM [11:0] $end
$var wire 1 ' c_flag $end
$var wire 1 , clock $end
$var wire 4 3 data_bus [3:0] $end
$var wire 4 4 instr [3:0] $end
$var wire 4 5 oprnd [3:0] $end
$var wire 8 6 program_byte [7:0] $end
$var wire 4 7 pushbuttons [3:0] $end
$var wire 1 . reset $end
$var wire 1 ! z_flag $end
$var wire 1 # phase $end
$var wire 1 8 Z_FLAG $end
$var wire 13 9 SC [12:0] $end
$var wire 8 : PROGRAM_BYTE [7:0] $end
$var wire 12 ; PC [11:0] $end
$var wire 4 < OPRND [3:0] $end
$var wire 4 = INSTR [3:0] $end
$var wire 4 > FF_out [3:0] $end
$var wire 7 ? DECODE_address [6:0] $end
$var wire 1 @ C_FLAG $end
$var wire 4 A ALU_OUT [3:0] $end
$var wire 1 B ALUZ $end
$var wire 1 C ALUC $end
$var wire 12 D ADDRESS_ram [11:0] $end
$var wire 4 E ACCUU [3:0] $end
$scope module FASE $end
$var wire 1 , clk $end
$var wire 1 . reset $end
$var reg 1 # Y $end
$upscope $end
$scope module acumulador $end
$var wire 1 , clk $end
$var wire 1 F enable $end
$var wire 1 . reset $end
$var wire 4 G D [3:0] $end
$var reg 4 H Y [3:0] $end
$upscope $end
$scope module banderas $end
$var wire 2 I D [1:0] $end
$var wire 1 , clk $end
$var wire 1 J enable $end
$var wire 1 . reset $end
$var reg 2 K Y [1:0] $end
$upscope $end
$scope module contador $end
$var wire 12 L Bload [11:0] $end
$var wire 1 M ENABLE $end
$var wire 1 N LOAD $end
$var wire 1 , clk $end
$var wire 1 . reset $end
$var reg 12 O Y [11:0] $end
$upscope $end
$scope module deALU $end
$var wire 4 P Y [3:0] $end
$var wire 1 Q enable $end
$var wire 4 R D [3:0] $end
$upscope $end
$scope module delfetch $end
$var wire 4 S D [3:0] $end
$var wire 4 T Y [3:0] $end
$var wire 1 U enable $end
$upscope $end
$scope module dicode $end
$var wire 7 V direccion [6:0] $end
$var wire 13 W senal [12:0] $end
$var reg 13 X datos [12:0] $end
$upscope $end
$scope module ftch $end
$var wire 1 , clk $end
$var wire 1 Y enable $end
$var wire 1 . reset $end
$var wire 8 Z D [7:0] $end
$var reg 8 [ Y [7:0] $end
$upscope $end
$scope module memram $end
$var wire 1 \ cs $end
$var wire 4 ] data [3:0] $end
$var wire 4 ^ datain [3:0] $end
$var wire 12 _ direccion [11:0] $end
$var wire 1 ` we $end
$var reg 4 a data_out [3:0] $end
$upscope $end
$scope module opcode $end
$var wire 12 b direccion [11:0] $end
$var wire 8 c salida [7:0] $end
$upscope $end
$scope module operaciones $end
$var wire 4 d A [3:0] $end
$var wire 4 e B [3:0] $end
$var wire 3 f selector [2:0] $end
$var wire 4 g Y [3:0] $end
$var reg 1 C C $end
$var reg 5 h RESalu [4:0] $end
$var reg 1 B ZERO $end
$upscope $end
$scope module pushes $end
$var wire 4 i D [3:0] $end
$var wire 4 j Y [3:0] $end
$var wire 1 k enable $end
$upscope $end
$scope module salida $end
$var wire 4 l D [3:0] $end
$var wire 1 , clk $end
$var wire 1 m enable $end
$var wire 1 . reset $end
$var reg 4 n Y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx n
xm
bx l
xk
bx j
b110 i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
x`
bx _
bx ^
bx ]
x\
bx [
bx Z
xY
bx X
bx W
bx V
xU
bx T
bx S
bx R
xQ
bx P
bx O
xN
xM
bx L
bx K
xJ
bx I
bx H
bx G
xF
bx E
bx D
xC
xB
bx A
x@
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
x8
b110 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
b0 /
0.
b110 -
0,
bx +
bx *
bx )
bx (
x'
bx &
bx %
bx $
x#
bx "
x!
$end
#2
b0 &
b0 3
b0 0
b0 P
b0 T
b0 ]
b0 ^
b0 e
b0 j
b0 l
0m
0F
b0 f
0k
1Q
0U
0`
0\
1M
0N
0J
b1000000001000 9
b1000000001000 W
b1000000001000 X
0C
b0 A
b0 G
b0 R
b0 g
1Y
0!
08
0'
0@
b0 $
b0 5
b0 <
b0 S
b0 %
b0 4
b0 =
b1 I
1B
b0 h
b0 ?
b0 V
0#
b0 K
b1001010 (
b1001010 2
b1001010 D
b1001010 L
b1001010 _
b1001010 "
b1001010 6
b1001010 :
b1001010 Z
b1001010 c
b0 *
b0 ;
b0 O
b0 b
b0 [
b0 )
b0 1
b0 E
b0 H
b0 d
b0 +
b0 >
b0 n
1.
#3
0.
#5
b1010 A
b1010 G
b1010 R
b1010 g
b0 I
0B
b1010 h
b1010 &
b1010 3
b1010 0
b1010 P
b1010 T
b1010 ]
b1010 ^
b1010 e
b1010 j
b1010 l
1F
b10 f
0Q
1U
0M
1J
b11010000010 9
b11010000010 W
b11010000010 X
b1010 $
b1010 5
b1010 <
b1010 S
b100 %
b100 4
b100 =
0Y
b1001010 [
b101010100011 (
b101010100011 2
b101010100011 D
b101010100011 L
b101010100011 _
b10100011 "
b10100011 6
b10100011 :
b10100011 Z
b10100011 c
b1 *
b1 ;
b1 O
b1 b
b100001 ?
b100001 V
1#
1,
#10
0,
#15
b1010 &
b1010 3
b1010 0
b1010 P
b1010 T
b1010 ]
b1010 ^
b1010 e
b1010 j
b1010 l
0F
b0 f
1Q
0U
1M
0J
b1000000001000 9
b1000000001000 W
b1000000001000 X
1Y
b100000 ?
b100000 V
0#
b1010 )
b1010 1
b1010 E
b1010 H
b1010 d
1,
#20
0,
#25
b1101 A
b1101 G
b1101 R
b1101 g
b1101 h
b11 &
b11 3
b11 0
b11 P
b11 T
b11 ]
b11 ^
b11 e
b11 j
b11 l
1F
b11 f
0Q
1U
0M
1J
b11011000010 9
b11011000010 W
b11011000010 X
b11 $
b11 5
b11 <
b11 S
b1010 %
b1010 4
b1010 =
0Y
b10100011 [
b1111010000 (
b1111010000 2
b1111010000 D
b1111010000 L
b1111010000 _
b11010000 "
b11010000 6
b11010000 :
b11010000 Z
b11010000 c
b10 *
b10 ;
b10 O
b10 b
b1010001 ?
b1010001 V
1#
1,
#30
0,
#35
b1101 &
b1101 3
b1101 0
b1101 P
b1101 T
b1101 ]
b1101 ^
b1101 e
b1101 j
b1101 l
0F
b0 f
1Q
0U
1M
0J
b1000000001000 9
b1000000001000 W
b1000000001000 X
0C
b1101 A
b1101 G
b1101 R
b1101 g
1Y
b0 I
0B
b1101 h
b1010000 ?
b1010000 V
0#
b1101 )
b1101 1
b1101 E
b1101 H
b1101 d
1,
#40
0,
#45
1m
0M
b1001 9
b1001 W
b1001 X
b0 $
b0 5
b0 <
b0 S
b1101 %
b1101 4
b1101 =
0Y
b11010000 [
b1010000 (
b1010000 2
b1010000 D
b1010000 L
b1010000 _
b1010000 "
b1010000 6
b1010000 :
b1010000 Z
b1010000 c
b11 *
b11 ;
b11 O
b11 b
b1101001 ?
b1101001 V
1#
1,
#50
0,
#55
0m
1M
b1000000001000 9
b1000000001000 W
b1000000001000 X
1Y
b1101000 ?
b1101000 V
0#
b1101 +
b1101 >
b1101 n
1,
#60
0,
#65
b110 A
b110 G
b110 R
b110 g
b110 h
b110 &
b110 3
b110 0
b110 P
b110 T
b110 ]
b110 ^
b110 e
b110 j
b110 l
1F
b10 f
1k
0Q
1J
0M
b11010000100 9
b11010000100 W
b11010000100 X
b101 %
b101 4
b101 =
0Y
b1010000 [
b100110 (
b100110 2
b100110 D
b100110 L
b100110 _
b100110 "
b100110 6
b100110 :
b100110 Z
b100110 c
b100 *
b100 ;
b100 O
b100 b
b101001 ?
b101001 V
1#
1,
#70
0,
#75
0F
b0 f
0k
1Q
1M
0J
b1000000001000 9
b1000000001000 W
b1000000001000 X
1Y
b101000 ?
b101000 V
0#
b110 )
b110 1
b110 E
b110 H
b110 d
1,
#80
0,
#85
b0 A
b0 G
b0 R
b0 g
b1 I
1B
b0 h
b110 &
b110 3
b110 0
b110 P
b110 T
b110 ]
b110 ^
b110 e
b110 j
b110 l
b1 f
1U
0Q
0M
1J
b1001000010 9
b1001000010 W
b1001000010 X
b110 $
b110 5
b110 <
b110 S
b10 %
b10 4
b10 =
0Y
b100110 [
b11011100110 (
b11011100110 2
b11011100110 D
b11011100110 L
b11011100110 _
b11100110 "
b11100110 6
b11100110 :
b11100110 Z
b11100110 c
b101 *
b101 ;
b101 O
b101 b
b10001 ?
b10001 V
1#
1,
#90
0,
#95
b110 A
b110 G
b110 R
b110 g
b0 I
0B
b110 h
b110 &
b110 3
b110 0
b110 P
b110 T
b110 ]
b110 ^
b110 e
b110 j
b110 l
b0 f
1Q
0U
1M
0J
b1000000001000 9
b1000000001000 W
b1000000001000 X
1Y
1!
18
b10010 ?
b10010 V
0#
b1 K
1,
#100
0,
#105
b1001 A
b1001 G
b1001 R
b1001 g
b1001 h
1F
b100 f
0Q
1U
0M
1J
b11100000010 9
b11100000010 W
b11100000010 X
b1110 %
b1110 4
b1110 =
0Y
b11100110 [
b11001110010 (
b11001110010 2
b11001110010 D
b11001110010 L
b11001110010 _
b1110010 "
b1110010 6
b1110010 :
b1110010 Z
b1110010 c
b110 *
b110 ;
b110 O
b110 b
b1110011 ?
b1110011 V
1#
1,
#110
0,
#115
b1001 &
b1001 3
b1001 0
b1001 P
b1001 T
b1001 ]
b1001 ^
b1001 e
b1001 j
b1001 l
0F
b0 f
1Q
0U
1M
0J
b1000000001000 9
b1000000001000 W
b1000000001000 X
b1001 A
b1001 G
b1001 R
b1001 g
1Y
0!
08
b1001 h
b1110000 ?
b1110000 V
0#
b0 K
b1001 )
b1001 1
b1001 E
b1001 H
b1001 d
1,
#120
0,
#125
1`
1\
b1000000111000 9
b1000000111000 W
b1000000111000 X
b10 $
b10 5
b10 <
b10 S
b111 %
b111 4
b111 =
0Y
b1110010 [
b1000110100 (
b1000110100 2
b1000110100 D
b1000110100 L
b1000110100 _
b110100 "
b110100 6
b110100 :
b110100 Z
b110100 c
b111 *
b111 ;
b111 O
b111 b
b111001 ?
b111001 V
1#
1,
#130
0,
#135
0`
0\
b1000000001000 9
b1000000001000 W
b1000000001000 X
1Y
b111000 ?
b111000 V
0#
b1001000000 (
b1001000000 2
b1001000000 D
b1001000000 L
b1001000000 _
b1000000 "
b1000000 6
b1000000 :
b1000000 Z
b1000000 c
b1000 *
b1000 ;
b1000 O
b1000 b
1,
#140
0,
#145
b0 A
b0 G
b0 R
b0 g
b1 I
1B
b0 h
b0 &
b0 3
b0 0
b0 P
b0 T
b0 ]
b0 ^
b0 e
b0 j
b0 l
1F
b10 f
0Q
1U
0M
1J
b11010000010 9
b11010000010 W
b11010000010 X
b0 $
b0 5
b0 <
b0 S
b100 %
b100 4
b100 =
0Y
b1000000 [
b1100010 (
b1100010 2
b1100010 D
b1100010 L
b1100010 _
b1100010 "
b1100010 6
b1100010 :
b1100010 Z
b1100010 c
b1001 *
b1001 ;
b1001 O
b1001 b
b100001 ?
b100001 V
1#
1,
#150
0,
#155
b0 &
b0 3
b0 0
b0 P
b0 T
b0 ]
b0 ^
b0 e
b0 j
b0 l
0F
b0 f
1Q
0U
1M
0J
b1000000001000 9
b1000000001000 W
b1000000001000 X
1Y
1!
18
b100010 ?
b100010 V
0#
b1 K
b0 )
b0 1
b0 E
b0 H
b0 d
1,
#160
0,
#165
b1001 a
b1001 A
b1001 G
b1001 R
b1001 g
b0 I
0B
b1001 h
b1001 &
b1001 3
b1001 0
b1001 P
b1001 T
b1001 ]
b1001 ^
b1001 e
b1001 j
b1001 l
1\
1F
b10 f
0Q
1J
b1011010100000 9
b1011010100000 W
b1011010100000 X
b10 $
b10 5
b10 <
b10 S
b110 %
b110 4
b110 =
0Y
b1100010 [
b1000110100 (
b1000110100 2
b1000110100 D
b1000110100 L
b1000110100 _
b110100 "
b110100 6
b110100 :
b110100 Z
b110100 c
b1010 *
b1010 ;
b1010 O
b1010 b
b110011 ?
b110011 V
1#
1,
#170
0,
#175
0F
b0 f
1Q
0\
0J
b1001 &
b1001 3
b1001 0
b1001 P
b1001 T
b1001 ]
b1001 ^
b1001 e
b1001 j
b1001 l
b1000000001000 9
b1000000001000 W
b1000000001000 X
bx a
1Y
0!
08
b110000 ?
b110000 V
0#
b0 K
b10xxxxxxxx (
b10xxxxxxxx 2
b10xxxxxxxx D
b10xxxxxxxx L
b10xxxxxxxx _
bx "
bx 6
bx :
bx Z
bx c
b1011 *
b1011 ;
b1011 O
b1011 b
b1001 )
b1001 1
b1001 E
b1001 H
b1001 d
1,
#180
0,
#185
bx A
bx G
bx R
bx g
b0xxxx h
bx &
bx 3
bx 0
bx P
bx T
bx ]
bx ^
bx e
bx j
bx l
1F
b10 f
0Q
1\
1J
b1011010100000 9
b1011010100000 W
b1011010100000 X
bx (
bx 2
bx D
bx L
bx _
bx $
bx 5
bx <
bx S
bx %
bx 4
bx =
0Y
bx [
b1100 *
b1100 ;
b1100 O
b1100 b
bx001 ?
bx001 V
1#
1,
#190
0,
#195
0F
b0 f
1Q
0\
0J
b1000000001000 9
b1000000001000 W
b1000000001000 X
1Y
bx000 ?
bx000 V
0#
b1101 *
b1101 ;
b1101 O
b1101 b
bx )
bx 1
bx E
bx H
bx d
1,
#200
0,
#205
0Y
b1110 *
b1110 ;
b1110 O
b1110 b
bx001 ?
bx001 V
1#
1,
#210
0,
#215
1Y
bx000 ?
bx000 V
0#
b1111 *
b1111 ;
b1111 O
b1111 b
1,
#220
0,
#225
0Y
b10000 *
b10000 ;
b10000 O
b10000 b
bx001 ?
bx001 V
1#
1,
#230
0,
#235
1Y
bx000 ?
bx000 V
0#
b10001 *
b10001 ;
b10001 O
b10001 b
1,
#240
0,
#245
0Y
b10010 *
b10010 ;
b10010 O
b10010 b
bx001 ?
bx001 V
1#
1,
#250
0,
#255
1Y
bx000 ?
bx000 V
0#
b10011 *
b10011 ;
b10011 O
b10011 b
1,
#260
0,
#265
0Y
b10100 *
b10100 ;
b10100 O
b10100 b
bx001 ?
bx001 V
1#
1,
#270
0,
#275
1Y
bx000 ?
bx000 V
0#
b10101 *
b10101 ;
b10101 O
b10101 b
1,
#280
0,
#285
0Y
b10110 *
b10110 ;
b10110 O
b10110 b
bx001 ?
bx001 V
1#
1,
#290
0,
#295
1Y
bx000 ?
bx000 V
0#
b10111 *
b10111 ;
b10111 O
b10111 b
1,
#300
0,
#305
0Y
b11000 *
b11000 ;
b11000 O
b11000 b
bx001 ?
bx001 V
1#
1,
#310
0,
#315
1Y
bx000 ?
bx000 V
0#
b11001 *
b11001 ;
b11001 O
b11001 b
1,
#320
0,
#325
0Y
b11010 *
b11010 ;
b11010 O
b11010 b
bx001 ?
bx001 V
1#
1,
#330
0,
#335
1Y
bx000 ?
bx000 V
0#
b11011 *
b11011 ;
b11011 O
b11011 b
1,
#340
0,
#345
0Y
b11100 *
b11100 ;
b11100 O
b11100 b
bx001 ?
bx001 V
1#
1,
#350
0,
#355
1Y
bx000 ?
bx000 V
0#
b11101 *
b11101 ;
b11101 O
b11101 b
1,
#360
0,
#365
0Y
b11110 *
b11110 ;
b11110 O
b11110 b
bx001 ?
bx001 V
1#
1,
#370
0,
#375
1Y
bx000 ?
bx000 V
0#
b11111 *
b11111 ;
b11111 O
b11111 b
1,
#380
0,
#385
0Y
b100000 *
b100000 ;
b100000 O
b100000 b
bx001 ?
bx001 V
1#
1,
#390
0,
#395
1Y
bx000 ?
bx000 V
0#
b100001 *
b100001 ;
b100001 O
b100001 b
1,
#400
0,
#405
0Y
b100010 *
b100010 ;
b100010 O
b100010 b
bx001 ?
bx001 V
1#
1,
#410
0,
#415
1Y
bx000 ?
bx000 V
0#
b100011 *
b100011 ;
b100011 O
b100011 b
1,
#420
0,
#425
0Y
b100100 *
b100100 ;
b100100 O
b100100 b
bx001 ?
bx001 V
1#
1,
#430
0,
#435
1Y
bx000 ?
bx000 V
0#
b100101 *
b100101 ;
b100101 O
b100101 b
1,
#440
0,
#445
0Y
b100110 *
b100110 ;
b100110 O
b100110 b
bx001 ?
bx001 V
1#
1,
#450
0,
#455
1Y
bx000 ?
bx000 V
0#
b100111 *
b100111 ;
b100111 O
b100111 b
1,
#460
0,
#465
0Y
b101000 *
b101000 ;
b101000 O
b101000 b
bx001 ?
bx001 V
1#
1,
#470
0,
#475
1Y
bx000 ?
bx000 V
0#
b101001 *
b101001 ;
b101001 O
b101001 b
1,
#480
0,
#485
0Y
b101010 *
b101010 ;
b101010 O
b101010 b
bx001 ?
bx001 V
1#
1,
#490
0,
#495
1Y
bx000 ?
bx000 V
0#
b101011 *
b101011 ;
b101011 O
b101011 b
1,
#500
0,
