//
// Generated by Bluespec Compiler, version 2016.07.beta1 (build 34806, 2016-07-05)
//
// On Thu Feb 27 12:59:02 EST 2020
//
//
// Ports:
// Name                         I/O  size props
// isStopped                      O     1 reg
// RDY_isStopped                  O     1 const
// counter                        O    32 reg
// RDY_counter                    O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module top_bsv(CLK,
	       RST_N,

	       isStopped,
	       RDY_isStopped,

	       counter,
	       RDY_counter);
  input  CLK;
  input  RST_N;

  // value method isStopped
  output isStopped;
  output RDY_isStopped;

  // value method counter
  output [31 : 0] counter;
  output RDY_counter;

  // signals for module outputs
  wire [31 : 0] counter;
  wire RDY_counter, RDY_isStopped, isStopped;

  // inlined wires
  wire [31 : 0] rv_core_pc_port_0$wget,
		rv_core_pc_port_1$wget,
		rv_core_rf_rf_10_port_0$wget,
		rv_core_rf_rf_11_port_0$wget,
		rv_core_rf_rf_12_port_0$wget,
		rv_core_rf_rf_13_port_0$wget,
		rv_core_rf_rf_14_port_0$wget,
		rv_core_rf_rf_15_port_0$wget,
		rv_core_rf_rf_16_port_0$wget,
		rv_core_rf_rf_17_port_0$wget,
		rv_core_rf_rf_18_port_0$wget,
		rv_core_rf_rf_19_port_0$wget,
		rv_core_rf_rf_1_port_0$wget,
		rv_core_rf_rf_20_port_0$wget,
		rv_core_rf_rf_21_port_0$wget,
		rv_core_rf_rf_22_port_0$wget,
		rv_core_rf_rf_23_port_0$wget,
		rv_core_rf_rf_24_port_0$wget,
		rv_core_rf_rf_25_port_0$wget,
		rv_core_rf_rf_26_port_0$wget,
		rv_core_rf_rf_27_port_0$wget,
		rv_core_rf_rf_28_port_0$wget,
		rv_core_rf_rf_29_port_0$wget,
		rv_core_rf_rf_2_port_0$wget,
		rv_core_rf_rf_30_port_0$wget,
		rv_core_rf_rf_31_port_0$wget,
		rv_core_rf_rf_3_port_0$wget,
		rv_core_rf_rf_4_port_0$wget,
		rv_core_rf_rf_5_port_0$wget,
		rv_core_rf_rf_6_port_0$wget,
		rv_core_rf_rf_7_port_0$wget,
		rv_core_rf_rf_8_port_0$wget,
		rv_core_rf_rf_9_port_0$wget;
  wire [1 : 0] bram_serverAdapterA_s1_1$wget,
	       bram_serverAdapterB_s1_1$wget,
	       rv_core_scoreboard_scores_0_port_0$wget,
	       rv_core_scoreboard_scores_0_port_1$wget,
	       rv_core_scoreboard_scores_10_port_0$wget,
	       rv_core_scoreboard_scores_10_port_1$wget,
	       rv_core_scoreboard_scores_11_port_0$wget,
	       rv_core_scoreboard_scores_11_port_1$wget,
	       rv_core_scoreboard_scores_12_port_0$wget,
	       rv_core_scoreboard_scores_12_port_1$wget,
	       rv_core_scoreboard_scores_13_port_0$wget,
	       rv_core_scoreboard_scores_13_port_1$wget,
	       rv_core_scoreboard_scores_14_port_0$wget,
	       rv_core_scoreboard_scores_14_port_1$wget,
	       rv_core_scoreboard_scores_15_port_0$wget,
	       rv_core_scoreboard_scores_15_port_1$wget,
	       rv_core_scoreboard_scores_16_port_0$wget,
	       rv_core_scoreboard_scores_16_port_1$wget,
	       rv_core_scoreboard_scores_17_port_0$wget,
	       rv_core_scoreboard_scores_17_port_1$wget,
	       rv_core_scoreboard_scores_18_port_0$wget,
	       rv_core_scoreboard_scores_18_port_1$wget,
	       rv_core_scoreboard_scores_19_port_0$wget,
	       rv_core_scoreboard_scores_19_port_1$wget,
	       rv_core_scoreboard_scores_1_port_0$wget,
	       rv_core_scoreboard_scores_1_port_1$wget,
	       rv_core_scoreboard_scores_20_port_0$wget,
	       rv_core_scoreboard_scores_20_port_1$wget,
	       rv_core_scoreboard_scores_21_port_0$wget,
	       rv_core_scoreboard_scores_21_port_1$wget,
	       rv_core_scoreboard_scores_22_port_0$wget,
	       rv_core_scoreboard_scores_22_port_1$wget,
	       rv_core_scoreboard_scores_23_port_0$wget,
	       rv_core_scoreboard_scores_23_port_1$wget,
	       rv_core_scoreboard_scores_24_port_0$wget,
	       rv_core_scoreboard_scores_24_port_1$wget,
	       rv_core_scoreboard_scores_25_port_0$wget,
	       rv_core_scoreboard_scores_25_port_1$wget,
	       rv_core_scoreboard_scores_26_port_0$wget,
	       rv_core_scoreboard_scores_26_port_1$wget,
	       rv_core_scoreboard_scores_27_port_0$wget,
	       rv_core_scoreboard_scores_27_port_1$wget,
	       rv_core_scoreboard_scores_28_port_0$wget,
	       rv_core_scoreboard_scores_28_port_1$wget,
	       rv_core_scoreboard_scores_29_port_0$wget,
	       rv_core_scoreboard_scores_29_port_1$wget,
	       rv_core_scoreboard_scores_2_port_0$wget,
	       rv_core_scoreboard_scores_2_port_1$wget,
	       rv_core_scoreboard_scores_30_port_0$wget,
	       rv_core_scoreboard_scores_30_port_1$wget,
	       rv_core_scoreboard_scores_31_port_0$wget,
	       rv_core_scoreboard_scores_31_port_1$wget,
	       rv_core_scoreboard_scores_3_port_0$wget,
	       rv_core_scoreboard_scores_3_port_1$wget,
	       rv_core_scoreboard_scores_4_port_0$wget,
	       rv_core_scoreboard_scores_4_port_1$wget,
	       rv_core_scoreboard_scores_5_port_0$wget,
	       rv_core_scoreboard_scores_5_port_1$wget,
	       rv_core_scoreboard_scores_6_port_0$wget,
	       rv_core_scoreboard_scores_6_port_1$wget,
	       rv_core_scoreboard_scores_7_port_0$wget,
	       rv_core_scoreboard_scores_7_port_1$wget,
	       rv_core_scoreboard_scores_8_port_0$wget,
	       rv_core_scoreboard_scores_8_port_1$wget,
	       rv_core_scoreboard_scores_9_port_0$wget,
	       rv_core_scoreboard_scores_9_port_1$wget;
  wire bram_serverAdapterA_cnt_1$whas,
       bram_serverAdapterA_outData_deqCalled$whas,
       bram_serverAdapterA_outData_enqData$whas,
       bram_serverAdapterA_outData_outData$whas,
       bram_serverAdapterB_cnt_1$whas,
       bram_serverAdapterB_outData_deqCalled$whas,
       bram_serverAdapterB_outData_enqData$whas,
       bram_serverAdapterB_outData_outData$whas,
       bram_serverAdapterB_writeWithResp$whas,
       rv_core_epoch_port_0$wget,
       rv_core_pc_port_0$whas,
       rv_core_pc_port_1$whas,
       rv_core_rf_rf_10_port_0$whas,
       rv_core_rf_rf_11_port_0$whas,
       rv_core_rf_rf_12_port_0$whas,
       rv_core_rf_rf_13_port_0$whas,
       rv_core_rf_rf_14_port_0$whas,
       rv_core_rf_rf_15_port_0$whas,
       rv_core_rf_rf_16_port_0$whas,
       rv_core_rf_rf_17_port_0$whas,
       rv_core_rf_rf_18_port_0$whas,
       rv_core_rf_rf_19_port_0$whas,
       rv_core_rf_rf_1_port_0$whas,
       rv_core_rf_rf_20_port_0$whas,
       rv_core_rf_rf_21_port_0$whas,
       rv_core_rf_rf_22_port_0$whas,
       rv_core_rf_rf_23_port_0$whas,
       rv_core_rf_rf_24_port_0$whas,
       rv_core_rf_rf_25_port_0$whas,
       rv_core_rf_rf_26_port_0$whas,
       rv_core_rf_rf_27_port_0$whas,
       rv_core_rf_rf_28_port_0$whas,
       rv_core_rf_rf_29_port_0$whas,
       rv_core_rf_rf_2_port_0$whas,
       rv_core_rf_rf_30_port_0$whas,
       rv_core_rf_rf_31_port_0$whas,
       rv_core_rf_rf_3_port_0$whas,
       rv_core_rf_rf_4_port_0$whas,
       rv_core_rf_rf_5_port_0$whas,
       rv_core_rf_rf_6_port_0$whas,
       rv_core_rf_rf_7_port_0$whas,
       rv_core_rf_rf_8_port_0$whas,
       rv_core_rf_rf_9_port_0$whas,
       rv_core_scoreboard_scores_0_port_0$whas,
       rv_core_scoreboard_scores_0_port_1$whas,
       rv_core_scoreboard_scores_10_port_1$whas,
       rv_core_scoreboard_scores_11_port_1$whas,
       rv_core_scoreboard_scores_12_port_1$whas,
       rv_core_scoreboard_scores_13_port_1$whas,
       rv_core_scoreboard_scores_14_port_1$whas,
       rv_core_scoreboard_scores_15_port_1$whas,
       rv_core_scoreboard_scores_16_port_1$whas,
       rv_core_scoreboard_scores_17_port_1$whas,
       rv_core_scoreboard_scores_18_port_1$whas,
       rv_core_scoreboard_scores_19_port_1$whas,
       rv_core_scoreboard_scores_1_port_1$whas,
       rv_core_scoreboard_scores_20_port_1$whas,
       rv_core_scoreboard_scores_21_port_1$whas,
       rv_core_scoreboard_scores_22_port_1$whas,
       rv_core_scoreboard_scores_23_port_1$whas,
       rv_core_scoreboard_scores_24_port_1$whas,
       rv_core_scoreboard_scores_25_port_1$whas,
       rv_core_scoreboard_scores_26_port_1$whas,
       rv_core_scoreboard_scores_27_port_1$whas,
       rv_core_scoreboard_scores_28_port_1$whas,
       rv_core_scoreboard_scores_29_port_1$whas,
       rv_core_scoreboard_scores_2_port_1$whas,
       rv_core_scoreboard_scores_30_port_1$whas,
       rv_core_scoreboard_scores_31_port_1$whas,
       rv_core_scoreboard_scores_3_port_1$whas,
       rv_core_scoreboard_scores_4_port_1$whas,
       rv_core_scoreboard_scores_5_port_1$whas,
       rv_core_scoreboard_scores_6_port_1$whas,
       rv_core_scoreboard_scores_7_port_1$whas,
       rv_core_scoreboard_scores_8_port_1$whas,
       rv_core_scoreboard_scores_9_port_1$whas;

  // register bram_serverAdapterA_cnt
  reg [2 : 0] bram_serverAdapterA_cnt;
  wire [2 : 0] bram_serverAdapterA_cnt$D_IN;
  wire bram_serverAdapterA_cnt$EN;

  // register bram_serverAdapterA_s1
  reg [1 : 0] bram_serverAdapterA_s1;
  wire [1 : 0] bram_serverAdapterA_s1$D_IN;
  wire bram_serverAdapterA_s1$EN;

  // register bram_serverAdapterB_cnt
  reg [2 : 0] bram_serverAdapterB_cnt;
  wire [2 : 0] bram_serverAdapterB_cnt$D_IN;
  wire bram_serverAdapterB_cnt$EN;

  // register bram_serverAdapterB_s1
  reg [1 : 0] bram_serverAdapterB_s1;
  wire [1 : 0] bram_serverAdapterB_s1$D_IN;
  wire bram_serverAdapterB_s1$EN;

  // register count
  reg [31 : 0] count;
  wire [31 : 0] count$D_IN;
  wire count$EN;

  // register dreq
  reg [67 : 0] dreq;
  wire [67 : 0] dreq$D_IN;
  wire dreq$EN;

  // register ireq
  reg [67 : 0] ireq;
  wire [67 : 0] ireq$D_IN;
  wire ireq$EN;

  // register rv_core_cycle_count
  reg [31 : 0] rv_core_cycle_count;
  wire [31 : 0] rv_core_cycle_count$D_IN;
  wire rv_core_cycle_count$EN;

  // register rv_core_epoch_register
  reg rv_core_epoch_register;
  wire rv_core_epoch_register$D_IN, rv_core_epoch_register$EN;

  // register rv_core_instr_count
  reg [31 : 0] rv_core_instr_count;
  wire [31 : 0] rv_core_instr_count$D_IN;
  wire rv_core_instr_count$EN;

  // register rv_core_pc_register
  reg [31 : 0] rv_core_pc_register;
  wire [31 : 0] rv_core_pc_register$D_IN;
  wire rv_core_pc_register$EN;

  // register rv_core_rf_rf_0_register
  reg [31 : 0] rv_core_rf_rf_0_register;
  wire [31 : 0] rv_core_rf_rf_0_register$D_IN;
  wire rv_core_rf_rf_0_register$EN;

  // register rv_core_rf_rf_10_register
  reg [31 : 0] rv_core_rf_rf_10_register;
  wire [31 : 0] rv_core_rf_rf_10_register$D_IN;
  wire rv_core_rf_rf_10_register$EN;

  // register rv_core_rf_rf_11_register
  reg [31 : 0] rv_core_rf_rf_11_register;
  wire [31 : 0] rv_core_rf_rf_11_register$D_IN;
  wire rv_core_rf_rf_11_register$EN;

  // register rv_core_rf_rf_12_register
  reg [31 : 0] rv_core_rf_rf_12_register;
  wire [31 : 0] rv_core_rf_rf_12_register$D_IN;
  wire rv_core_rf_rf_12_register$EN;

  // register rv_core_rf_rf_13_register
  reg [31 : 0] rv_core_rf_rf_13_register;
  wire [31 : 0] rv_core_rf_rf_13_register$D_IN;
  wire rv_core_rf_rf_13_register$EN;

  // register rv_core_rf_rf_14_register
  reg [31 : 0] rv_core_rf_rf_14_register;
  wire [31 : 0] rv_core_rf_rf_14_register$D_IN;
  wire rv_core_rf_rf_14_register$EN;

  // register rv_core_rf_rf_15_register
  reg [31 : 0] rv_core_rf_rf_15_register;
  wire [31 : 0] rv_core_rf_rf_15_register$D_IN;
  wire rv_core_rf_rf_15_register$EN;

  // register rv_core_rf_rf_16_register
  reg [31 : 0] rv_core_rf_rf_16_register;
  wire [31 : 0] rv_core_rf_rf_16_register$D_IN;
  wire rv_core_rf_rf_16_register$EN;

  // register rv_core_rf_rf_17_register
  reg [31 : 0] rv_core_rf_rf_17_register;
  wire [31 : 0] rv_core_rf_rf_17_register$D_IN;
  wire rv_core_rf_rf_17_register$EN;

  // register rv_core_rf_rf_18_register
  reg [31 : 0] rv_core_rf_rf_18_register;
  wire [31 : 0] rv_core_rf_rf_18_register$D_IN;
  wire rv_core_rf_rf_18_register$EN;

  // register rv_core_rf_rf_19_register
  reg [31 : 0] rv_core_rf_rf_19_register;
  wire [31 : 0] rv_core_rf_rf_19_register$D_IN;
  wire rv_core_rf_rf_19_register$EN;

  // register rv_core_rf_rf_1_register
  reg [31 : 0] rv_core_rf_rf_1_register;
  wire [31 : 0] rv_core_rf_rf_1_register$D_IN;
  wire rv_core_rf_rf_1_register$EN;

  // register rv_core_rf_rf_20_register
  reg [31 : 0] rv_core_rf_rf_20_register;
  wire [31 : 0] rv_core_rf_rf_20_register$D_IN;
  wire rv_core_rf_rf_20_register$EN;

  // register rv_core_rf_rf_21_register
  reg [31 : 0] rv_core_rf_rf_21_register;
  wire [31 : 0] rv_core_rf_rf_21_register$D_IN;
  wire rv_core_rf_rf_21_register$EN;

  // register rv_core_rf_rf_22_register
  reg [31 : 0] rv_core_rf_rf_22_register;
  wire [31 : 0] rv_core_rf_rf_22_register$D_IN;
  wire rv_core_rf_rf_22_register$EN;

  // register rv_core_rf_rf_23_register
  reg [31 : 0] rv_core_rf_rf_23_register;
  wire [31 : 0] rv_core_rf_rf_23_register$D_IN;
  wire rv_core_rf_rf_23_register$EN;

  // register rv_core_rf_rf_24_register
  reg [31 : 0] rv_core_rf_rf_24_register;
  wire [31 : 0] rv_core_rf_rf_24_register$D_IN;
  wire rv_core_rf_rf_24_register$EN;

  // register rv_core_rf_rf_25_register
  reg [31 : 0] rv_core_rf_rf_25_register;
  wire [31 : 0] rv_core_rf_rf_25_register$D_IN;
  wire rv_core_rf_rf_25_register$EN;

  // register rv_core_rf_rf_26_register
  reg [31 : 0] rv_core_rf_rf_26_register;
  wire [31 : 0] rv_core_rf_rf_26_register$D_IN;
  wire rv_core_rf_rf_26_register$EN;

  // register rv_core_rf_rf_27_register
  reg [31 : 0] rv_core_rf_rf_27_register;
  wire [31 : 0] rv_core_rf_rf_27_register$D_IN;
  wire rv_core_rf_rf_27_register$EN;

  // register rv_core_rf_rf_28_register
  reg [31 : 0] rv_core_rf_rf_28_register;
  wire [31 : 0] rv_core_rf_rf_28_register$D_IN;
  wire rv_core_rf_rf_28_register$EN;

  // register rv_core_rf_rf_29_register
  reg [31 : 0] rv_core_rf_rf_29_register;
  wire [31 : 0] rv_core_rf_rf_29_register$D_IN;
  wire rv_core_rf_rf_29_register$EN;

  // register rv_core_rf_rf_2_register
  reg [31 : 0] rv_core_rf_rf_2_register;
  wire [31 : 0] rv_core_rf_rf_2_register$D_IN;
  wire rv_core_rf_rf_2_register$EN;

  // register rv_core_rf_rf_30_register
  reg [31 : 0] rv_core_rf_rf_30_register;
  wire [31 : 0] rv_core_rf_rf_30_register$D_IN;
  wire rv_core_rf_rf_30_register$EN;

  // register rv_core_rf_rf_31_register
  reg [31 : 0] rv_core_rf_rf_31_register;
  wire [31 : 0] rv_core_rf_rf_31_register$D_IN;
  wire rv_core_rf_rf_31_register$EN;

  // register rv_core_rf_rf_3_register
  reg [31 : 0] rv_core_rf_rf_3_register;
  wire [31 : 0] rv_core_rf_rf_3_register$D_IN;
  wire rv_core_rf_rf_3_register$EN;

  // register rv_core_rf_rf_4_register
  reg [31 : 0] rv_core_rf_rf_4_register;
  wire [31 : 0] rv_core_rf_rf_4_register$D_IN;
  wire rv_core_rf_rf_4_register$EN;

  // register rv_core_rf_rf_5_register
  reg [31 : 0] rv_core_rf_rf_5_register;
  wire [31 : 0] rv_core_rf_rf_5_register$D_IN;
  wire rv_core_rf_rf_5_register$EN;

  // register rv_core_rf_rf_6_register
  reg [31 : 0] rv_core_rf_rf_6_register;
  wire [31 : 0] rv_core_rf_rf_6_register$D_IN;
  wire rv_core_rf_rf_6_register$EN;

  // register rv_core_rf_rf_7_register
  reg [31 : 0] rv_core_rf_rf_7_register;
  wire [31 : 0] rv_core_rf_rf_7_register$D_IN;
  wire rv_core_rf_rf_7_register$EN;

  // register rv_core_rf_rf_8_register
  reg [31 : 0] rv_core_rf_rf_8_register;
  wire [31 : 0] rv_core_rf_rf_8_register$D_IN;
  wire rv_core_rf_rf_8_register$EN;

  // register rv_core_rf_rf_9_register
  reg [31 : 0] rv_core_rf_rf_9_register;
  wire [31 : 0] rv_core_rf_rf_9_register$D_IN;
  wire rv_core_rf_rf_9_register$EN;

  // register rv_core_scoreboard_scores_0_register
  reg [1 : 0] rv_core_scoreboard_scores_0_register;
  wire [1 : 0] rv_core_scoreboard_scores_0_register$D_IN;
  wire rv_core_scoreboard_scores_0_register$EN;

  // register rv_core_scoreboard_scores_10_register
  reg [1 : 0] rv_core_scoreboard_scores_10_register;
  wire [1 : 0] rv_core_scoreboard_scores_10_register$D_IN;
  wire rv_core_scoreboard_scores_10_register$EN;

  // register rv_core_scoreboard_scores_11_register
  reg [1 : 0] rv_core_scoreboard_scores_11_register;
  wire [1 : 0] rv_core_scoreboard_scores_11_register$D_IN;
  wire rv_core_scoreboard_scores_11_register$EN;

  // register rv_core_scoreboard_scores_12_register
  reg [1 : 0] rv_core_scoreboard_scores_12_register;
  wire [1 : 0] rv_core_scoreboard_scores_12_register$D_IN;
  wire rv_core_scoreboard_scores_12_register$EN;

  // register rv_core_scoreboard_scores_13_register
  reg [1 : 0] rv_core_scoreboard_scores_13_register;
  wire [1 : 0] rv_core_scoreboard_scores_13_register$D_IN;
  wire rv_core_scoreboard_scores_13_register$EN;

  // register rv_core_scoreboard_scores_14_register
  reg [1 : 0] rv_core_scoreboard_scores_14_register;
  wire [1 : 0] rv_core_scoreboard_scores_14_register$D_IN;
  wire rv_core_scoreboard_scores_14_register$EN;

  // register rv_core_scoreboard_scores_15_register
  reg [1 : 0] rv_core_scoreboard_scores_15_register;
  wire [1 : 0] rv_core_scoreboard_scores_15_register$D_IN;
  wire rv_core_scoreboard_scores_15_register$EN;

  // register rv_core_scoreboard_scores_16_register
  reg [1 : 0] rv_core_scoreboard_scores_16_register;
  wire [1 : 0] rv_core_scoreboard_scores_16_register$D_IN;
  wire rv_core_scoreboard_scores_16_register$EN;

  // register rv_core_scoreboard_scores_17_register
  reg [1 : 0] rv_core_scoreboard_scores_17_register;
  wire [1 : 0] rv_core_scoreboard_scores_17_register$D_IN;
  wire rv_core_scoreboard_scores_17_register$EN;

  // register rv_core_scoreboard_scores_18_register
  reg [1 : 0] rv_core_scoreboard_scores_18_register;
  wire [1 : 0] rv_core_scoreboard_scores_18_register$D_IN;
  wire rv_core_scoreboard_scores_18_register$EN;

  // register rv_core_scoreboard_scores_19_register
  reg [1 : 0] rv_core_scoreboard_scores_19_register;
  wire [1 : 0] rv_core_scoreboard_scores_19_register$D_IN;
  wire rv_core_scoreboard_scores_19_register$EN;

  // register rv_core_scoreboard_scores_1_register
  reg [1 : 0] rv_core_scoreboard_scores_1_register;
  wire [1 : 0] rv_core_scoreboard_scores_1_register$D_IN;
  wire rv_core_scoreboard_scores_1_register$EN;

  // register rv_core_scoreboard_scores_20_register
  reg [1 : 0] rv_core_scoreboard_scores_20_register;
  wire [1 : 0] rv_core_scoreboard_scores_20_register$D_IN;
  wire rv_core_scoreboard_scores_20_register$EN;

  // register rv_core_scoreboard_scores_21_register
  reg [1 : 0] rv_core_scoreboard_scores_21_register;
  wire [1 : 0] rv_core_scoreboard_scores_21_register$D_IN;
  wire rv_core_scoreboard_scores_21_register$EN;

  // register rv_core_scoreboard_scores_22_register
  reg [1 : 0] rv_core_scoreboard_scores_22_register;
  wire [1 : 0] rv_core_scoreboard_scores_22_register$D_IN;
  wire rv_core_scoreboard_scores_22_register$EN;

  // register rv_core_scoreboard_scores_23_register
  reg [1 : 0] rv_core_scoreboard_scores_23_register;
  wire [1 : 0] rv_core_scoreboard_scores_23_register$D_IN;
  wire rv_core_scoreboard_scores_23_register$EN;

  // register rv_core_scoreboard_scores_24_register
  reg [1 : 0] rv_core_scoreboard_scores_24_register;
  wire [1 : 0] rv_core_scoreboard_scores_24_register$D_IN;
  wire rv_core_scoreboard_scores_24_register$EN;

  // register rv_core_scoreboard_scores_25_register
  reg [1 : 0] rv_core_scoreboard_scores_25_register;
  wire [1 : 0] rv_core_scoreboard_scores_25_register$D_IN;
  wire rv_core_scoreboard_scores_25_register$EN;

  // register rv_core_scoreboard_scores_26_register
  reg [1 : 0] rv_core_scoreboard_scores_26_register;
  wire [1 : 0] rv_core_scoreboard_scores_26_register$D_IN;
  wire rv_core_scoreboard_scores_26_register$EN;

  // register rv_core_scoreboard_scores_27_register
  reg [1 : 0] rv_core_scoreboard_scores_27_register;
  wire [1 : 0] rv_core_scoreboard_scores_27_register$D_IN;
  wire rv_core_scoreboard_scores_27_register$EN;

  // register rv_core_scoreboard_scores_28_register
  reg [1 : 0] rv_core_scoreboard_scores_28_register;
  wire [1 : 0] rv_core_scoreboard_scores_28_register$D_IN;
  wire rv_core_scoreboard_scores_28_register$EN;

  // register rv_core_scoreboard_scores_29_register
  reg [1 : 0] rv_core_scoreboard_scores_29_register;
  wire [1 : 0] rv_core_scoreboard_scores_29_register$D_IN;
  wire rv_core_scoreboard_scores_29_register$EN;

  // register rv_core_scoreboard_scores_2_register
  reg [1 : 0] rv_core_scoreboard_scores_2_register;
  wire [1 : 0] rv_core_scoreboard_scores_2_register$D_IN;
  wire rv_core_scoreboard_scores_2_register$EN;

  // register rv_core_scoreboard_scores_30_register
  reg [1 : 0] rv_core_scoreboard_scores_30_register;
  wire [1 : 0] rv_core_scoreboard_scores_30_register$D_IN;
  wire rv_core_scoreboard_scores_30_register$EN;

  // register rv_core_scoreboard_scores_31_register
  reg [1 : 0] rv_core_scoreboard_scores_31_register;
  wire [1 : 0] rv_core_scoreboard_scores_31_register$D_IN;
  wire rv_core_scoreboard_scores_31_register$EN;

  // register rv_core_scoreboard_scores_3_register
  reg [1 : 0] rv_core_scoreboard_scores_3_register;
  wire [1 : 0] rv_core_scoreboard_scores_3_register$D_IN;
  wire rv_core_scoreboard_scores_3_register$EN;

  // register rv_core_scoreboard_scores_4_register
  reg [1 : 0] rv_core_scoreboard_scores_4_register;
  wire [1 : 0] rv_core_scoreboard_scores_4_register$D_IN;
  wire rv_core_scoreboard_scores_4_register$EN;

  // register rv_core_scoreboard_scores_5_register
  reg [1 : 0] rv_core_scoreboard_scores_5_register;
  wire [1 : 0] rv_core_scoreboard_scores_5_register$D_IN;
  wire rv_core_scoreboard_scores_5_register$EN;

  // register rv_core_scoreboard_scores_6_register
  reg [1 : 0] rv_core_scoreboard_scores_6_register;
  wire [1 : 0] rv_core_scoreboard_scores_6_register$D_IN;
  wire rv_core_scoreboard_scores_6_register$EN;

  // register rv_core_scoreboard_scores_7_register
  reg [1 : 0] rv_core_scoreboard_scores_7_register;
  wire [1 : 0] rv_core_scoreboard_scores_7_register$D_IN;
  wire rv_core_scoreboard_scores_7_register$EN;

  // register rv_core_scoreboard_scores_8_register
  reg [1 : 0] rv_core_scoreboard_scores_8_register;
  wire [1 : 0] rv_core_scoreboard_scores_8_register$D_IN;
  wire rv_core_scoreboard_scores_8_register$EN;

  // register rv_core_scoreboard_scores_9_register
  reg [1 : 0] rv_core_scoreboard_scores_9_register;
  wire [1 : 0] rv_core_scoreboard_scores_9_register$D_IN;
  wire rv_core_scoreboard_scores_9_register$EN;

  // register stop
  reg stop;
  wire stop$D_IN, stop$EN;

  // ports of submodule bram_memory
  wire [31 : 0] bram_memory$DIA,
		bram_memory$DIB,
		bram_memory$DOA,
		bram_memory$DOB;
  wire [11 : 0] bram_memory$ADDRA, bram_memory$ADDRB;
  wire [3 : 0] bram_memory$WEA, bram_memory$WEB;
  wire bram_memory$ENA, bram_memory$ENB;

  // ports of submodule bram_serverAdapterA_outDataCore
  wire [31 : 0] bram_serverAdapterA_outDataCore$D_IN,
		bram_serverAdapterA_outDataCore$D_OUT;
  wire bram_serverAdapterA_outDataCore$CLR,
       bram_serverAdapterA_outDataCore$DEQ,
       bram_serverAdapterA_outDataCore$EMPTY_N,
       bram_serverAdapterA_outDataCore$ENQ,
       bram_serverAdapterA_outDataCore$FULL_N;

  // ports of submodule bram_serverAdapterB_outDataCore
  wire [31 : 0] bram_serverAdapterB_outDataCore$D_IN,
		bram_serverAdapterB_outDataCore$D_OUT;
  wire bram_serverAdapterB_outDataCore$CLR,
       bram_serverAdapterB_outDataCore$DEQ,
       bram_serverAdapterB_outDataCore$EMPTY_N,
       bram_serverAdapterB_outDataCore$ENQ,
       bram_serverAdapterB_outDataCore$FULL_N;

  // ports of submodule rv_core_epoch_readBeforeLaterWrites_0
  wire rv_core_epoch_readBeforeLaterWrites_0$D_IN,
       rv_core_epoch_readBeforeLaterWrites_0$EN,
       rv_core_epoch_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_epoch_readBeforeLaterWrites_1
  wire rv_core_epoch_readBeforeLaterWrites_1$D_IN,
       rv_core_epoch_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_fromDecode
  wire [168 : 0] rv_core_fromDecode$D_IN, rv_core_fromDecode$D_OUT;
  wire rv_core_fromDecode$CLR,
       rv_core_fromDecode$DEQ,
       rv_core_fromDecode$EMPTY_N,
       rv_core_fromDecode$ENQ,
       rv_core_fromDecode$FULL_N;

  // ports of submodule rv_core_fromDmem
  wire [67 : 0] rv_core_fromDmem$D_IN, rv_core_fromDmem$D_OUT;
  wire rv_core_fromDmem$CLR,
       rv_core_fromDmem$DEQ,
       rv_core_fromDmem$EMPTY_N,
       rv_core_fromDmem$ENQ,
       rv_core_fromDmem$FULL_N;

  // ports of submodule rv_core_fromExecute
  wire [76 : 0] rv_core_fromExecute$D_IN, rv_core_fromExecute$D_OUT;
  wire rv_core_fromExecute$CLR,
       rv_core_fromExecute$DEQ,
       rv_core_fromExecute$EMPTY_N,
       rv_core_fromExecute$ENQ,
       rv_core_fromExecute$FULL_N;

  // ports of submodule rv_core_fromFetch
  wire [64 : 0] rv_core_fromFetch$D_IN, rv_core_fromFetch$D_OUT;
  wire rv_core_fromFetch$CLR,
       rv_core_fromFetch$DEQ,
       rv_core_fromFetch$EMPTY_N,
       rv_core_fromFetch$ENQ,
       rv_core_fromFetch$FULL_N;

  // ports of submodule rv_core_fromImem
  wire [67 : 0] rv_core_fromImem$D_IN, rv_core_fromImem$D_OUT;
  wire rv_core_fromImem$CLR,
       rv_core_fromImem$DEQ,
       rv_core_fromImem$EMPTY_N,
       rv_core_fromImem$ENQ,
       rv_core_fromImem$FULL_N;

  // ports of submodule rv_core_pc_readBeforeLaterWrites_0
  wire rv_core_pc_readBeforeLaterWrites_0$D_IN,
       rv_core_pc_readBeforeLaterWrites_0$EN,
       rv_core_pc_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_pc_readBeforeLaterWrites_1
  wire rv_core_pc_readBeforeLaterWrites_1$D_IN,
       rv_core_pc_readBeforeLaterWrites_1$EN,
       rv_core_pc_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_rf_rf_0_readBeforeLaterWrites_0
  wire rv_core_rf_rf_0_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_0_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_0_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_0_readBeforeLaterWrites_1
  wire rv_core_rf_rf_0_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_0_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_10_readBeforeLaterWrites_0
  wire rv_core_rf_rf_10_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_10_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_10_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_10_readBeforeLaterWrites_1
  wire rv_core_rf_rf_10_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_10_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_11_readBeforeLaterWrites_0
  wire rv_core_rf_rf_11_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_11_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_11_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_11_readBeforeLaterWrites_1
  wire rv_core_rf_rf_11_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_11_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_12_readBeforeLaterWrites_0
  wire rv_core_rf_rf_12_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_12_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_12_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_12_readBeforeLaterWrites_1
  wire rv_core_rf_rf_12_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_12_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_13_readBeforeLaterWrites_0
  wire rv_core_rf_rf_13_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_13_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_13_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_13_readBeforeLaterWrites_1
  wire rv_core_rf_rf_13_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_13_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_14_readBeforeLaterWrites_0
  wire rv_core_rf_rf_14_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_14_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_14_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_14_readBeforeLaterWrites_1
  wire rv_core_rf_rf_14_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_14_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_15_readBeforeLaterWrites_0
  wire rv_core_rf_rf_15_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_15_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_15_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_15_readBeforeLaterWrites_1
  wire rv_core_rf_rf_15_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_15_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_16_readBeforeLaterWrites_0
  wire rv_core_rf_rf_16_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_16_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_16_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_16_readBeforeLaterWrites_1
  wire rv_core_rf_rf_16_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_16_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_17_readBeforeLaterWrites_0
  wire rv_core_rf_rf_17_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_17_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_17_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_17_readBeforeLaterWrites_1
  wire rv_core_rf_rf_17_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_17_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_18_readBeforeLaterWrites_0
  wire rv_core_rf_rf_18_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_18_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_18_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_18_readBeforeLaterWrites_1
  wire rv_core_rf_rf_18_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_18_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_19_readBeforeLaterWrites_0
  wire rv_core_rf_rf_19_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_19_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_19_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_19_readBeforeLaterWrites_1
  wire rv_core_rf_rf_19_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_19_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_1_readBeforeLaterWrites_0
  wire rv_core_rf_rf_1_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_1_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_1_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_1_readBeforeLaterWrites_1
  wire rv_core_rf_rf_1_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_1_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_20_readBeforeLaterWrites_0
  wire rv_core_rf_rf_20_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_20_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_20_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_20_readBeforeLaterWrites_1
  wire rv_core_rf_rf_20_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_20_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_21_readBeforeLaterWrites_0
  wire rv_core_rf_rf_21_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_21_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_21_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_21_readBeforeLaterWrites_1
  wire rv_core_rf_rf_21_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_21_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_22_readBeforeLaterWrites_0
  wire rv_core_rf_rf_22_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_22_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_22_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_22_readBeforeLaterWrites_1
  wire rv_core_rf_rf_22_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_22_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_23_readBeforeLaterWrites_0
  wire rv_core_rf_rf_23_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_23_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_23_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_23_readBeforeLaterWrites_1
  wire rv_core_rf_rf_23_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_23_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_24_readBeforeLaterWrites_0
  wire rv_core_rf_rf_24_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_24_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_24_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_24_readBeforeLaterWrites_1
  wire rv_core_rf_rf_24_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_24_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_25_readBeforeLaterWrites_0
  wire rv_core_rf_rf_25_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_25_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_25_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_25_readBeforeLaterWrites_1
  wire rv_core_rf_rf_25_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_25_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_26_readBeforeLaterWrites_0
  wire rv_core_rf_rf_26_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_26_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_26_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_26_readBeforeLaterWrites_1
  wire rv_core_rf_rf_26_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_26_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_27_readBeforeLaterWrites_0
  wire rv_core_rf_rf_27_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_27_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_27_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_27_readBeforeLaterWrites_1
  wire rv_core_rf_rf_27_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_27_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_28_readBeforeLaterWrites_0
  wire rv_core_rf_rf_28_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_28_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_28_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_28_readBeforeLaterWrites_1
  wire rv_core_rf_rf_28_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_28_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_29_readBeforeLaterWrites_0
  wire rv_core_rf_rf_29_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_29_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_29_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_29_readBeforeLaterWrites_1
  wire rv_core_rf_rf_29_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_29_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_2_readBeforeLaterWrites_0
  wire rv_core_rf_rf_2_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_2_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_2_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_2_readBeforeLaterWrites_1
  wire rv_core_rf_rf_2_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_2_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_30_readBeforeLaterWrites_0
  wire rv_core_rf_rf_30_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_30_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_30_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_30_readBeforeLaterWrites_1
  wire rv_core_rf_rf_30_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_30_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_31_readBeforeLaterWrites_0
  wire rv_core_rf_rf_31_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_31_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_31_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_31_readBeforeLaterWrites_1
  wire rv_core_rf_rf_31_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_31_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_3_readBeforeLaterWrites_0
  wire rv_core_rf_rf_3_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_3_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_3_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_3_readBeforeLaterWrites_1
  wire rv_core_rf_rf_3_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_3_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_4_readBeforeLaterWrites_0
  wire rv_core_rf_rf_4_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_4_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_4_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_4_readBeforeLaterWrites_1
  wire rv_core_rf_rf_4_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_4_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_5_readBeforeLaterWrites_0
  wire rv_core_rf_rf_5_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_5_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_5_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_5_readBeforeLaterWrites_1
  wire rv_core_rf_rf_5_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_5_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_6_readBeforeLaterWrites_0
  wire rv_core_rf_rf_6_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_6_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_6_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_6_readBeforeLaterWrites_1
  wire rv_core_rf_rf_6_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_6_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_7_readBeforeLaterWrites_0
  wire rv_core_rf_rf_7_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_7_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_7_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_7_readBeforeLaterWrites_1
  wire rv_core_rf_rf_7_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_7_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_8_readBeforeLaterWrites_0
  wire rv_core_rf_rf_8_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_8_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_8_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_8_readBeforeLaterWrites_1
  wire rv_core_rf_rf_8_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_8_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_rf_rf_9_readBeforeLaterWrites_0
  wire rv_core_rf_rf_9_readBeforeLaterWrites_0$D_IN,
       rv_core_rf_rf_9_readBeforeLaterWrites_0$EN,
       rv_core_rf_rf_9_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_rf_rf_9_readBeforeLaterWrites_1
  wire rv_core_rf_rf_9_readBeforeLaterWrites_1$D_IN,
       rv_core_rf_rf_9_readBeforeLaterWrites_1$EN;

  // ports of submodule rv_core_scoreboard_scores_0_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_0_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_10_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_10_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_11_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_11_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_12_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_12_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_13_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_13_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_14_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_14_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_15_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_15_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_16_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_16_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_17_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_17_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_18_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_18_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_19_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_19_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_1_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_1_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_20_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_20_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_21_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_21_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_22_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_22_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_23_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_23_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_24_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_24_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_25_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_25_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_26_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_26_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_27_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_27_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_28_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_28_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_29_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_29_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_2_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_2_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_30_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_30_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_31_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_31_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_3_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_3_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_4_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_4_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_5_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_5_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_6_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_6_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_7_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_7_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_8_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_8_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_9_readBeforeLaterWrites_0
  wire rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$D_IN,
       rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$EN,
       rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$Q_OUT;

  // ports of submodule rv_core_scoreboard_scores_9_readBeforeLaterWrites_1
  wire rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$D_IN,
       rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$EN,
       rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$Q_OUT;

  // ports of submodule rv_core_toDmem
  wire [67 : 0] rv_core_toDmem$D_IN, rv_core_toDmem$D_OUT;
  wire rv_core_toDmem$CLR,
       rv_core_toDmem$DEQ,
       rv_core_toDmem$EMPTY_N,
       rv_core_toDmem$ENQ,
       rv_core_toDmem$FULL_N;

  // ports of submodule rv_core_toImem
  wire [67 : 0] rv_core_toImem$D_IN, rv_core_toImem$D_OUT;
  wire rv_core_toImem$CLR,
       rv_core_toImem$DEQ,
       rv_core_toImem$EMPTY_N,
       rv_core_toImem$ENQ,
       rv_core_toImem$FULL_N;

  // rule scheduling signals
  wire WILL_FIRE_RL_bram_serverAdapterA_outData_enqAndDeq,
       WILL_FIRE_RL_bram_serverAdapterB_outData_enqAndDeq,
       WILL_FIRE_RL_requestD,
       WILL_FIRE_RL_rv_core_decode,
       WILL_FIRE_RL_rv_core_execute,
       WILL_FIRE_RL_rv_core_writeback;

  // remaining internal signals
  reg [31 : 0] rd_val__h59992, v__h60419, x__h51426, x__h57989;
  reg [3 : 0] CASE_rv_core_fromDecodeD_OUT_BITS_77_TO_76_0b_ETC__q1;
  reg [2 : 0] CASE_rv_core_fromImemD_OUT_BITS_6_TO_2_0b0_0__ETC__q12;
  reg [1 : 0] old_score__h46899,
	      old_score__h60666,
	      score1__h39865,
	      score2__h39866;
  reg CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6,
      CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289,
      CASE_rv_core_fromImemD_OUT_BITS_14_TO_12_0b0__ETC__q9,
      CASE_rv_core_fromImemD_OUT_BITS_31_TO_20_0b0__ETC__q7,
      CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1000_ETC__q10,
      CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1100_ETC__q8,
      CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b11_r_ETC__q11,
      IF_rv_core_fromDecode_first__98_BITS_78_TO_76__ETC___d1087;
  wire [31 : 0] IF_rv_core_fromDecode_first__98_BIT_99_025_AND_ETC___d1060,
		_theResult___fst__h59359,
		_theResult___fst__h59425,
		_theResult___fst__h59445,
		alu_src2__h59989,
		data__h58513,
		execute_bookkeeping_newrd__h59810,
		imm__h58508,
		incPC__h59262,
		mem_data__h60451,
		n__read__h53415,
		n__read__h53417,
		n__read__h53419,
		n__read__h53421,
		n__read__h53423,
		n__read__h53425,
		n__read__h53427,
		n__read__h53429,
		n__read__h53431,
		n__read__h53433,
		n__read__h53435,
		n__read__h53437,
		n__read__h53439,
		n__read__h53441,
		n__read__h53443,
		n__read__h53445,
		n__read__h53447,
		n__read__h53449,
		n__read__h53451,
		n__read__h53453,
		n__read__h53455,
		n__read__h53457,
		n__read__h53459,
		n__read__h53461,
		n__read__h53463,
		n__read__h53465,
		n__read__h53467,
		n__read__h53469,
		n__read__h53471,
		n__read__h53473,
		n__read__h53475,
		newpc__h39281,
		nextPC__h59362,
		nextPC__h59428,
		nextPc__h59249,
		rv_core_fromDecodeD_OUT_BITS_63_TO_32__q5,
		rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1067,
		v__h60324,
		x__h39522,
		x__h58483,
		x__h58750,
		x__h59734,
		x__h68257,
		x__h69121;
  wire [20 : 0] x__h59117;
  wire [15 : 0] mem_data0451_BITS_15_TO_0__q3;
  wire [12 : 0] x__h58954;
  wire [11 : 0] rv_core_fromDecodeD_OUT_BITS_95_TO_84__q4, x__h58884;
  wire [7 : 0] mem_data0451_BITS_7_TO_0__q2;
  wire [4 : 0] x__h60502;
  wire [3 : 0] req_byte_en__h58617;
  wire [2 : 0] bram_serverAdapterA_cnt_6_PLUS_IF_bram_serverA_ETC___d32,
	       bram_serverAdapterB_cnt_5_PLUS_IF_bram_serverA_ETC___d91;
  wire [1 : 0] ab__h1432,
	       ab__h2780,
	       n__read__h41888,
	       n__read__h41890,
	       n__read__h41892,
	       n__read__h41894,
	       n__read__h41896,
	       n__read__h41898,
	       n__read__h41900,
	       n__read__h41902,
	       n__read__h41904,
	       n__read__h41906,
	       n__read__h41908,
	       n__read__h41910,
	       n__read__h41912,
	       n__read__h41914,
	       n__read__h41916,
	       n__read__h41918,
	       n__read__h41920,
	       n__read__h41922,
	       n__read__h41924,
	       n__read__h41926,
	       n__read__h41928,
	       n__read__h41930,
	       n__read__h41932,
	       n__read__h41934,
	       n__read__h41936,
	       n__read__h41938,
	       n__read__h41940,
	       n__read__h41942,
	       n__read__h41944,
	       n__read__h41946,
	       n__read__h41948,
	       n__read__h41950,
	       new_score__h46900,
	       new_score__h60667;
  wire NOT_rv_core_rf_rf_0_readBeforeLaterWrites_0_re_ETC___d1195,
       NOT_rv_core_rf_rf_10_readBeforeLaterWrites_0_r_ETC___d1225,
       NOT_rv_core_rf_rf_11_readBeforeLaterWrites_0_r_ETC___d1228,
       NOT_rv_core_rf_rf_12_readBeforeLaterWrites_0_r_ETC___d1231,
       NOT_rv_core_rf_rf_13_readBeforeLaterWrites_0_r_ETC___d1234,
       NOT_rv_core_rf_rf_14_readBeforeLaterWrites_0_r_ETC___d1237,
       NOT_rv_core_rf_rf_15_readBeforeLaterWrites_0_r_ETC___d1240,
       NOT_rv_core_rf_rf_16_readBeforeLaterWrites_0_r_ETC___d1243,
       NOT_rv_core_rf_rf_17_readBeforeLaterWrites_0_r_ETC___d1246,
       NOT_rv_core_rf_rf_18_readBeforeLaterWrites_0_r_ETC___d1249,
       NOT_rv_core_rf_rf_19_readBeforeLaterWrites_0_r_ETC___d1252,
       NOT_rv_core_rf_rf_1_readBeforeLaterWrites_0_re_ETC___d1198,
       NOT_rv_core_rf_rf_20_readBeforeLaterWrites_0_r_ETC___d1255,
       NOT_rv_core_rf_rf_21_readBeforeLaterWrites_0_r_ETC___d1258,
       NOT_rv_core_rf_rf_22_readBeforeLaterWrites_0_r_ETC___d1261,
       NOT_rv_core_rf_rf_23_readBeforeLaterWrites_0_r_ETC___d1264,
       NOT_rv_core_rf_rf_24_readBeforeLaterWrites_0_r_ETC___d1267,
       NOT_rv_core_rf_rf_25_readBeforeLaterWrites_0_r_ETC___d1270,
       NOT_rv_core_rf_rf_26_readBeforeLaterWrites_0_r_ETC___d1273,
       NOT_rv_core_rf_rf_27_readBeforeLaterWrites_0_r_ETC___d1276,
       NOT_rv_core_rf_rf_28_readBeforeLaterWrites_0_r_ETC___d1279,
       NOT_rv_core_rf_rf_29_readBeforeLaterWrites_0_r_ETC___d1282,
       NOT_rv_core_rf_rf_2_readBeforeLaterWrites_0_re_ETC___d1201,
       NOT_rv_core_rf_rf_30_readBeforeLaterWrites_0_r_ETC___d1285,
       NOT_rv_core_rf_rf_31_readBeforeLaterWrites_0_r_ETC___d1288,
       NOT_rv_core_rf_rf_3_readBeforeLaterWrites_0_re_ETC___d1204,
       NOT_rv_core_rf_rf_4_readBeforeLaterWrites_0_re_ETC___d1207,
       NOT_rv_core_rf_rf_5_readBeforeLaterWrites_0_re_ETC___d1210,
       NOT_rv_core_rf_rf_6_readBeforeLaterWrites_0_re_ETC___d1213,
       NOT_rv_core_rf_rf_7_readBeforeLaterWrites_0_re_ETC___d1216,
       NOT_rv_core_rf_rf_8_readBeforeLaterWrites_0_re_ETC___d1219,
       NOT_rv_core_rf_rf_9_readBeforeLaterWrites_0_re_ETC___d1222,
       SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698,
       execute_bookkeeping_isUnsigned__h59809,
       fetch_bookkeeping_epoch__h39639,
       rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1073,
       rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1077,
       rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1081,
       rv_core_fromDecode_first__98_BIT_104_99_EQ_IF__ETC___d1003,
       rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598,
       x__h58325,
       x__h60145,
       x__h60152;

  // value method isStopped
  assign isStopped = stop ;
  assign RDY_isStopped = 1'd1 ;

  // value method counter
  assign counter = count ;
  assign RDY_counter = 1'd1 ;

  // submodule bram_memory
  BRAM2BELoad #(.FILENAME("mem.vmh"),
		.PIPELINED(1'd0),
		.ADDR_WIDTH(32'd12),
		.DATA_WIDTH(32'd32),
		.CHUNKSIZE(32'd8),
		.WE_WIDTH(32'd4),
		.MEMSIZE(15'd16384),
		.BINARY(1'd0)) bram_memory(.CLKA(CLK),
					   .CLKB(CLK),
					   .ADDRA(bram_memory$ADDRA),
					   .ADDRB(bram_memory$ADDRB),
					   .DIA(bram_memory$DIA),
					   .DIB(bram_memory$DIB),
					   .WEA(bram_memory$WEA),
					   .WEB(bram_memory$WEB),
					   .ENA(bram_memory$ENA),
					   .ENB(bram_memory$ENB),
					   .DOA(bram_memory$DOA),
					   .DOB(bram_memory$DOB));

  // submodule bram_serverAdapterA_outDataCore
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) bram_serverAdapterA_outDataCore(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(bram_serverAdapterA_outDataCore$D_IN),
							       .ENQ(bram_serverAdapterA_outDataCore$ENQ),
							       .DEQ(bram_serverAdapterA_outDataCore$DEQ),
							       .CLR(bram_serverAdapterA_outDataCore$CLR),
							       .D_OUT(bram_serverAdapterA_outDataCore$D_OUT),
							       .FULL_N(bram_serverAdapterA_outDataCore$FULL_N),
							       .EMPTY_N(bram_serverAdapterA_outDataCore$EMPTY_N));

  // submodule bram_serverAdapterB_outDataCore
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) bram_serverAdapterB_outDataCore(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(bram_serverAdapterB_outDataCore$D_IN),
							       .ENQ(bram_serverAdapterB_outDataCore$ENQ),
							       .DEQ(bram_serverAdapterB_outDataCore$DEQ),
							       .CLR(bram_serverAdapterB_outDataCore$CLR),
							       .D_OUT(bram_serverAdapterB_outDataCore$D_OUT),
							       .FULL_N(bram_serverAdapterB_outDataCore$FULL_N),
							       .EMPTY_N(bram_serverAdapterB_outDataCore$EMPTY_N));

  // submodule rv_core_epoch_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_epoch_readBeforeLaterWrites_0(.CLK(CLK),
								 .D_IN(rv_core_epoch_readBeforeLaterWrites_0$D_IN),
								 .EN(rv_core_epoch_readBeforeLaterWrites_0$EN),
								 .Q_OUT(rv_core_epoch_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_epoch_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_epoch_readBeforeLaterWrites_1(.CLK(CLK),
								 .D_IN(rv_core_epoch_readBeforeLaterWrites_1$D_IN),
								 .EN(rv_core_epoch_readBeforeLaterWrites_1$EN),
								 .Q_OUT());

  // submodule rv_core_fromDecode
  FIFO2 #(.width(32'd169), .guarded(32'd1)) rv_core_fromDecode(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(rv_core_fromDecode$D_IN),
							       .ENQ(rv_core_fromDecode$ENQ),
							       .DEQ(rv_core_fromDecode$DEQ),
							       .CLR(rv_core_fromDecode$CLR),
							       .D_OUT(rv_core_fromDecode$D_OUT),
							       .FULL_N(rv_core_fromDecode$FULL_N),
							       .EMPTY_N(rv_core_fromDecode$EMPTY_N));

  // submodule rv_core_fromDmem
  FIFO2 #(.width(32'd68), .guarded(32'd1)) rv_core_fromDmem(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(rv_core_fromDmem$D_IN),
							    .ENQ(rv_core_fromDmem$ENQ),
							    .DEQ(rv_core_fromDmem$DEQ),
							    .CLR(rv_core_fromDmem$CLR),
							    .D_OUT(rv_core_fromDmem$D_OUT),
							    .FULL_N(rv_core_fromDmem$FULL_N),
							    .EMPTY_N(rv_core_fromDmem$EMPTY_N));

  // submodule rv_core_fromExecute
  FIFO2 #(.width(32'd77), .guarded(32'd1)) rv_core_fromExecute(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(rv_core_fromExecute$D_IN),
							       .ENQ(rv_core_fromExecute$ENQ),
							       .DEQ(rv_core_fromExecute$DEQ),
							       .CLR(rv_core_fromExecute$CLR),
							       .D_OUT(rv_core_fromExecute$D_OUT),
							       .FULL_N(rv_core_fromExecute$FULL_N),
							       .EMPTY_N(rv_core_fromExecute$EMPTY_N));

  // submodule rv_core_fromFetch
  FIFO2 #(.width(32'd65), .guarded(32'd1)) rv_core_fromFetch(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(rv_core_fromFetch$D_IN),
							     .ENQ(rv_core_fromFetch$ENQ),
							     .DEQ(rv_core_fromFetch$DEQ),
							     .CLR(rv_core_fromFetch$CLR),
							     .D_OUT(rv_core_fromFetch$D_OUT),
							     .FULL_N(rv_core_fromFetch$FULL_N),
							     .EMPTY_N(rv_core_fromFetch$EMPTY_N));

  // submodule rv_core_fromImem
  FIFO2 #(.width(32'd68), .guarded(32'd1)) rv_core_fromImem(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(rv_core_fromImem$D_IN),
							    .ENQ(rv_core_fromImem$ENQ),
							    .DEQ(rv_core_fromImem$DEQ),
							    .CLR(rv_core_fromImem$CLR),
							    .D_OUT(rv_core_fromImem$D_OUT),
							    .FULL_N(rv_core_fromImem$FULL_N),
							    .EMPTY_N(rv_core_fromImem$EMPTY_N));

  // submodule rv_core_pc_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_pc_readBeforeLaterWrites_0(.CLK(CLK),
							      .D_IN(rv_core_pc_readBeforeLaterWrites_0$D_IN),
							      .EN(rv_core_pc_readBeforeLaterWrites_0$EN),
							      .Q_OUT(rv_core_pc_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_pc_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_pc_readBeforeLaterWrites_1(.CLK(CLK),
							      .D_IN(rv_core_pc_readBeforeLaterWrites_1$D_IN),
							      .EN(rv_core_pc_readBeforeLaterWrites_1$EN),
							      .Q_OUT(rv_core_pc_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_rf_rf_0_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_0_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_0_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_0_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_0_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_0_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_0_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_0_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_0_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_10_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_10_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_10_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_10_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_10_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_10_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_10_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_10_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_10_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_11_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_11_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_11_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_11_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_11_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_11_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_11_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_11_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_11_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_12_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_12_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_12_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_12_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_12_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_12_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_12_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_12_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_12_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_13_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_13_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_13_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_13_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_13_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_13_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_13_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_13_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_13_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_14_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_14_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_14_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_14_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_14_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_14_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_14_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_14_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_14_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_15_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_15_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_15_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_15_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_15_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_15_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_15_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_15_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_15_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_16_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_16_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_16_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_16_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_16_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_16_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_16_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_16_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_16_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_17_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_17_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_17_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_17_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_17_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_17_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_17_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_17_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_17_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_18_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_18_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_18_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_18_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_18_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_18_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_18_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_18_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_18_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_19_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_19_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_19_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_19_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_19_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_19_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_19_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_19_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_19_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_1_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_1_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_1_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_1_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_1_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_1_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_1_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_1_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_1_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_20_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_20_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_20_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_20_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_20_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_20_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_20_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_20_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_20_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_21_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_21_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_21_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_21_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_21_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_21_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_21_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_21_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_21_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_22_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_22_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_22_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_22_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_22_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_22_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_22_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_22_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_22_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_23_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_23_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_23_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_23_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_23_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_23_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_23_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_23_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_23_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_24_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_24_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_24_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_24_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_24_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_24_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_24_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_24_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_24_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_25_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_25_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_25_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_25_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_25_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_25_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_25_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_25_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_25_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_26_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_26_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_26_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_26_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_26_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_26_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_26_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_26_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_26_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_27_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_27_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_27_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_27_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_27_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_27_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_27_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_27_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_27_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_28_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_28_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_28_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_28_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_28_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_28_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_28_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_28_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_28_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_29_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_29_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_29_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_29_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_29_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_29_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_29_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_29_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_29_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_2_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_2_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_2_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_2_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_2_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_2_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_2_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_2_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_2_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_30_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_30_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_30_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_30_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_30_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_30_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_30_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_30_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_30_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_31_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_31_readBeforeLaterWrites_0(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_31_readBeforeLaterWrites_0$D_IN),
								    .EN(rv_core_rf_rf_31_readBeforeLaterWrites_0$EN),
								    .Q_OUT(rv_core_rf_rf_31_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_31_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_31_readBeforeLaterWrites_1(.CLK(CLK),
								    .D_IN(rv_core_rf_rf_31_readBeforeLaterWrites_1$D_IN),
								    .EN(rv_core_rf_rf_31_readBeforeLaterWrites_1$EN),
								    .Q_OUT());

  // submodule rv_core_rf_rf_3_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_3_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_3_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_3_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_3_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_3_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_3_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_3_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_3_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_4_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_4_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_4_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_4_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_4_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_4_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_4_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_4_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_4_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_5_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_5_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_5_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_5_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_5_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_5_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_5_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_5_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_5_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_6_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_6_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_6_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_6_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_6_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_6_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_6_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_6_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_6_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_7_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_7_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_7_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_7_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_7_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_7_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_7_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_7_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_7_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_8_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_8_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_8_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_8_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_8_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_8_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_8_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_8_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_8_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_rf_rf_9_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_9_readBeforeLaterWrites_0(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_9_readBeforeLaterWrites_0$D_IN),
								   .EN(rv_core_rf_rf_9_readBeforeLaterWrites_0$EN),
								   .Q_OUT(rv_core_rf_rf_9_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_rf_rf_9_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_rf_rf_9_readBeforeLaterWrites_1(.CLK(CLK),
								   .D_IN(rv_core_rf_rf_9_readBeforeLaterWrites_1$D_IN),
								   .EN(rv_core_rf_rf_9_readBeforeLaterWrites_1$EN),
								   .Q_OUT());

  // submodule rv_core_scoreboard_scores_0_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_0_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_0_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_0_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_10_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_10_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_10_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_10_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_11_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_11_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_11_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_11_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_12_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_12_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_12_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_12_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_13_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_13_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_13_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_13_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_14_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_14_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_14_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_14_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_15_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_15_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_15_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_15_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_16_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_16_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_16_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_16_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_17_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_17_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_17_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_17_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_18_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_18_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_18_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_18_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_19_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_19_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_19_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_19_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_1_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_1_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_1_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_1_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_20_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_20_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_20_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_20_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_21_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_21_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_21_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_21_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_22_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_22_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_22_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_22_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_23_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_23_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_23_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_23_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_24_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_24_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_24_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_24_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_25_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_25_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_25_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_25_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_26_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_26_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_26_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_26_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_27_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_27_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_27_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_27_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_28_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_28_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_28_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_28_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_29_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_29_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_29_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_29_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_2_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_2_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_2_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_2_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_30_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_30_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_30_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_30_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_31_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_31_readBeforeLaterWrites_0(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$D_IN),
										.EN(rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$EN),
										.Q_OUT(rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_31_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_31_readBeforeLaterWrites_1(.CLK(CLK),
										.D_IN(rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$D_IN),
										.EN(rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$EN),
										.Q_OUT(rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_3_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_3_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_3_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_3_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_4_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_4_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_4_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_4_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_5_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_5_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_5_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_5_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_6_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_6_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_6_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_6_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_7_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_7_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_7_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_7_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_8_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_8_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_8_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_8_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_scoreboard_scores_9_readBeforeLaterWrites_0
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_9_readBeforeLaterWrites_0(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$D_IN),
									       .EN(rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$EN),
									       .Q_OUT(rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$Q_OUT));

  // submodule rv_core_scoreboard_scores_9_readBeforeLaterWrites_1
  RevertReg #(.width(32'd1),
	      .init(1'd1)) rv_core_scoreboard_scores_9_readBeforeLaterWrites_1(.CLK(CLK),
									       .D_IN(rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$D_IN),
									       .EN(rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$EN),
									       .Q_OUT(rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$Q_OUT));

  // submodule rv_core_toDmem
  FIFO2 #(.width(32'd68), .guarded(32'd1)) rv_core_toDmem(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(rv_core_toDmem$D_IN),
							  .ENQ(rv_core_toDmem$ENQ),
							  .DEQ(rv_core_toDmem$DEQ),
							  .CLR(rv_core_toDmem$CLR),
							  .D_OUT(rv_core_toDmem$D_OUT),
							  .FULL_N(rv_core_toDmem$FULL_N),
							  .EMPTY_N(rv_core_toDmem$EMPTY_N));

  // submodule rv_core_toImem
  FIFO2 #(.width(32'd68), .guarded(32'd1)) rv_core_toImem(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(rv_core_toImem$D_IN),
							  .ENQ(rv_core_toImem$ENQ),
							  .DEQ(rv_core_toImem$DEQ),
							  .CLR(rv_core_toImem$CLR),
							  .D_OUT(rv_core_toImem$D_OUT),
							  .FULL_N(rv_core_toImem$FULL_N),
							  .EMPTY_N(rv_core_toImem$EMPTY_N));

  // rule RL_bram_serverAdapterA_outData_enqAndDeq
  assign WILL_FIRE_RL_bram_serverAdapterA_outData_enqAndDeq =
	     bram_serverAdapterA_outDataCore$EMPTY_N &&
	     bram_serverAdapterA_outDataCore$FULL_N &&
	     bram_serverAdapterA_outData_deqCalled$whas &&
	     bram_serverAdapterA_outData_enqData$whas ;

  // rule RL_requestD
  assign WILL_FIRE_RL_requestD =
	     rv_core_toDmem$EMPTY_N &&
	     (bram_serverAdapterA_cnt ^ 3'h4) < 3'd7 ;

  // rule RL_bram_serverAdapterB_outData_enqAndDeq
  assign WILL_FIRE_RL_bram_serverAdapterB_outData_enqAndDeq =
	     bram_serverAdapterB_outDataCore$EMPTY_N &&
	     bram_serverAdapterB_outDataCore$FULL_N &&
	     bram_serverAdapterB_outData_deqCalled$whas &&
	     bram_serverAdapterB_outData_enqData$whas ;

  // rule RL_rv_core_execute
  assign WILL_FIRE_RL_rv_core_execute =
	     rv_core_fromDecode$EMPTY_N &&
	     (!rv_core_fromDecode_first__98_BIT_104_99_EQ_IF__ETC___d1003 ||
	      !rv_core_fromDecode$D_OUT[103] ||
	      rv_core_fromExecute$FULL_N &&
	      (rv_core_fromDecode$D_OUT[70] ||
	       rv_core_fromDecode$D_OUT[68:67] != 2'b0 ||
	       rv_core_toDmem$FULL_N)) ;

  // rule RL_rv_core_writeback
  assign WILL_FIRE_RL_rv_core_writeback =
	     rv_core_fromExecute$EMPTY_N &&
	     (rv_core_fromExecute$D_OUT[6] ||
	      rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	      rv_core_fromDmem$EMPTY_N) &&
	     (!rv_core_fromExecute$D_OUT[36] ||
	      rv_core_fromExecute$D_OUT[11:7] == 5'd0 ||
	      CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289) ;

  // rule RL_rv_core_decode
  assign WILL_FIRE_RL_rv_core_decode =
	     rv_core_fromFetch$EMPTY_N && rv_core_fromImem$EMPTY_N &&
	     (!rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 ||
	      score1__h39865 != 2'd0 ||
	      score2__h39866 != 2'd0 ||
	      rv_core_fromDecode$FULL_N) ;

  // inlined wires
  assign bram_serverAdapterA_outData_enqData$whas =
	     (!bram_serverAdapterA_s1[0] ||
	      bram_serverAdapterA_outDataCore$FULL_N) &&
	     bram_serverAdapterA_s1[1] &&
	     bram_serverAdapterA_s1[0] ;
  assign bram_serverAdapterA_outData_outData$whas =
	     bram_serverAdapterA_outDataCore$EMPTY_N ||
	     !bram_serverAdapterA_outDataCore$EMPTY_N &&
	     bram_serverAdapterA_outData_enqData$whas ;
  assign bram_serverAdapterA_cnt_1$whas =
	     rv_core_toDmem$EMPTY_N &&
	     (bram_serverAdapterA_cnt ^ 3'h4) < 3'd7 &&
	     (!ab__h1432[1] || ab__h1432[0]) ;
  assign bram_serverAdapterA_s1_1$wget =
	     { 1'd1, !ab__h1432[1] || ab__h1432[0] } ;
  assign bram_serverAdapterB_outData_enqData$whas =
	     (!bram_serverAdapterB_s1[0] ||
	      bram_serverAdapterB_outDataCore$FULL_N) &&
	     bram_serverAdapterB_s1[1] &&
	     bram_serverAdapterB_s1[0] ;
  assign bram_serverAdapterB_outData_outData$whas =
	     bram_serverAdapterB_outDataCore$EMPTY_N ||
	     !bram_serverAdapterB_outDataCore$EMPTY_N &&
	     bram_serverAdapterB_outData_enqData$whas ;
  assign bram_serverAdapterB_cnt_1$whas =
	     rv_core_toImem$EMPTY_N &&
	     (bram_serverAdapterB_cnt ^ 3'h4) < 3'd7 &&
	     !stop &&
	     (!ab__h2780[1] || ab__h2780[0]) ;
  assign bram_serverAdapterB_writeWithResp$whas =
	     rv_core_toImem$EMPTY_N &&
	     (bram_serverAdapterB_cnt ^ 3'h4) < 3'd7 &&
	     !stop ;
  assign bram_serverAdapterB_s1_1$wget =
	     { 1'd1, !ab__h2780[1] || ab__h2780[0] } ;
  assign rv_core_rf_rf_1_port_0$wget =
	     rv_core_rf_rf_1_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_1_register ;
  assign rv_core_rf_rf_1_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd1 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_2_port_0$wget =
	     rv_core_rf_rf_2_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_2_register ;
  assign rv_core_rf_rf_2_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd2 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_3_port_0$wget =
	     rv_core_rf_rf_3_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_3_register ;
  assign rv_core_rf_rf_3_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd3 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_4_port_0$wget =
	     rv_core_rf_rf_4_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_4_register ;
  assign rv_core_rf_rf_4_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd4 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_5_port_0$wget =
	     rv_core_rf_rf_5_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_5_register ;
  assign rv_core_rf_rf_5_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd5 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_6_port_0$wget =
	     rv_core_rf_rf_6_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_6_register ;
  assign rv_core_rf_rf_6_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd6 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_7_port_0$wget =
	     rv_core_rf_rf_7_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_7_register ;
  assign rv_core_rf_rf_7_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd7 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_8_port_0$wget =
	     rv_core_rf_rf_8_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_8_register ;
  assign rv_core_rf_rf_8_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd8 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_9_port_0$wget =
	     rv_core_rf_rf_9_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_9_register ;
  assign rv_core_rf_rf_9_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd9 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_10_port_0$wget =
	     rv_core_rf_rf_10_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_10_register ;
  assign rv_core_rf_rf_10_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd10 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_11_port_0$wget =
	     rv_core_rf_rf_11_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_11_register ;
  assign rv_core_rf_rf_11_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd11 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_12_port_0$wget =
	     rv_core_rf_rf_12_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_12_register ;
  assign rv_core_rf_rf_12_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd12 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_13_port_0$wget =
	     rv_core_rf_rf_13_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_13_register ;
  assign rv_core_rf_rf_13_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd13 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_14_port_0$wget =
	     rv_core_rf_rf_14_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_14_register ;
  assign rv_core_rf_rf_14_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd14 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_15_port_0$wget =
	     rv_core_rf_rf_15_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_15_register ;
  assign rv_core_rf_rf_15_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd15 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_16_port_0$wget =
	     rv_core_rf_rf_16_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_16_register ;
  assign rv_core_rf_rf_16_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd16 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_17_port_0$wget =
	     rv_core_rf_rf_17_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_17_register ;
  assign rv_core_rf_rf_17_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd17 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_18_port_0$wget =
	     rv_core_rf_rf_18_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_18_register ;
  assign rv_core_rf_rf_18_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd18 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_19_port_0$wget =
	     rv_core_rf_rf_19_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_19_register ;
  assign rv_core_rf_rf_19_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd19 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_20_port_0$wget =
	     rv_core_rf_rf_20_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_20_register ;
  assign rv_core_rf_rf_20_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd20 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_21_port_0$wget =
	     rv_core_rf_rf_21_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_21_register ;
  assign rv_core_rf_rf_21_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd21 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_22_port_0$wget =
	     rv_core_rf_rf_22_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_22_register ;
  assign rv_core_rf_rf_22_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd22 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_23_port_0$wget =
	     rv_core_rf_rf_23_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_23_register ;
  assign rv_core_rf_rf_23_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd23 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_24_port_0$wget =
	     rv_core_rf_rf_24_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_24_register ;
  assign rv_core_rf_rf_24_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd24 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_25_port_0$wget =
	     rv_core_rf_rf_25_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_25_register ;
  assign rv_core_rf_rf_25_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd25 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_26_port_0$wget =
	     rv_core_rf_rf_26_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_26_register ;
  assign rv_core_rf_rf_26_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd26 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_27_port_0$wget =
	     rv_core_rf_rf_27_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_27_register ;
  assign rv_core_rf_rf_27_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd27 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_28_port_0$wget =
	     rv_core_rf_rf_28_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_28_register ;
  assign rv_core_rf_rf_28_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd28 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_29_port_0$wget =
	     rv_core_rf_rf_29_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_29_register ;
  assign rv_core_rf_rf_29_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd29 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_30_port_0$wget =
	     rv_core_rf_rf_30_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_30_register ;
  assign rv_core_rf_rf_30_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd30 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_rf_rf_31_port_0$wget =
	     rv_core_rf_rf_31_readBeforeLaterWrites_0$Q_OUT ?
	       v__h60324 :
	       rv_core_rf_rf_31_register ;
  assign rv_core_rf_rf_31_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd31 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_pc_port_0$wget =
	     rv_core_fromDecode$D_OUT[103] ? x__h59734 : x__h58483 ;
  assign rv_core_pc_port_0$whas =
	     WILL_FIRE_RL_rv_core_execute &&
	     rv_core_fromDecode_first__98_BIT_104_99_EQ_IF__ETC___d1003 &&
	     (nextPc__h59249 != rv_core_fromDecode$D_OUT[136:105] ||
	      !rv_core_fromDecode$D_OUT[103]) ;
  assign rv_core_pc_port_1$wget =
	     rv_core_pc_readBeforeLaterWrites_1$Q_OUT ?
	       x__h39522 :
	       newpc__h39281 ;
  assign rv_core_pc_port_1$whas =
	     rv_core_toImem$FULL_N && rv_core_fromFetch$FULL_N ;
  assign rv_core_epoch_port_0$wget =
	     rv_core_epoch_readBeforeLaterWrites_0$Q_OUT ?
	       x__h58325 :
	       rv_core_epoch_register ;
  assign rv_core_scoreboard_scores_0_port_0$wget =
	     rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_0_register ;
  assign rv_core_scoreboard_scores_0_port_0$whas =
	     WILL_FIRE_RL_rv_core_writeback &&
	     rv_core_fromExecute$D_OUT[11:7] == 5'd0 &&
	     rv_core_fromExecute$D_OUT[36] ;
  assign rv_core_scoreboard_scores_0_port_1$wget =
	     rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41888 ;
  assign rv_core_scoreboard_scores_0_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd0 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_1_port_0$wget =
	     rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_1_register ;
  assign rv_core_scoreboard_scores_1_port_1$wget =
	     rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41890 ;
  assign rv_core_scoreboard_scores_1_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd1 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_2_port_0$wget =
	     rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_2_register ;
  assign rv_core_scoreboard_scores_2_port_1$wget =
	     rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41892 ;
  assign rv_core_scoreboard_scores_2_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd2 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_3_port_0$wget =
	     rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_3_register ;
  assign rv_core_scoreboard_scores_3_port_1$wget =
	     rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41894 ;
  assign rv_core_scoreboard_scores_3_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd3 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_4_port_0$wget =
	     rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_4_register ;
  assign rv_core_scoreboard_scores_4_port_1$wget =
	     rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41896 ;
  assign rv_core_scoreboard_scores_4_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd4 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_5_port_0$wget =
	     rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_5_register ;
  assign rv_core_scoreboard_scores_5_port_1$wget =
	     rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41898 ;
  assign rv_core_scoreboard_scores_5_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd5 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_6_port_0$wget =
	     rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_6_register ;
  assign rv_core_scoreboard_scores_6_port_1$wget =
	     rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41900 ;
  assign rv_core_scoreboard_scores_6_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd6 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_7_port_0$wget =
	     rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_7_register ;
  assign rv_core_scoreboard_scores_7_port_1$wget =
	     rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41902 ;
  assign rv_core_scoreboard_scores_7_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd7 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_8_port_0$wget =
	     rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_8_register ;
  assign rv_core_scoreboard_scores_8_port_1$wget =
	     rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41904 ;
  assign rv_core_scoreboard_scores_8_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd8 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_9_port_0$wget =
	     rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_9_register ;
  assign rv_core_scoreboard_scores_9_port_1$wget =
	     rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41906 ;
  assign rv_core_scoreboard_scores_9_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd9 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_10_port_0$wget =
	     rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_10_register ;
  assign rv_core_scoreboard_scores_10_port_1$wget =
	     rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41908 ;
  assign rv_core_scoreboard_scores_10_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd10 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_11_port_0$wget =
	     rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_11_register ;
  assign rv_core_scoreboard_scores_11_port_1$wget =
	     rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41910 ;
  assign rv_core_scoreboard_scores_11_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd11 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_12_port_0$wget =
	     rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_12_register ;
  assign rv_core_scoreboard_scores_12_port_1$wget =
	     rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41912 ;
  assign rv_core_scoreboard_scores_12_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd12 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_13_port_0$wget =
	     rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_13_register ;
  assign rv_core_scoreboard_scores_13_port_1$wget =
	     rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41914 ;
  assign rv_core_scoreboard_scores_13_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd13 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_14_port_0$wget =
	     rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_14_register ;
  assign rv_core_scoreboard_scores_14_port_1$wget =
	     rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41916 ;
  assign rv_core_scoreboard_scores_14_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd14 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_15_port_0$wget =
	     rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_15_register ;
  assign rv_core_scoreboard_scores_15_port_1$wget =
	     rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41918 ;
  assign rv_core_scoreboard_scores_15_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd15 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_16_port_0$wget =
	     rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_16_register ;
  assign rv_core_scoreboard_scores_16_port_1$wget =
	     rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41920 ;
  assign rv_core_scoreboard_scores_16_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd16 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_17_port_0$wget =
	     rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_17_register ;
  assign rv_core_scoreboard_scores_17_port_1$wget =
	     rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41922 ;
  assign rv_core_scoreboard_scores_17_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd17 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_18_port_0$wget =
	     rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_18_register ;
  assign rv_core_scoreboard_scores_18_port_1$wget =
	     rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41924 ;
  assign rv_core_scoreboard_scores_18_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd18 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_19_port_0$wget =
	     rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_19_register ;
  assign rv_core_scoreboard_scores_19_port_1$wget =
	     rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41926 ;
  assign rv_core_scoreboard_scores_19_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd19 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_20_port_0$wget =
	     rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_20_register ;
  assign rv_core_scoreboard_scores_20_port_1$wget =
	     rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41928 ;
  assign rv_core_scoreboard_scores_20_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd20 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_21_port_0$wget =
	     rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_21_register ;
  assign rv_core_scoreboard_scores_21_port_1$wget =
	     rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41930 ;
  assign rv_core_scoreboard_scores_21_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd21 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_22_port_0$wget =
	     rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_22_register ;
  assign rv_core_scoreboard_scores_22_port_1$wget =
	     rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41932 ;
  assign rv_core_scoreboard_scores_22_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd22 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_23_port_0$wget =
	     rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_23_register ;
  assign rv_core_scoreboard_scores_23_port_1$wget =
	     rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41934 ;
  assign rv_core_scoreboard_scores_23_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd23 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_24_port_0$wget =
	     rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_24_register ;
  assign rv_core_scoreboard_scores_24_port_1$wget =
	     rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41936 ;
  assign rv_core_scoreboard_scores_24_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd24 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_25_port_0$wget =
	     rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_25_register ;
  assign rv_core_scoreboard_scores_25_port_1$wget =
	     rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41938 ;
  assign rv_core_scoreboard_scores_25_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd25 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_26_port_0$wget =
	     rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_26_register ;
  assign rv_core_scoreboard_scores_26_port_1$wget =
	     rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41940 ;
  assign rv_core_scoreboard_scores_26_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd26 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_27_port_0$wget =
	     rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_27_register ;
  assign rv_core_scoreboard_scores_27_port_1$wget =
	     rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41942 ;
  assign rv_core_scoreboard_scores_27_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd27 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_28_port_0$wget =
	     rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_28_register ;
  assign rv_core_scoreboard_scores_28_port_1$wget =
	     rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41944 ;
  assign rv_core_scoreboard_scores_28_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd28 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_29_port_0$wget =
	     rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_29_register ;
  assign rv_core_scoreboard_scores_29_port_1$wget =
	     rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41946 ;
  assign rv_core_scoreboard_scores_29_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd29 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_30_port_0$wget =
	     rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_30_register ;
  assign rv_core_scoreboard_scores_30_port_1$wget =
	     rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41948 ;
  assign rv_core_scoreboard_scores_30_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd30 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign rv_core_scoreboard_scores_31_port_0$wget =
	     rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$Q_OUT ?
	       new_score__h60667 :
	       rv_core_scoreboard_scores_31_register ;
  assign rv_core_scoreboard_scores_31_port_1$wget =
	     rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$Q_OUT ?
	       new_score__h46900 :
	       n__read__h41950 ;
  assign rv_core_scoreboard_scores_31_port_1$whas =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromImem$D_OUT[11:7] == 5'd31 &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 ;
  assign bram_serverAdapterA_outData_deqCalled$whas =
	     (bram_serverAdapterA_outDataCore$EMPTY_N ||
	      bram_serverAdapterA_outData_enqData$whas) &&
	     bram_serverAdapterA_outData_outData$whas &&
	     rv_core_fromDmem$FULL_N ;
  assign bram_serverAdapterB_outData_deqCalled$whas =
	     (bram_serverAdapterB_outDataCore$EMPTY_N ||
	      bram_serverAdapterB_outData_enqData$whas) &&
	     bram_serverAdapterB_outData_outData$whas &&
	     rv_core_fromImem$FULL_N ;

  // register bram_serverAdapterA_cnt
  assign bram_serverAdapterA_cnt$D_IN =
	     bram_serverAdapterA_cnt_6_PLUS_IF_bram_serverA_ETC___d32 ;
  assign bram_serverAdapterA_cnt$EN =
	     bram_serverAdapterA_cnt_1$whas ||
	     bram_serverAdapterA_outData_deqCalled$whas ;

  // register bram_serverAdapterA_s1
  assign bram_serverAdapterA_s1$D_IN =
	     { WILL_FIRE_RL_requestD && bram_serverAdapterA_s1_1$wget[1],
	       bram_serverAdapterA_s1_1$wget[0] } ;
  assign bram_serverAdapterA_s1$EN = 1'd1 ;

  // register bram_serverAdapterB_cnt
  assign bram_serverAdapterB_cnt$D_IN =
	     bram_serverAdapterB_cnt_5_PLUS_IF_bram_serverA_ETC___d91 ;
  assign bram_serverAdapterB_cnt$EN =
	     bram_serverAdapterB_cnt_1$whas ||
	     bram_serverAdapterB_outData_deqCalled$whas ;

  // register bram_serverAdapterB_s1
  assign bram_serverAdapterB_s1$D_IN =
	     { bram_serverAdapterB_writeWithResp$whas &&
	       bram_serverAdapterB_s1_1$wget[1],
	       bram_serverAdapterB_s1_1$wget[0] } ;
  assign bram_serverAdapterB_s1$EN = 1'd1 ;

  // register count
  assign count$D_IN = count + 32'd1 ;
  assign count$EN = !stop ;

  // register dreq
  assign dreq$D_IN = rv_core_toDmem$D_OUT ;
  assign dreq$EN = WILL_FIRE_RL_requestD ;

  // register ireq
  assign ireq$D_IN = rv_core_toImem$D_OUT ;
  assign ireq$EN = bram_serverAdapterB_writeWithResp$whas ;

  // register rv_core_cycle_count
  assign rv_core_cycle_count$D_IN = rv_core_cycle_count + 32'd1 ;
  assign rv_core_cycle_count$EN = 1'd1 ;

  // register rv_core_epoch_register
  assign rv_core_epoch_register$D_IN = fetch_bookkeeping_epoch__h39639 ;
  assign rv_core_epoch_register$EN = 1'd1 ;

  // register rv_core_instr_count
  assign rv_core_instr_count$D_IN = rv_core_instr_count + 32'd1 ;
  assign rv_core_instr_count$EN = WILL_FIRE_RL_rv_core_writeback ;

  // register rv_core_pc_register
  assign rv_core_pc_register$D_IN =
	     rv_core_pc_port_1$whas ? rv_core_pc_port_1$wget : newpc__h39281 ;
  assign rv_core_pc_register$EN = 1'd1 ;

  // register rv_core_rf_rf_0_register
  assign rv_core_rf_rf_0_register$D_IN = rv_core_rf_rf_0_register ;
  assign rv_core_rf_rf_0_register$EN = 1'd1 ;

  // register rv_core_rf_rf_10_register
  assign rv_core_rf_rf_10_register$D_IN = n__read__h53433 ;
  assign rv_core_rf_rf_10_register$EN = 1'd1 ;

  // register rv_core_rf_rf_11_register
  assign rv_core_rf_rf_11_register$D_IN = n__read__h53435 ;
  assign rv_core_rf_rf_11_register$EN = 1'd1 ;

  // register rv_core_rf_rf_12_register
  assign rv_core_rf_rf_12_register$D_IN = n__read__h53437 ;
  assign rv_core_rf_rf_12_register$EN = 1'd1 ;

  // register rv_core_rf_rf_13_register
  assign rv_core_rf_rf_13_register$D_IN = n__read__h53439 ;
  assign rv_core_rf_rf_13_register$EN = 1'd1 ;

  // register rv_core_rf_rf_14_register
  assign rv_core_rf_rf_14_register$D_IN = n__read__h53441 ;
  assign rv_core_rf_rf_14_register$EN = 1'd1 ;

  // register rv_core_rf_rf_15_register
  assign rv_core_rf_rf_15_register$D_IN = n__read__h53443 ;
  assign rv_core_rf_rf_15_register$EN = 1'd1 ;

  // register rv_core_rf_rf_16_register
  assign rv_core_rf_rf_16_register$D_IN = n__read__h53445 ;
  assign rv_core_rf_rf_16_register$EN = 1'd1 ;

  // register rv_core_rf_rf_17_register
  assign rv_core_rf_rf_17_register$D_IN = n__read__h53447 ;
  assign rv_core_rf_rf_17_register$EN = 1'd1 ;

  // register rv_core_rf_rf_18_register
  assign rv_core_rf_rf_18_register$D_IN = n__read__h53449 ;
  assign rv_core_rf_rf_18_register$EN = 1'd1 ;

  // register rv_core_rf_rf_19_register
  assign rv_core_rf_rf_19_register$D_IN = n__read__h53451 ;
  assign rv_core_rf_rf_19_register$EN = 1'd1 ;

  // register rv_core_rf_rf_1_register
  assign rv_core_rf_rf_1_register$D_IN = n__read__h53415 ;
  assign rv_core_rf_rf_1_register$EN = 1'd1 ;

  // register rv_core_rf_rf_20_register
  assign rv_core_rf_rf_20_register$D_IN = n__read__h53453 ;
  assign rv_core_rf_rf_20_register$EN = 1'd1 ;

  // register rv_core_rf_rf_21_register
  assign rv_core_rf_rf_21_register$D_IN = n__read__h53455 ;
  assign rv_core_rf_rf_21_register$EN = 1'd1 ;

  // register rv_core_rf_rf_22_register
  assign rv_core_rf_rf_22_register$D_IN = n__read__h53457 ;
  assign rv_core_rf_rf_22_register$EN = 1'd1 ;

  // register rv_core_rf_rf_23_register
  assign rv_core_rf_rf_23_register$D_IN = n__read__h53459 ;
  assign rv_core_rf_rf_23_register$EN = 1'd1 ;

  // register rv_core_rf_rf_24_register
  assign rv_core_rf_rf_24_register$D_IN = n__read__h53461 ;
  assign rv_core_rf_rf_24_register$EN = 1'd1 ;

  // register rv_core_rf_rf_25_register
  assign rv_core_rf_rf_25_register$D_IN = n__read__h53463 ;
  assign rv_core_rf_rf_25_register$EN = 1'd1 ;

  // register rv_core_rf_rf_26_register
  assign rv_core_rf_rf_26_register$D_IN = n__read__h53465 ;
  assign rv_core_rf_rf_26_register$EN = 1'd1 ;

  // register rv_core_rf_rf_27_register
  assign rv_core_rf_rf_27_register$D_IN = n__read__h53467 ;
  assign rv_core_rf_rf_27_register$EN = 1'd1 ;

  // register rv_core_rf_rf_28_register
  assign rv_core_rf_rf_28_register$D_IN = n__read__h53469 ;
  assign rv_core_rf_rf_28_register$EN = 1'd1 ;

  // register rv_core_rf_rf_29_register
  assign rv_core_rf_rf_29_register$D_IN = n__read__h53471 ;
  assign rv_core_rf_rf_29_register$EN = 1'd1 ;

  // register rv_core_rf_rf_2_register
  assign rv_core_rf_rf_2_register$D_IN = n__read__h53417 ;
  assign rv_core_rf_rf_2_register$EN = 1'd1 ;

  // register rv_core_rf_rf_30_register
  assign rv_core_rf_rf_30_register$D_IN = n__read__h53473 ;
  assign rv_core_rf_rf_30_register$EN = 1'd1 ;

  // register rv_core_rf_rf_31_register
  assign rv_core_rf_rf_31_register$D_IN = n__read__h53475 ;
  assign rv_core_rf_rf_31_register$EN = 1'd1 ;

  // register rv_core_rf_rf_3_register
  assign rv_core_rf_rf_3_register$D_IN = n__read__h53419 ;
  assign rv_core_rf_rf_3_register$EN = 1'd1 ;

  // register rv_core_rf_rf_4_register
  assign rv_core_rf_rf_4_register$D_IN = n__read__h53421 ;
  assign rv_core_rf_rf_4_register$EN = 1'd1 ;

  // register rv_core_rf_rf_5_register
  assign rv_core_rf_rf_5_register$D_IN = n__read__h53423 ;
  assign rv_core_rf_rf_5_register$EN = 1'd1 ;

  // register rv_core_rf_rf_6_register
  assign rv_core_rf_rf_6_register$D_IN = n__read__h53425 ;
  assign rv_core_rf_rf_6_register$EN = 1'd1 ;

  // register rv_core_rf_rf_7_register
  assign rv_core_rf_rf_7_register$D_IN = n__read__h53427 ;
  assign rv_core_rf_rf_7_register$EN = 1'd1 ;

  // register rv_core_rf_rf_8_register
  assign rv_core_rf_rf_8_register$D_IN = n__read__h53429 ;
  assign rv_core_rf_rf_8_register$EN = 1'd1 ;

  // register rv_core_rf_rf_9_register
  assign rv_core_rf_rf_9_register$D_IN = n__read__h53431 ;
  assign rv_core_rf_rf_9_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_0_register
  assign rv_core_scoreboard_scores_0_register$D_IN =
	     rv_core_scoreboard_scores_0_port_1$whas ?
	       rv_core_scoreboard_scores_0_port_1$wget :
	       n__read__h41888 ;
  assign rv_core_scoreboard_scores_0_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_10_register
  assign rv_core_scoreboard_scores_10_register$D_IN =
	     rv_core_scoreboard_scores_10_port_1$whas ?
	       rv_core_scoreboard_scores_10_port_1$wget :
	       n__read__h41908 ;
  assign rv_core_scoreboard_scores_10_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_11_register
  assign rv_core_scoreboard_scores_11_register$D_IN =
	     rv_core_scoreboard_scores_11_port_1$whas ?
	       rv_core_scoreboard_scores_11_port_1$wget :
	       n__read__h41910 ;
  assign rv_core_scoreboard_scores_11_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_12_register
  assign rv_core_scoreboard_scores_12_register$D_IN =
	     rv_core_scoreboard_scores_12_port_1$whas ?
	       rv_core_scoreboard_scores_12_port_1$wget :
	       n__read__h41912 ;
  assign rv_core_scoreboard_scores_12_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_13_register
  assign rv_core_scoreboard_scores_13_register$D_IN =
	     rv_core_scoreboard_scores_13_port_1$whas ?
	       rv_core_scoreboard_scores_13_port_1$wget :
	       n__read__h41914 ;
  assign rv_core_scoreboard_scores_13_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_14_register
  assign rv_core_scoreboard_scores_14_register$D_IN =
	     rv_core_scoreboard_scores_14_port_1$whas ?
	       rv_core_scoreboard_scores_14_port_1$wget :
	       n__read__h41916 ;
  assign rv_core_scoreboard_scores_14_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_15_register
  assign rv_core_scoreboard_scores_15_register$D_IN =
	     rv_core_scoreboard_scores_15_port_1$whas ?
	       rv_core_scoreboard_scores_15_port_1$wget :
	       n__read__h41918 ;
  assign rv_core_scoreboard_scores_15_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_16_register
  assign rv_core_scoreboard_scores_16_register$D_IN =
	     rv_core_scoreboard_scores_16_port_1$whas ?
	       rv_core_scoreboard_scores_16_port_1$wget :
	       n__read__h41920 ;
  assign rv_core_scoreboard_scores_16_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_17_register
  assign rv_core_scoreboard_scores_17_register$D_IN =
	     rv_core_scoreboard_scores_17_port_1$whas ?
	       rv_core_scoreboard_scores_17_port_1$wget :
	       n__read__h41922 ;
  assign rv_core_scoreboard_scores_17_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_18_register
  assign rv_core_scoreboard_scores_18_register$D_IN =
	     rv_core_scoreboard_scores_18_port_1$whas ?
	       rv_core_scoreboard_scores_18_port_1$wget :
	       n__read__h41924 ;
  assign rv_core_scoreboard_scores_18_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_19_register
  assign rv_core_scoreboard_scores_19_register$D_IN =
	     rv_core_scoreboard_scores_19_port_1$whas ?
	       rv_core_scoreboard_scores_19_port_1$wget :
	       n__read__h41926 ;
  assign rv_core_scoreboard_scores_19_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_1_register
  assign rv_core_scoreboard_scores_1_register$D_IN =
	     rv_core_scoreboard_scores_1_port_1$whas ?
	       rv_core_scoreboard_scores_1_port_1$wget :
	       n__read__h41890 ;
  assign rv_core_scoreboard_scores_1_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_20_register
  assign rv_core_scoreboard_scores_20_register$D_IN =
	     rv_core_scoreboard_scores_20_port_1$whas ?
	       rv_core_scoreboard_scores_20_port_1$wget :
	       n__read__h41928 ;
  assign rv_core_scoreboard_scores_20_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_21_register
  assign rv_core_scoreboard_scores_21_register$D_IN =
	     rv_core_scoreboard_scores_21_port_1$whas ?
	       rv_core_scoreboard_scores_21_port_1$wget :
	       n__read__h41930 ;
  assign rv_core_scoreboard_scores_21_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_22_register
  assign rv_core_scoreboard_scores_22_register$D_IN =
	     rv_core_scoreboard_scores_22_port_1$whas ?
	       rv_core_scoreboard_scores_22_port_1$wget :
	       n__read__h41932 ;
  assign rv_core_scoreboard_scores_22_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_23_register
  assign rv_core_scoreboard_scores_23_register$D_IN =
	     rv_core_scoreboard_scores_23_port_1$whas ?
	       rv_core_scoreboard_scores_23_port_1$wget :
	       n__read__h41934 ;
  assign rv_core_scoreboard_scores_23_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_24_register
  assign rv_core_scoreboard_scores_24_register$D_IN =
	     rv_core_scoreboard_scores_24_port_1$whas ?
	       rv_core_scoreboard_scores_24_port_1$wget :
	       n__read__h41936 ;
  assign rv_core_scoreboard_scores_24_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_25_register
  assign rv_core_scoreboard_scores_25_register$D_IN =
	     rv_core_scoreboard_scores_25_port_1$whas ?
	       rv_core_scoreboard_scores_25_port_1$wget :
	       n__read__h41938 ;
  assign rv_core_scoreboard_scores_25_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_26_register
  assign rv_core_scoreboard_scores_26_register$D_IN =
	     rv_core_scoreboard_scores_26_port_1$whas ?
	       rv_core_scoreboard_scores_26_port_1$wget :
	       n__read__h41940 ;
  assign rv_core_scoreboard_scores_26_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_27_register
  assign rv_core_scoreboard_scores_27_register$D_IN =
	     rv_core_scoreboard_scores_27_port_1$whas ?
	       rv_core_scoreboard_scores_27_port_1$wget :
	       n__read__h41942 ;
  assign rv_core_scoreboard_scores_27_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_28_register
  assign rv_core_scoreboard_scores_28_register$D_IN =
	     rv_core_scoreboard_scores_28_port_1$whas ?
	       rv_core_scoreboard_scores_28_port_1$wget :
	       n__read__h41944 ;
  assign rv_core_scoreboard_scores_28_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_29_register
  assign rv_core_scoreboard_scores_29_register$D_IN =
	     rv_core_scoreboard_scores_29_port_1$whas ?
	       rv_core_scoreboard_scores_29_port_1$wget :
	       n__read__h41946 ;
  assign rv_core_scoreboard_scores_29_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_2_register
  assign rv_core_scoreboard_scores_2_register$D_IN =
	     rv_core_scoreboard_scores_2_port_1$whas ?
	       rv_core_scoreboard_scores_2_port_1$wget :
	       n__read__h41892 ;
  assign rv_core_scoreboard_scores_2_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_30_register
  assign rv_core_scoreboard_scores_30_register$D_IN =
	     rv_core_scoreboard_scores_30_port_1$whas ?
	       rv_core_scoreboard_scores_30_port_1$wget :
	       n__read__h41948 ;
  assign rv_core_scoreboard_scores_30_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_31_register
  assign rv_core_scoreboard_scores_31_register$D_IN =
	     rv_core_scoreboard_scores_31_port_1$whas ?
	       rv_core_scoreboard_scores_31_port_1$wget :
	       n__read__h41950 ;
  assign rv_core_scoreboard_scores_31_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_3_register
  assign rv_core_scoreboard_scores_3_register$D_IN =
	     rv_core_scoreboard_scores_3_port_1$whas ?
	       rv_core_scoreboard_scores_3_port_1$wget :
	       n__read__h41894 ;
  assign rv_core_scoreboard_scores_3_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_4_register
  assign rv_core_scoreboard_scores_4_register$D_IN =
	     rv_core_scoreboard_scores_4_port_1$whas ?
	       rv_core_scoreboard_scores_4_port_1$wget :
	       n__read__h41896 ;
  assign rv_core_scoreboard_scores_4_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_5_register
  assign rv_core_scoreboard_scores_5_register$D_IN =
	     rv_core_scoreboard_scores_5_port_1$whas ?
	       rv_core_scoreboard_scores_5_port_1$wget :
	       n__read__h41898 ;
  assign rv_core_scoreboard_scores_5_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_6_register
  assign rv_core_scoreboard_scores_6_register$D_IN =
	     rv_core_scoreboard_scores_6_port_1$whas ?
	       rv_core_scoreboard_scores_6_port_1$wget :
	       n__read__h41900 ;
  assign rv_core_scoreboard_scores_6_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_7_register
  assign rv_core_scoreboard_scores_7_register$D_IN =
	     rv_core_scoreboard_scores_7_port_1$whas ?
	       rv_core_scoreboard_scores_7_port_1$wget :
	       n__read__h41902 ;
  assign rv_core_scoreboard_scores_7_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_8_register
  assign rv_core_scoreboard_scores_8_register$D_IN =
	     rv_core_scoreboard_scores_8_port_1$whas ?
	       rv_core_scoreboard_scores_8_port_1$wget :
	       n__read__h41904 ;
  assign rv_core_scoreboard_scores_8_register$EN = 1'd1 ;

  // register rv_core_scoreboard_scores_9_register
  assign rv_core_scoreboard_scores_9_register$D_IN =
	     rv_core_scoreboard_scores_9_port_1$whas ?
	       rv_core_scoreboard_scores_9_port_1$wget :
	       n__read__h41906 ;
  assign rv_core_scoreboard_scores_9_register$EN = 1'd1 ;

  // register stop
  assign stop$D_IN = 1'd1 ;
  assign stop$EN =
	     WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	     rv_core_toDmem$D_OUT[63:32] == 32'h40001000 ;

  // submodule bram_memory
  assign bram_memory$ADDRA = rv_core_toDmem$D_OUT[45:34] ;
  assign bram_memory$ADDRB = rv_core_toImem$D_OUT[45:34] ;
  assign bram_memory$DIA = rv_core_toDmem$D_OUT[31:0] ;
  assign bram_memory$DIB = rv_core_toImem$D_OUT[31:0] ;
  assign bram_memory$WEA = rv_core_toDmem$D_OUT[67:64] ;
  assign bram_memory$WEB = rv_core_toImem$D_OUT[67:64] ;
  assign bram_memory$ENA = WILL_FIRE_RL_requestD ;
  assign bram_memory$ENB = bram_serverAdapterB_writeWithResp$whas ;

  // submodule bram_serverAdapterA_outDataCore
  assign bram_serverAdapterA_outDataCore$D_IN = bram_memory$DOA ;
  assign bram_serverAdapterA_outDataCore$ENQ =
	     WILL_FIRE_RL_bram_serverAdapterA_outData_enqAndDeq ||
	     bram_serverAdapterA_outDataCore$FULL_N &&
	     !bram_serverAdapterA_outData_deqCalled$whas &&
	     bram_serverAdapterA_outData_enqData$whas ;
  assign bram_serverAdapterA_outDataCore$DEQ =
	     WILL_FIRE_RL_bram_serverAdapterA_outData_enqAndDeq ||
	     bram_serverAdapterA_outDataCore$EMPTY_N &&
	     bram_serverAdapterA_outData_deqCalled$whas &&
	     !bram_serverAdapterA_outData_enqData$whas ;
  assign bram_serverAdapterA_outDataCore$CLR = 1'b0 ;

  // submodule bram_serverAdapterB_outDataCore
  assign bram_serverAdapterB_outDataCore$D_IN = bram_memory$DOB ;
  assign bram_serverAdapterB_outDataCore$ENQ =
	     WILL_FIRE_RL_bram_serverAdapterB_outData_enqAndDeq ||
	     bram_serverAdapterB_outDataCore$FULL_N &&
	     !bram_serverAdapterB_outData_deqCalled$whas &&
	     bram_serverAdapterB_outData_enqData$whas ;
  assign bram_serverAdapterB_outDataCore$DEQ =
	     WILL_FIRE_RL_bram_serverAdapterB_outData_enqAndDeq ||
	     bram_serverAdapterB_outDataCore$EMPTY_N &&
	     bram_serverAdapterB_outData_deqCalled$whas &&
	     !bram_serverAdapterB_outData_enqData$whas ;
  assign bram_serverAdapterB_outDataCore$CLR = 1'b0 ;

  // submodule rv_core_epoch_readBeforeLaterWrites_0
  assign rv_core_epoch_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_epoch_readBeforeLaterWrites_0$EN = rv_core_pc_port_0$whas ;

  // submodule rv_core_epoch_readBeforeLaterWrites_1
  assign rv_core_epoch_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_epoch_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_fromDecode
  assign rv_core_fromDecode$D_IN =
	     { rv_core_fromFetch$D_OUT,
	       CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b11_r_ETC__q11,
	       rv_core_fromImem$D_OUT[6:2] == 5'b11000 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b0 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b01000 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b01100 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b11001 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b00100,
	       rv_core_fromImem$D_OUT[6:2] == 5'b11000 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b01000 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b01100,
	       rv_core_fromImem$D_OUT[6:2] == 5'b01101 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b11011 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b0 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b01100 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b11001 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b00100 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b00101,
	       rv_core_fromImem$D_OUT[6:2] == 5'b0 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b00001 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b00100 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b00110 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b11001 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b00101 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b01101 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b01000 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b01001 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b11000 ||
	       rv_core_fromImem$D_OUT[6:2] == 5'b11011,
	       CASE_rv_core_fromImemD_OUT_BITS_6_TO_2_0b0_0__ETC__q12,
	       rv_core_fromImem$D_OUT[31:0],
	       x__h51426,
	       x__h57989 } ;
  assign rv_core_fromDecode$ENQ =
	     WILL_FIRE_RL_rv_core_decode &&
	     rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 &&
	     score1__h39865 == 2'd0 &&
	     score2__h39866 == 2'd0 ;
  assign rv_core_fromDecode$DEQ = WILL_FIRE_RL_rv_core_execute ;
  assign rv_core_fromDecode$CLR = 1'b0 ;

  // submodule rv_core_fromDmem
  assign rv_core_fromDmem$D_IN = { dreq[67:32], x__h69121 } ;
  assign rv_core_fromDmem$ENQ = bram_serverAdapterA_outData_deqCalled$whas ;
  assign rv_core_fromDmem$DEQ =
	     WILL_FIRE_RL_rv_core_writeback &&
	     !rv_core_fromExecute$D_OUT[6] &&
	     rv_core_fromExecute$D_OUT[4:3] == 2'b0 ;
  assign rv_core_fromDmem$CLR = 1'b0 ;

  // submodule rv_core_fromExecute
  assign rv_core_fromExecute$D_IN =
	     { execute_bookkeeping_isUnsigned__h59809,
	       rv_core_fromDecode$D_OUT[77:76],
	       2'd0,
	       execute_bookkeeping_newrd__h59810,
	       rv_core_fromDecode$D_OUT[103:64] } ;
  assign rv_core_fromExecute$ENQ =
	     WILL_FIRE_RL_rv_core_execute &&
	     rv_core_fromDecode_first__98_BIT_104_99_EQ_IF__ETC___d1003 &&
	     rv_core_fromDecode$D_OUT[103] ;
  assign rv_core_fromExecute$DEQ = WILL_FIRE_RL_rv_core_writeback ;
  assign rv_core_fromExecute$CLR = 1'b0 ;

  // submodule rv_core_fromFetch
  assign rv_core_fromFetch$D_IN =
	     { newpc__h39281, x__h39522, fetch_bookkeeping_epoch__h39639 } ;
  assign rv_core_fromFetch$ENQ = rv_core_pc_port_1$whas ;
  assign rv_core_fromFetch$DEQ =
	     WILL_FIRE_RL_rv_core_decode &&
	     (score1__h39865 == 2'd0 && score2__h39866 == 2'd0 ||
	      !rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598) ;
  assign rv_core_fromFetch$CLR = 1'b0 ;

  // submodule rv_core_fromImem
  assign rv_core_fromImem$D_IN = { ireq[67:32], x__h68257 } ;
  assign rv_core_fromImem$ENQ = bram_serverAdapterB_outData_deqCalled$whas ;
  assign rv_core_fromImem$DEQ =
	     WILL_FIRE_RL_rv_core_decode &&
	     (score1__h39865 == 2'd0 && score2__h39866 == 2'd0 ||
	      !rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598) ;
  assign rv_core_fromImem$CLR = 1'b0 ;

  // submodule rv_core_pc_readBeforeLaterWrites_0
  assign rv_core_pc_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_pc_readBeforeLaterWrites_0$EN = rv_core_pc_port_0$whas ;

  // submodule rv_core_pc_readBeforeLaterWrites_1
  assign rv_core_pc_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_pc_readBeforeLaterWrites_1$EN = rv_core_pc_port_1$whas ;

  // submodule rv_core_rf_rf_0_readBeforeLaterWrites_0
  assign rv_core_rf_rf_0_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_0_readBeforeLaterWrites_0$EN = 1'b0 ;

  // submodule rv_core_rf_rf_0_readBeforeLaterWrites_1
  assign rv_core_rf_rf_0_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_0_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_10_readBeforeLaterWrites_0
  assign rv_core_rf_rf_10_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_10_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_10_port_0$whas ;

  // submodule rv_core_rf_rf_10_readBeforeLaterWrites_1
  assign rv_core_rf_rf_10_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_10_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_11_readBeforeLaterWrites_0
  assign rv_core_rf_rf_11_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_11_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_11_port_0$whas ;

  // submodule rv_core_rf_rf_11_readBeforeLaterWrites_1
  assign rv_core_rf_rf_11_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_11_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_12_readBeforeLaterWrites_0
  assign rv_core_rf_rf_12_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_12_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_12_port_0$whas ;

  // submodule rv_core_rf_rf_12_readBeforeLaterWrites_1
  assign rv_core_rf_rf_12_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_12_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_13_readBeforeLaterWrites_0
  assign rv_core_rf_rf_13_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_13_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_13_port_0$whas ;

  // submodule rv_core_rf_rf_13_readBeforeLaterWrites_1
  assign rv_core_rf_rf_13_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_13_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_14_readBeforeLaterWrites_0
  assign rv_core_rf_rf_14_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_14_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_14_port_0$whas ;

  // submodule rv_core_rf_rf_14_readBeforeLaterWrites_1
  assign rv_core_rf_rf_14_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_14_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_15_readBeforeLaterWrites_0
  assign rv_core_rf_rf_15_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_15_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_15_port_0$whas ;

  // submodule rv_core_rf_rf_15_readBeforeLaterWrites_1
  assign rv_core_rf_rf_15_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_15_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_16_readBeforeLaterWrites_0
  assign rv_core_rf_rf_16_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_16_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_16_port_0$whas ;

  // submodule rv_core_rf_rf_16_readBeforeLaterWrites_1
  assign rv_core_rf_rf_16_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_16_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_17_readBeforeLaterWrites_0
  assign rv_core_rf_rf_17_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_17_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_17_port_0$whas ;

  // submodule rv_core_rf_rf_17_readBeforeLaterWrites_1
  assign rv_core_rf_rf_17_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_17_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_18_readBeforeLaterWrites_0
  assign rv_core_rf_rf_18_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_18_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_18_port_0$whas ;

  // submodule rv_core_rf_rf_18_readBeforeLaterWrites_1
  assign rv_core_rf_rf_18_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_18_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_19_readBeforeLaterWrites_0
  assign rv_core_rf_rf_19_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_19_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_19_port_0$whas ;

  // submodule rv_core_rf_rf_19_readBeforeLaterWrites_1
  assign rv_core_rf_rf_19_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_19_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_1_readBeforeLaterWrites_0
  assign rv_core_rf_rf_1_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_1_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_1_port_0$whas ;

  // submodule rv_core_rf_rf_1_readBeforeLaterWrites_1
  assign rv_core_rf_rf_1_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_1_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_20_readBeforeLaterWrites_0
  assign rv_core_rf_rf_20_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_20_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_20_port_0$whas ;

  // submodule rv_core_rf_rf_20_readBeforeLaterWrites_1
  assign rv_core_rf_rf_20_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_20_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_21_readBeforeLaterWrites_0
  assign rv_core_rf_rf_21_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_21_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_21_port_0$whas ;

  // submodule rv_core_rf_rf_21_readBeforeLaterWrites_1
  assign rv_core_rf_rf_21_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_21_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_22_readBeforeLaterWrites_0
  assign rv_core_rf_rf_22_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_22_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_22_port_0$whas ;

  // submodule rv_core_rf_rf_22_readBeforeLaterWrites_1
  assign rv_core_rf_rf_22_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_22_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_23_readBeforeLaterWrites_0
  assign rv_core_rf_rf_23_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_23_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_23_port_0$whas ;

  // submodule rv_core_rf_rf_23_readBeforeLaterWrites_1
  assign rv_core_rf_rf_23_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_23_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_24_readBeforeLaterWrites_0
  assign rv_core_rf_rf_24_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_24_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_24_port_0$whas ;

  // submodule rv_core_rf_rf_24_readBeforeLaterWrites_1
  assign rv_core_rf_rf_24_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_24_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_25_readBeforeLaterWrites_0
  assign rv_core_rf_rf_25_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_25_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_25_port_0$whas ;

  // submodule rv_core_rf_rf_25_readBeforeLaterWrites_1
  assign rv_core_rf_rf_25_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_25_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_26_readBeforeLaterWrites_0
  assign rv_core_rf_rf_26_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_26_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_26_port_0$whas ;

  // submodule rv_core_rf_rf_26_readBeforeLaterWrites_1
  assign rv_core_rf_rf_26_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_26_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_27_readBeforeLaterWrites_0
  assign rv_core_rf_rf_27_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_27_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_27_port_0$whas ;

  // submodule rv_core_rf_rf_27_readBeforeLaterWrites_1
  assign rv_core_rf_rf_27_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_27_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_28_readBeforeLaterWrites_0
  assign rv_core_rf_rf_28_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_28_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_28_port_0$whas ;

  // submodule rv_core_rf_rf_28_readBeforeLaterWrites_1
  assign rv_core_rf_rf_28_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_28_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_29_readBeforeLaterWrites_0
  assign rv_core_rf_rf_29_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_29_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_29_port_0$whas ;

  // submodule rv_core_rf_rf_29_readBeforeLaterWrites_1
  assign rv_core_rf_rf_29_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_29_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_2_readBeforeLaterWrites_0
  assign rv_core_rf_rf_2_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_2_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_2_port_0$whas ;

  // submodule rv_core_rf_rf_2_readBeforeLaterWrites_1
  assign rv_core_rf_rf_2_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_2_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_30_readBeforeLaterWrites_0
  assign rv_core_rf_rf_30_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_30_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_30_port_0$whas ;

  // submodule rv_core_rf_rf_30_readBeforeLaterWrites_1
  assign rv_core_rf_rf_30_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_30_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_31_readBeforeLaterWrites_0
  assign rv_core_rf_rf_31_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_31_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_31_port_0$whas ;

  // submodule rv_core_rf_rf_31_readBeforeLaterWrites_1
  assign rv_core_rf_rf_31_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_31_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_3_readBeforeLaterWrites_0
  assign rv_core_rf_rf_3_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_3_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_3_port_0$whas ;

  // submodule rv_core_rf_rf_3_readBeforeLaterWrites_1
  assign rv_core_rf_rf_3_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_3_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_4_readBeforeLaterWrites_0
  assign rv_core_rf_rf_4_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_4_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_4_port_0$whas ;

  // submodule rv_core_rf_rf_4_readBeforeLaterWrites_1
  assign rv_core_rf_rf_4_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_4_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_5_readBeforeLaterWrites_0
  assign rv_core_rf_rf_5_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_5_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_5_port_0$whas ;

  // submodule rv_core_rf_rf_5_readBeforeLaterWrites_1
  assign rv_core_rf_rf_5_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_5_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_6_readBeforeLaterWrites_0
  assign rv_core_rf_rf_6_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_6_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_6_port_0$whas ;

  // submodule rv_core_rf_rf_6_readBeforeLaterWrites_1
  assign rv_core_rf_rf_6_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_6_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_7_readBeforeLaterWrites_0
  assign rv_core_rf_rf_7_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_7_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_7_port_0$whas ;

  // submodule rv_core_rf_rf_7_readBeforeLaterWrites_1
  assign rv_core_rf_rf_7_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_7_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_8_readBeforeLaterWrites_0
  assign rv_core_rf_rf_8_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_8_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_8_port_0$whas ;

  // submodule rv_core_rf_rf_8_readBeforeLaterWrites_1
  assign rv_core_rf_rf_8_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_8_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_rf_rf_9_readBeforeLaterWrites_0
  assign rv_core_rf_rf_9_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_rf_rf_9_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_9_port_0$whas ;

  // submodule rv_core_rf_rf_9_readBeforeLaterWrites_1
  assign rv_core_rf_rf_9_readBeforeLaterWrites_1$D_IN = 1'b0 ;
  assign rv_core_rf_rf_9_readBeforeLaterWrites_1$EN = 1'b0 ;

  // submodule rv_core_scoreboard_scores_0_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_0_readBeforeLaterWrites_0$EN =
	     rv_core_scoreboard_scores_0_port_0$whas ;

  // submodule rv_core_scoreboard_scores_0_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_0_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_0_port_1$whas ;

  // submodule rv_core_scoreboard_scores_10_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_10_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_10_port_0$whas ;

  // submodule rv_core_scoreboard_scores_10_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_10_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_10_port_1$whas ;

  // submodule rv_core_scoreboard_scores_11_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_11_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_11_port_0$whas ;

  // submodule rv_core_scoreboard_scores_11_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_11_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_11_port_1$whas ;

  // submodule rv_core_scoreboard_scores_12_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_12_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_12_port_0$whas ;

  // submodule rv_core_scoreboard_scores_12_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_12_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_12_port_1$whas ;

  // submodule rv_core_scoreboard_scores_13_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_13_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_13_port_0$whas ;

  // submodule rv_core_scoreboard_scores_13_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_13_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_13_port_1$whas ;

  // submodule rv_core_scoreboard_scores_14_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_14_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_14_port_0$whas ;

  // submodule rv_core_scoreboard_scores_14_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_14_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_14_port_1$whas ;

  // submodule rv_core_scoreboard_scores_15_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_15_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_15_port_0$whas ;

  // submodule rv_core_scoreboard_scores_15_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_15_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_15_port_1$whas ;

  // submodule rv_core_scoreboard_scores_16_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_16_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_16_port_0$whas ;

  // submodule rv_core_scoreboard_scores_16_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_16_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_16_port_1$whas ;

  // submodule rv_core_scoreboard_scores_17_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_17_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_17_port_0$whas ;

  // submodule rv_core_scoreboard_scores_17_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_17_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_17_port_1$whas ;

  // submodule rv_core_scoreboard_scores_18_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_18_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_18_port_0$whas ;

  // submodule rv_core_scoreboard_scores_18_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_18_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_18_port_1$whas ;

  // submodule rv_core_scoreboard_scores_19_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_19_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_19_port_0$whas ;

  // submodule rv_core_scoreboard_scores_19_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_19_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_19_port_1$whas ;

  // submodule rv_core_scoreboard_scores_1_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_1_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_1_port_0$whas ;

  // submodule rv_core_scoreboard_scores_1_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_1_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_1_port_1$whas ;

  // submodule rv_core_scoreboard_scores_20_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_20_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_20_port_0$whas ;

  // submodule rv_core_scoreboard_scores_20_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_20_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_20_port_1$whas ;

  // submodule rv_core_scoreboard_scores_21_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_21_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_21_port_0$whas ;

  // submodule rv_core_scoreboard_scores_21_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_21_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_21_port_1$whas ;

  // submodule rv_core_scoreboard_scores_22_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_22_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_22_port_0$whas ;

  // submodule rv_core_scoreboard_scores_22_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_22_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_22_port_1$whas ;

  // submodule rv_core_scoreboard_scores_23_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_23_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_23_port_0$whas ;

  // submodule rv_core_scoreboard_scores_23_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_23_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_23_port_1$whas ;

  // submodule rv_core_scoreboard_scores_24_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_24_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_24_port_0$whas ;

  // submodule rv_core_scoreboard_scores_24_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_24_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_24_port_1$whas ;

  // submodule rv_core_scoreboard_scores_25_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_25_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_25_port_0$whas ;

  // submodule rv_core_scoreboard_scores_25_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_25_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_25_port_1$whas ;

  // submodule rv_core_scoreboard_scores_26_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_26_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_26_port_0$whas ;

  // submodule rv_core_scoreboard_scores_26_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_26_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_26_port_1$whas ;

  // submodule rv_core_scoreboard_scores_27_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_27_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_27_port_0$whas ;

  // submodule rv_core_scoreboard_scores_27_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_27_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_27_port_1$whas ;

  // submodule rv_core_scoreboard_scores_28_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_28_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_28_port_0$whas ;

  // submodule rv_core_scoreboard_scores_28_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_28_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_28_port_1$whas ;

  // submodule rv_core_scoreboard_scores_29_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_29_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_29_port_0$whas ;

  // submodule rv_core_scoreboard_scores_29_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_29_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_29_port_1$whas ;

  // submodule rv_core_scoreboard_scores_2_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_2_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_2_port_0$whas ;

  // submodule rv_core_scoreboard_scores_2_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_2_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_2_port_1$whas ;

  // submodule rv_core_scoreboard_scores_30_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_30_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_30_port_0$whas ;

  // submodule rv_core_scoreboard_scores_30_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_30_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_30_port_1$whas ;

  // submodule rv_core_scoreboard_scores_31_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_31_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_31_port_0$whas ;

  // submodule rv_core_scoreboard_scores_31_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_31_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_31_port_1$whas ;

  // submodule rv_core_scoreboard_scores_3_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_3_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_3_port_0$whas ;

  // submodule rv_core_scoreboard_scores_3_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_3_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_3_port_1$whas ;

  // submodule rv_core_scoreboard_scores_4_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_4_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_4_port_0$whas ;

  // submodule rv_core_scoreboard_scores_4_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_4_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_4_port_1$whas ;

  // submodule rv_core_scoreboard_scores_5_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_5_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_5_port_0$whas ;

  // submodule rv_core_scoreboard_scores_5_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_5_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_5_port_1$whas ;

  // submodule rv_core_scoreboard_scores_6_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_6_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_6_port_0$whas ;

  // submodule rv_core_scoreboard_scores_6_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_6_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_6_port_1$whas ;

  // submodule rv_core_scoreboard_scores_7_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_7_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_7_port_0$whas ;

  // submodule rv_core_scoreboard_scores_7_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_7_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_7_port_1$whas ;

  // submodule rv_core_scoreboard_scores_8_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_8_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_8_port_0$whas ;

  // submodule rv_core_scoreboard_scores_8_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_8_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_8_port_1$whas ;

  // submodule rv_core_scoreboard_scores_9_readBeforeLaterWrites_0
  assign rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_9_readBeforeLaterWrites_0$EN =
	     rv_core_rf_rf_9_port_0$whas ;

  // submodule rv_core_scoreboard_scores_9_readBeforeLaterWrites_1
  assign rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$D_IN = 1'd1 ;
  assign rv_core_scoreboard_scores_9_readBeforeLaterWrites_1$EN =
	     rv_core_scoreboard_scores_9_port_1$whas ;

  // submodule rv_core_toDmem
  assign rv_core_toDmem$D_IN =
	     { req_byte_en__h58617,
	       x__h58750,
	       rv_core_fromDecode$D_OUT[31:0] } ;
  assign rv_core_toDmem$ENQ =
	     WILL_FIRE_RL_rv_core_execute &&
	     rv_core_fromDecode_first__98_BIT_104_99_EQ_IF__ETC___d1003 &&
	     rv_core_fromDecode$D_OUT[103] &&
	     !rv_core_fromDecode$D_OUT[70] &&
	     rv_core_fromDecode$D_OUT[68:67] == 2'b0 ;
  assign rv_core_toDmem$DEQ = WILL_FIRE_RL_requestD ;
  assign rv_core_toDmem$CLR = 1'b0 ;

  // submodule rv_core_toImem
  assign rv_core_toImem$D_IN = { 4'd0, newpc__h39281, 32'd0 } ;
  assign rv_core_toImem$ENQ = rv_core_pc_port_1$whas ;
  assign rv_core_toImem$DEQ = bram_serverAdapterB_writeWithResp$whas ;
  assign rv_core_toImem$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_rv_core_fromDecode_first__98_BIT_99_025_AND_ETC___d1060 =
	     (rv_core_fromDecode$D_OUT[99] &&
	      rv_core_fromDecode$D_OUT[98:96] == 3'd2) ?
	       { {19{x__h58954[12]}}, x__h58954 } :
	       ((rv_core_fromDecode$D_OUT[99] &&
		 rv_core_fromDecode$D_OUT[98:96] == 3'd3) ?
		  { rv_core_fromDecode$D_OUT[95:76], 12'b0 } :
		  ((rv_core_fromDecode$D_OUT[99] &&
		    rv_core_fromDecode$D_OUT[98:96] == 3'd4) ?
		     { {11{x__h59117[20]}}, x__h59117 } :
		     32'd0)) ;
  assign NOT_rv_core_rf_rf_0_readBeforeLaterWrites_0_re_ETC___d1195 =
	     !rv_core_rf_rf_0_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_10_readBeforeLaterWrites_0_r_ETC___d1225 =
	     !rv_core_rf_rf_10_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_11_readBeforeLaterWrites_0_r_ETC___d1228 =
	     !rv_core_rf_rf_11_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_12_readBeforeLaterWrites_0_r_ETC___d1231 =
	     !rv_core_rf_rf_12_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_13_readBeforeLaterWrites_0_r_ETC___d1234 =
	     !rv_core_rf_rf_13_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_14_readBeforeLaterWrites_0_r_ETC___d1237 =
	     !rv_core_rf_rf_14_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_15_readBeforeLaterWrites_0_r_ETC___d1240 =
	     !rv_core_rf_rf_15_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_16_readBeforeLaterWrites_0_r_ETC___d1243 =
	     !rv_core_rf_rf_16_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_17_readBeforeLaterWrites_0_r_ETC___d1246 =
	     !rv_core_rf_rf_17_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_18_readBeforeLaterWrites_0_r_ETC___d1249 =
	     !rv_core_rf_rf_18_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_19_readBeforeLaterWrites_0_r_ETC___d1252 =
	     !rv_core_rf_rf_19_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_1_readBeforeLaterWrites_0_re_ETC___d1198 =
	     !rv_core_rf_rf_1_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_20_readBeforeLaterWrites_0_r_ETC___d1255 =
	     !rv_core_rf_rf_20_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_21_readBeforeLaterWrites_0_r_ETC___d1258 =
	     !rv_core_rf_rf_21_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_22_readBeforeLaterWrites_0_r_ETC___d1261 =
	     !rv_core_rf_rf_22_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_23_readBeforeLaterWrites_0_r_ETC___d1264 =
	     !rv_core_rf_rf_23_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_24_readBeforeLaterWrites_0_r_ETC___d1267 =
	     !rv_core_rf_rf_24_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_25_readBeforeLaterWrites_0_r_ETC___d1270 =
	     !rv_core_rf_rf_25_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_26_readBeforeLaterWrites_0_r_ETC___d1273 =
	     !rv_core_rf_rf_26_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_27_readBeforeLaterWrites_0_r_ETC___d1276 =
	     !rv_core_rf_rf_27_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_28_readBeforeLaterWrites_0_r_ETC___d1279 =
	     !rv_core_rf_rf_28_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_29_readBeforeLaterWrites_0_r_ETC___d1282 =
	     !rv_core_rf_rf_29_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_2_readBeforeLaterWrites_0_re_ETC___d1201 =
	     !rv_core_rf_rf_2_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_30_readBeforeLaterWrites_0_r_ETC___d1285 =
	     !rv_core_rf_rf_30_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_31_readBeforeLaterWrites_0_r_ETC___d1288 =
	     !rv_core_rf_rf_31_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_3_readBeforeLaterWrites_0_re_ETC___d1204 =
	     !rv_core_rf_rf_3_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_4_readBeforeLaterWrites_0_re_ETC___d1207 =
	     !rv_core_rf_rf_4_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_5_readBeforeLaterWrites_0_re_ETC___d1210 =
	     !rv_core_rf_rf_5_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_6_readBeforeLaterWrites_0_re_ETC___d1213 =
	     !rv_core_rf_rf_6_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_7_readBeforeLaterWrites_0_re_ETC___d1216 =
	     !rv_core_rf_rf_7_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_8_readBeforeLaterWrites_0_re_ETC___d1219 =
	     !rv_core_rf_rf_8_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign NOT_rv_core_rf_rf_9_readBeforeLaterWrites_0_re_ETC___d1222 =
	     !rv_core_rf_rf_9_readBeforeLaterWrites_0$Q_OUT ||
	     rv_core_fromExecute$D_OUT[6] ||
	     rv_core_fromExecute$D_OUT[4:3] != 2'b0 ||
	     CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 ;
  assign SEL_ARR_IF_rv_core_scoreboard_scores_0_readBef_ETC___d698 =
	     score1__h39865 == 2'd0 && score2__h39866 == 2'd0 &&
	     (rv_core_fromImem$D_OUT[6:2] == 5'b01101 ||
	      rv_core_fromImem$D_OUT[6:2] == 5'b11011 ||
	      rv_core_fromImem$D_OUT[6:2] == 5'b0 ||
	      rv_core_fromImem$D_OUT[6:2] == 5'b01100 ||
	      rv_core_fromImem$D_OUT[6:2] == 5'b11001 ||
	      rv_core_fromImem$D_OUT[6:2] == 5'b00100 ||
	      rv_core_fromImem$D_OUT[6:2] == 5'b00101) ;
  assign _theResult___fst__h59359 =
	     (rv_core_fromDecode$D_OUT[66] && rv_core_fromDecode$D_OUT[67]) ?
	       nextPC__h59362 :
	       _theResult___fst__h59425 ;
  assign _theResult___fst__h59425 =
	     (rv_core_fromDecode$D_OUT[66] && !rv_core_fromDecode$D_OUT[67]) ?
	       nextPC__h59428 :
	       _theResult___fst__h59445 ;
  assign _theResult___fst__h59445 =
	     IF_rv_core_fromDecode_first__98_BITS_78_TO_76__ETC___d1087 ?
	       nextPC__h59362 :
	       incPC__h59262 ;
  assign ab__h1432 = { rv_core_toDmem$D_OUT[67:64] != 4'd0, 1'd1 } ;
  assign ab__h2780 = { rv_core_toImem$D_OUT[67:64] != 4'd0, 1'd1 } ;
  assign alu_src2__h59989 =
	     rv_core_fromDecode$D_OUT[69] ?
	       rv_core_fromDecode$D_OUT[31:0] :
	       imm__h58508 ;
  assign bram_serverAdapterA_cnt_6_PLUS_IF_bram_serverA_ETC___d32 =
	     bram_serverAdapterA_cnt +
	     (bram_serverAdapterA_cnt_1$whas ? 3'd1 : 3'd0) +
	     (bram_serverAdapterA_outData_deqCalled$whas ? 3'd7 : 3'd0) ;
  assign bram_serverAdapterB_cnt_5_PLUS_IF_bram_serverA_ETC___d91 =
	     bram_serverAdapterB_cnt +
	     (bram_serverAdapterB_cnt_1$whas ? 3'd1 : 3'd0) +
	     (bram_serverAdapterB_outData_deqCalled$whas ? 3'd7 : 3'd0) ;
  assign data__h58513 =
	     (rv_core_fromDecode$D_OUT[66] && rv_core_fromDecode$D_OUT[69]) ?
	       imm__h58508 :
	       ((rv_core_fromDecode$D_OUT[66] &&
		 !rv_core_fromDecode$D_OUT[69]) ?
		  nextPC__h59362 :
		  rd_val__h59992) ;
  assign execute_bookkeeping_isUnsigned__h59809 =
	     !rv_core_fromDecode$D_OUT[70] &&
	     rv_core_fromDecode$D_OUT[68:67] == 2'b0 &&
	     rv_core_fromDecode$D_OUT[78] ;
  assign execute_bookkeeping_newrd__h59810 =
	     (!rv_core_fromDecode$D_OUT[70] &&
	      rv_core_fromDecode$D_OUT[68:67] == 2'b0) ?
	       rv_core_fromDecode$D_OUT[31:0] :
	       ((rv_core_fromDecode$D_OUT[70:68] == 3'b110) ?
		  incPC__h59262 :
		  data__h58513) ;
  assign fetch_bookkeeping_epoch__h39639 =
	     rv_core_pc_port_0$whas ?
	       rv_core_epoch_port_0$wget :
	       rv_core_epoch_register ;
  assign imm__h58508 =
	     (rv_core_fromDecode$D_OUT[99] &&
	      rv_core_fromDecode$D_OUT[98:96] == 3'd0) ?
	       { {20{rv_core_fromDecodeD_OUT_BITS_95_TO_84__q4[11]}},
		 rv_core_fromDecodeD_OUT_BITS_95_TO_84__q4 } :
	       ((rv_core_fromDecode$D_OUT[99] &&
		 rv_core_fromDecode$D_OUT[98:96] == 3'd1) ?
		  { {20{x__h58884[11]}}, x__h58884 } :
		  IF_rv_core_fromDecode_first__98_BIT_99_025_AND_ETC___d1060) ;
  assign incPC__h59262 = rv_core_fromDecode$D_OUT[168:137] + 32'd4 ;
  assign mem_data0451_BITS_15_TO_0__q3 = mem_data__h60451[15:0] ;
  assign mem_data0451_BITS_7_TO_0__q2 = mem_data__h60451[7:0] ;
  assign mem_data__h60451 = rv_core_fromDmem$D_OUT[31:0] >> x__h60502 ;
  assign n__read__h41888 =
	     rv_core_scoreboard_scores_0_port_0$whas ?
	       rv_core_scoreboard_scores_0_port_0$wget :
	       rv_core_scoreboard_scores_0_register ;
  assign n__read__h41890 =
	     rv_core_rf_rf_1_port_0$whas ?
	       rv_core_scoreboard_scores_1_port_0$wget :
	       rv_core_scoreboard_scores_1_register ;
  assign n__read__h41892 =
	     rv_core_rf_rf_2_port_0$whas ?
	       rv_core_scoreboard_scores_2_port_0$wget :
	       rv_core_scoreboard_scores_2_register ;
  assign n__read__h41894 =
	     rv_core_rf_rf_3_port_0$whas ?
	       rv_core_scoreboard_scores_3_port_0$wget :
	       rv_core_scoreboard_scores_3_register ;
  assign n__read__h41896 =
	     rv_core_rf_rf_4_port_0$whas ?
	       rv_core_scoreboard_scores_4_port_0$wget :
	       rv_core_scoreboard_scores_4_register ;
  assign n__read__h41898 =
	     rv_core_rf_rf_5_port_0$whas ?
	       rv_core_scoreboard_scores_5_port_0$wget :
	       rv_core_scoreboard_scores_5_register ;
  assign n__read__h41900 =
	     rv_core_rf_rf_6_port_0$whas ?
	       rv_core_scoreboard_scores_6_port_0$wget :
	       rv_core_scoreboard_scores_6_register ;
  assign n__read__h41902 =
	     rv_core_rf_rf_7_port_0$whas ?
	       rv_core_scoreboard_scores_7_port_0$wget :
	       rv_core_scoreboard_scores_7_register ;
  assign n__read__h41904 =
	     rv_core_rf_rf_8_port_0$whas ?
	       rv_core_scoreboard_scores_8_port_0$wget :
	       rv_core_scoreboard_scores_8_register ;
  assign n__read__h41906 =
	     rv_core_rf_rf_9_port_0$whas ?
	       rv_core_scoreboard_scores_9_port_0$wget :
	       rv_core_scoreboard_scores_9_register ;
  assign n__read__h41908 =
	     rv_core_rf_rf_10_port_0$whas ?
	       rv_core_scoreboard_scores_10_port_0$wget :
	       rv_core_scoreboard_scores_10_register ;
  assign n__read__h41910 =
	     rv_core_rf_rf_11_port_0$whas ?
	       rv_core_scoreboard_scores_11_port_0$wget :
	       rv_core_scoreboard_scores_11_register ;
  assign n__read__h41912 =
	     rv_core_rf_rf_12_port_0$whas ?
	       rv_core_scoreboard_scores_12_port_0$wget :
	       rv_core_scoreboard_scores_12_register ;
  assign n__read__h41914 =
	     rv_core_rf_rf_13_port_0$whas ?
	       rv_core_scoreboard_scores_13_port_0$wget :
	       rv_core_scoreboard_scores_13_register ;
  assign n__read__h41916 =
	     rv_core_rf_rf_14_port_0$whas ?
	       rv_core_scoreboard_scores_14_port_0$wget :
	       rv_core_scoreboard_scores_14_register ;
  assign n__read__h41918 =
	     rv_core_rf_rf_15_port_0$whas ?
	       rv_core_scoreboard_scores_15_port_0$wget :
	       rv_core_scoreboard_scores_15_register ;
  assign n__read__h41920 =
	     rv_core_rf_rf_16_port_0$whas ?
	       rv_core_scoreboard_scores_16_port_0$wget :
	       rv_core_scoreboard_scores_16_register ;
  assign n__read__h41922 =
	     rv_core_rf_rf_17_port_0$whas ?
	       rv_core_scoreboard_scores_17_port_0$wget :
	       rv_core_scoreboard_scores_17_register ;
  assign n__read__h41924 =
	     rv_core_rf_rf_18_port_0$whas ?
	       rv_core_scoreboard_scores_18_port_0$wget :
	       rv_core_scoreboard_scores_18_register ;
  assign n__read__h41926 =
	     rv_core_rf_rf_19_port_0$whas ?
	       rv_core_scoreboard_scores_19_port_0$wget :
	       rv_core_scoreboard_scores_19_register ;
  assign n__read__h41928 =
	     rv_core_rf_rf_20_port_0$whas ?
	       rv_core_scoreboard_scores_20_port_0$wget :
	       rv_core_scoreboard_scores_20_register ;
  assign n__read__h41930 =
	     rv_core_rf_rf_21_port_0$whas ?
	       rv_core_scoreboard_scores_21_port_0$wget :
	       rv_core_scoreboard_scores_21_register ;
  assign n__read__h41932 =
	     rv_core_rf_rf_22_port_0$whas ?
	       rv_core_scoreboard_scores_22_port_0$wget :
	       rv_core_scoreboard_scores_22_register ;
  assign n__read__h41934 =
	     rv_core_rf_rf_23_port_0$whas ?
	       rv_core_scoreboard_scores_23_port_0$wget :
	       rv_core_scoreboard_scores_23_register ;
  assign n__read__h41936 =
	     rv_core_rf_rf_24_port_0$whas ?
	       rv_core_scoreboard_scores_24_port_0$wget :
	       rv_core_scoreboard_scores_24_register ;
  assign n__read__h41938 =
	     rv_core_rf_rf_25_port_0$whas ?
	       rv_core_scoreboard_scores_25_port_0$wget :
	       rv_core_scoreboard_scores_25_register ;
  assign n__read__h41940 =
	     rv_core_rf_rf_26_port_0$whas ?
	       rv_core_scoreboard_scores_26_port_0$wget :
	       rv_core_scoreboard_scores_26_register ;
  assign n__read__h41942 =
	     rv_core_rf_rf_27_port_0$whas ?
	       rv_core_scoreboard_scores_27_port_0$wget :
	       rv_core_scoreboard_scores_27_register ;
  assign n__read__h41944 =
	     rv_core_rf_rf_28_port_0$whas ?
	       rv_core_scoreboard_scores_28_port_0$wget :
	       rv_core_scoreboard_scores_28_register ;
  assign n__read__h41946 =
	     rv_core_rf_rf_29_port_0$whas ?
	       rv_core_scoreboard_scores_29_port_0$wget :
	       rv_core_scoreboard_scores_29_register ;
  assign n__read__h41948 =
	     rv_core_rf_rf_30_port_0$whas ?
	       rv_core_scoreboard_scores_30_port_0$wget :
	       rv_core_scoreboard_scores_30_register ;
  assign n__read__h41950 =
	     rv_core_rf_rf_31_port_0$whas ?
	       rv_core_scoreboard_scores_31_port_0$wget :
	       rv_core_scoreboard_scores_31_register ;
  assign n__read__h53415 =
	     rv_core_rf_rf_1_port_0$whas ?
	       rv_core_rf_rf_1_port_0$wget :
	       rv_core_rf_rf_1_register ;
  assign n__read__h53417 =
	     rv_core_rf_rf_2_port_0$whas ?
	       rv_core_rf_rf_2_port_0$wget :
	       rv_core_rf_rf_2_register ;
  assign n__read__h53419 =
	     rv_core_rf_rf_3_port_0$whas ?
	       rv_core_rf_rf_3_port_0$wget :
	       rv_core_rf_rf_3_register ;
  assign n__read__h53421 =
	     rv_core_rf_rf_4_port_0$whas ?
	       rv_core_rf_rf_4_port_0$wget :
	       rv_core_rf_rf_4_register ;
  assign n__read__h53423 =
	     rv_core_rf_rf_5_port_0$whas ?
	       rv_core_rf_rf_5_port_0$wget :
	       rv_core_rf_rf_5_register ;
  assign n__read__h53425 =
	     rv_core_rf_rf_6_port_0$whas ?
	       rv_core_rf_rf_6_port_0$wget :
	       rv_core_rf_rf_6_register ;
  assign n__read__h53427 =
	     rv_core_rf_rf_7_port_0$whas ?
	       rv_core_rf_rf_7_port_0$wget :
	       rv_core_rf_rf_7_register ;
  assign n__read__h53429 =
	     rv_core_rf_rf_8_port_0$whas ?
	       rv_core_rf_rf_8_port_0$wget :
	       rv_core_rf_rf_8_register ;
  assign n__read__h53431 =
	     rv_core_rf_rf_9_port_0$whas ?
	       rv_core_rf_rf_9_port_0$wget :
	       rv_core_rf_rf_9_register ;
  assign n__read__h53433 =
	     rv_core_rf_rf_10_port_0$whas ?
	       rv_core_rf_rf_10_port_0$wget :
	       rv_core_rf_rf_10_register ;
  assign n__read__h53435 =
	     rv_core_rf_rf_11_port_0$whas ?
	       rv_core_rf_rf_11_port_0$wget :
	       rv_core_rf_rf_11_register ;
  assign n__read__h53437 =
	     rv_core_rf_rf_12_port_0$whas ?
	       rv_core_rf_rf_12_port_0$wget :
	       rv_core_rf_rf_12_register ;
  assign n__read__h53439 =
	     rv_core_rf_rf_13_port_0$whas ?
	       rv_core_rf_rf_13_port_0$wget :
	       rv_core_rf_rf_13_register ;
  assign n__read__h53441 =
	     rv_core_rf_rf_14_port_0$whas ?
	       rv_core_rf_rf_14_port_0$wget :
	       rv_core_rf_rf_14_register ;
  assign n__read__h53443 =
	     rv_core_rf_rf_15_port_0$whas ?
	       rv_core_rf_rf_15_port_0$wget :
	       rv_core_rf_rf_15_register ;
  assign n__read__h53445 =
	     rv_core_rf_rf_16_port_0$whas ?
	       rv_core_rf_rf_16_port_0$wget :
	       rv_core_rf_rf_16_register ;
  assign n__read__h53447 =
	     rv_core_rf_rf_17_port_0$whas ?
	       rv_core_rf_rf_17_port_0$wget :
	       rv_core_rf_rf_17_register ;
  assign n__read__h53449 =
	     rv_core_rf_rf_18_port_0$whas ?
	       rv_core_rf_rf_18_port_0$wget :
	       rv_core_rf_rf_18_register ;
  assign n__read__h53451 =
	     rv_core_rf_rf_19_port_0$whas ?
	       rv_core_rf_rf_19_port_0$wget :
	       rv_core_rf_rf_19_register ;
  assign n__read__h53453 =
	     rv_core_rf_rf_20_port_0$whas ?
	       rv_core_rf_rf_20_port_0$wget :
	       rv_core_rf_rf_20_register ;
  assign n__read__h53455 =
	     rv_core_rf_rf_21_port_0$whas ?
	       rv_core_rf_rf_21_port_0$wget :
	       rv_core_rf_rf_21_register ;
  assign n__read__h53457 =
	     rv_core_rf_rf_22_port_0$whas ?
	       rv_core_rf_rf_22_port_0$wget :
	       rv_core_rf_rf_22_register ;
  assign n__read__h53459 =
	     rv_core_rf_rf_23_port_0$whas ?
	       rv_core_rf_rf_23_port_0$wget :
	       rv_core_rf_rf_23_register ;
  assign n__read__h53461 =
	     rv_core_rf_rf_24_port_0$whas ?
	       rv_core_rf_rf_24_port_0$wget :
	       rv_core_rf_rf_24_register ;
  assign n__read__h53463 =
	     rv_core_rf_rf_25_port_0$whas ?
	       rv_core_rf_rf_25_port_0$wget :
	       rv_core_rf_rf_25_register ;
  assign n__read__h53465 =
	     rv_core_rf_rf_26_port_0$whas ?
	       rv_core_rf_rf_26_port_0$wget :
	       rv_core_rf_rf_26_register ;
  assign n__read__h53467 =
	     rv_core_rf_rf_27_port_0$whas ?
	       rv_core_rf_rf_27_port_0$wget :
	       rv_core_rf_rf_27_register ;
  assign n__read__h53469 =
	     rv_core_rf_rf_28_port_0$whas ?
	       rv_core_rf_rf_28_port_0$wget :
	       rv_core_rf_rf_28_register ;
  assign n__read__h53471 =
	     rv_core_rf_rf_29_port_0$whas ?
	       rv_core_rf_rf_29_port_0$wget :
	       rv_core_rf_rf_29_register ;
  assign n__read__h53473 =
	     rv_core_rf_rf_30_port_0$whas ?
	       rv_core_rf_rf_30_port_0$wget :
	       rv_core_rf_rf_30_register ;
  assign n__read__h53475 =
	     rv_core_rf_rf_31_port_0$whas ?
	       rv_core_rf_rf_31_port_0$wget :
	       rv_core_rf_rf_31_register ;
  assign new_score__h46900 = old_score__h46899 + 2'd1 ;
  assign new_score__h60667 = old_score__h60666 - 2'd1 ;
  assign newpc__h39281 =
	     rv_core_pc_port_0$whas ?
	       rv_core_pc_port_0$wget :
	       rv_core_pc_register ;
  assign nextPC__h59362 = rv_core_fromDecode$D_OUT[168:137] + imm__h58508 ;
  assign nextPC__h59428 =
	     { rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1067[31:1],
	       1'd0 } ;
  assign nextPc__h59249 =
	     (rv_core_fromDecode$D_OUT[70:68] == 3'b110) ?
	       _theResult___fst__h59359 :
	       incPC__h59262 ;
  assign req_byte_en__h58617 =
	     rv_core_fromDecode$D_OUT[69] ?
	       CASE_rv_core_fromDecodeD_OUT_BITS_77_TO_76_0b_ETC__q1 :
	       4'd0 ;
  assign rv_core_fromDecodeD_OUT_BITS_63_TO_32__q5 =
	     rv_core_fromDecode$D_OUT[63:32] ;
  assign rv_core_fromDecodeD_OUT_BITS_95_TO_84__q4 =
	     rv_core_fromDecode$D_OUT[95:84] ;
  assign rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1067 =
	     rv_core_fromDecode$D_OUT[63:32] + imm__h58508 ;
  assign rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1073 =
	     rv_core_fromDecode$D_OUT[63:32] ==
	     rv_core_fromDecode$D_OUT[31:0] ;
  assign rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1077 =
	     (rv_core_fromDecode$D_OUT[63:32] ^ 32'h80000000) <
	     (rv_core_fromDecode$D_OUT[31:0] ^ 32'h80000000) ;
  assign rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1081 =
	     rv_core_fromDecode$D_OUT[63:32] <
	     rv_core_fromDecode$D_OUT[31:0] ;
  assign rv_core_fromDecode_first__98_BIT_104_99_EQ_IF__ETC___d1003 =
	     rv_core_fromDecode$D_OUT[104] == rv_core_epoch_register ;
  assign rv_core_fromFetch_first__96_BIT_0_97_EQ_IF_rv__ETC___d598 =
	     rv_core_fromFetch$D_OUT[0] == fetch_bookkeeping_epoch__h39639 ;
  assign v__h60324 =
	     (!rv_core_fromExecute$D_OUT[6] &&
	      rv_core_fromExecute$D_OUT[4:3] == 2'b0) ?
	       v__h60419 :
	       rv_core_fromExecute$D_OUT[71:40] ;
  assign x__h39522 = newpc__h39281 + 32'd4 ;
  assign x__h58325 = rv_core_epoch_register + 1'd1 ;
  assign x__h58483 =
	     rv_core_pc_readBeforeLaterWrites_0$Q_OUT ?
	       32'd0 :
	       rv_core_pc_register ;
  assign x__h58750 =
	     { rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1067[31:2],
	       2'b0 } ;
  assign x__h58884 =
	     { rv_core_fromDecode$D_OUT[95:89],
	       rv_core_fromDecode$D_OUT[75:71] } ;
  assign x__h58954 =
	     { rv_core_fromDecode$D_OUT[95],
	       rv_core_fromDecode$D_OUT[71],
	       rv_core_fromDecode$D_OUT[94:89],
	       rv_core_fromDecode$D_OUT[75:72],
	       1'b0 } ;
  assign x__h59117 =
	     { rv_core_fromDecode$D_OUT[95],
	       rv_core_fromDecode$D_OUT[83:76],
	       rv_core_fromDecode$D_OUT[84],
	       rv_core_fromDecode$D_OUT[94:85],
	       1'b0 } ;
  assign x__h59734 =
	     rv_core_pc_readBeforeLaterWrites_0$Q_OUT ?
	       nextPc__h59249 :
	       rv_core_pc_register ;
  assign x__h60145 =
	     (rv_core_fromDecode$D_OUT[63:32] ^ 32'h80000000) <
	     (alu_src2__h59989 ^ 32'h80000000) ;
  assign x__h60152 = rv_core_fromDecode$D_OUT[63:32] < alu_src2__h59989 ;
  assign x__h60502 = { rv_core_fromExecute$D_OUT[73:72], 3'b0 } ;
  assign x__h68257 =
	     bram_serverAdapterB_outDataCore$EMPTY_N ?
	       bram_serverAdapterB_outDataCore$D_OUT :
	       bram_memory$DOB ;
  assign x__h69121 =
	     bram_serverAdapterA_outDataCore$EMPTY_N ?
	       bram_serverAdapterA_outDataCore$D_OUT :
	       bram_memory$DOA ;
  always@(rv_core_fromExecute$D_OUT or
	  rv_core_scoreboard_scores_0_register or
	  rv_core_scoreboard_scores_1_register or
	  rv_core_scoreboard_scores_2_register or
	  rv_core_scoreboard_scores_3_register or
	  rv_core_scoreboard_scores_4_register or
	  rv_core_scoreboard_scores_5_register or
	  rv_core_scoreboard_scores_6_register or
	  rv_core_scoreboard_scores_7_register or
	  rv_core_scoreboard_scores_8_register or
	  rv_core_scoreboard_scores_9_register or
	  rv_core_scoreboard_scores_10_register or
	  rv_core_scoreboard_scores_11_register or
	  rv_core_scoreboard_scores_12_register or
	  rv_core_scoreboard_scores_13_register or
	  rv_core_scoreboard_scores_14_register or
	  rv_core_scoreboard_scores_15_register or
	  rv_core_scoreboard_scores_16_register or
	  rv_core_scoreboard_scores_17_register or
	  rv_core_scoreboard_scores_18_register or
	  rv_core_scoreboard_scores_19_register or
	  rv_core_scoreboard_scores_20_register or
	  rv_core_scoreboard_scores_21_register or
	  rv_core_scoreboard_scores_22_register or
	  rv_core_scoreboard_scores_23_register or
	  rv_core_scoreboard_scores_24_register or
	  rv_core_scoreboard_scores_25_register or
	  rv_core_scoreboard_scores_26_register or
	  rv_core_scoreboard_scores_27_register or
	  rv_core_scoreboard_scores_28_register or
	  rv_core_scoreboard_scores_29_register or
	  rv_core_scoreboard_scores_30_register or
	  rv_core_scoreboard_scores_31_register)
  begin
    case (rv_core_fromExecute$D_OUT[11:7])
      5'd0: old_score__h60666 = rv_core_scoreboard_scores_0_register;
      5'd1: old_score__h60666 = rv_core_scoreboard_scores_1_register;
      5'd2: old_score__h60666 = rv_core_scoreboard_scores_2_register;
      5'd3: old_score__h60666 = rv_core_scoreboard_scores_3_register;
      5'd4: old_score__h60666 = rv_core_scoreboard_scores_4_register;
      5'd5: old_score__h60666 = rv_core_scoreboard_scores_5_register;
      5'd6: old_score__h60666 = rv_core_scoreboard_scores_6_register;
      5'd7: old_score__h60666 = rv_core_scoreboard_scores_7_register;
      5'd8: old_score__h60666 = rv_core_scoreboard_scores_8_register;
      5'd9: old_score__h60666 = rv_core_scoreboard_scores_9_register;
      5'd10: old_score__h60666 = rv_core_scoreboard_scores_10_register;
      5'd11: old_score__h60666 = rv_core_scoreboard_scores_11_register;
      5'd12: old_score__h60666 = rv_core_scoreboard_scores_12_register;
      5'd13: old_score__h60666 = rv_core_scoreboard_scores_13_register;
      5'd14: old_score__h60666 = rv_core_scoreboard_scores_14_register;
      5'd15: old_score__h60666 = rv_core_scoreboard_scores_15_register;
      5'd16: old_score__h60666 = rv_core_scoreboard_scores_16_register;
      5'd17: old_score__h60666 = rv_core_scoreboard_scores_17_register;
      5'd18: old_score__h60666 = rv_core_scoreboard_scores_18_register;
      5'd19: old_score__h60666 = rv_core_scoreboard_scores_19_register;
      5'd20: old_score__h60666 = rv_core_scoreboard_scores_20_register;
      5'd21: old_score__h60666 = rv_core_scoreboard_scores_21_register;
      5'd22: old_score__h60666 = rv_core_scoreboard_scores_22_register;
      5'd23: old_score__h60666 = rv_core_scoreboard_scores_23_register;
      5'd24: old_score__h60666 = rv_core_scoreboard_scores_24_register;
      5'd25: old_score__h60666 = rv_core_scoreboard_scores_25_register;
      5'd26: old_score__h60666 = rv_core_scoreboard_scores_26_register;
      5'd27: old_score__h60666 = rv_core_scoreboard_scores_27_register;
      5'd28: old_score__h60666 = rv_core_scoreboard_scores_28_register;
      5'd29: old_score__h60666 = rv_core_scoreboard_scores_29_register;
      5'd30: old_score__h60666 = rv_core_scoreboard_scores_30_register;
      5'd31: old_score__h60666 = rv_core_scoreboard_scores_31_register;
    endcase
  end
  always@(rv_core_fromDecode$D_OUT)
  begin
    case (rv_core_fromDecode$D_OUT[77:76])
      2'b0: CASE_rv_core_fromDecodeD_OUT_BITS_77_TO_76_0b_ETC__q1 = 4'd1;
      2'b01: CASE_rv_core_fromDecodeD_OUT_BITS_77_TO_76_0b_ETC__q1 = 4'd3;
      2'b10: CASE_rv_core_fromDecodeD_OUT_BITS_77_TO_76_0b_ETC__q1 = 4'd15;
      2'd3: CASE_rv_core_fromDecodeD_OUT_BITS_77_TO_76_0b_ETC__q1 = 4'd0;
    endcase
  end
  always@(rv_core_fromExecute$D_OUT or
	  mem_data0451_BITS_7_TO_0__q2 or
	  mem_data0451_BITS_15_TO_0__q3 or mem_data__h60451)
  begin
    case (rv_core_fromExecute$D_OUT[76:74])
      3'b0:
	  v__h60419 =
	      { {24{mem_data0451_BITS_7_TO_0__q2[7]}},
		mem_data0451_BITS_7_TO_0__q2 };
      3'b001:
	  v__h60419 =
	      { {16{mem_data0451_BITS_15_TO_0__q3[15]}},
		mem_data0451_BITS_15_TO_0__q3 };
      3'b010: v__h60419 = mem_data__h60451;
      3'b100: v__h60419 = { 24'd0, mem_data__h60451[7:0] };
      3'b101: v__h60419 = { 16'd0, mem_data__h60451[15:0] };
      default: v__h60419 = rv_core_fromExecute$D_OUT[71:40];
    endcase
  end
  always@(rv_core_fromDecode$D_OUT or
	  rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1081 or
	  rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1073 or
	  rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1077)
  begin
    case (rv_core_fromDecode$D_OUT[78:76])
      3'b0:
	  IF_rv_core_fromDecode_first__98_BITS_78_TO_76__ETC___d1087 =
	      rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1073;
      3'b001:
	  IF_rv_core_fromDecode_first__98_BITS_78_TO_76__ETC___d1087 =
	      !rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1073;
      3'b100:
	  IF_rv_core_fromDecode_first__98_BITS_78_TO_76__ETC___d1087 =
	      rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1077;
      3'b101:
	  IF_rv_core_fromDecode_first__98_BITS_78_TO_76__ETC___d1087 =
	      !rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1077;
      3'b110:
	  IF_rv_core_fromDecode_first__98_BITS_78_TO_76__ETC___d1087 =
	      rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1081;
      default: IF_rv_core_fromDecode_first__98_BITS_78_TO_76__ETC___d1087 =
		   !rv_core_fromDecode_first__98_BITS_63_TO_32_066_ETC___d1081;
    endcase
  end
  always@(rv_core_fromDecode$D_OUT or
	  alu_src2__h59989 or
	  x__h60145 or x__h60152 or rv_core_fromDecodeD_OUT_BITS_63_TO_32__q5)
  begin
    case (rv_core_fromDecode$D_OUT[78:76])
      3'b0:
	  rd_val__h59992 =
	      (rv_core_fromDecode$D_OUT[69] && rv_core_fromDecode$D_OUT[94]) ?
		rv_core_fromDecode$D_OUT[63:32] - alu_src2__h59989 :
		rv_core_fromDecode$D_OUT[63:32] + alu_src2__h59989;
      3'b001:
	  rd_val__h59992 =
	      rv_core_fromDecode$D_OUT[63:32] << alu_src2__h59989[4:0];
      3'b010: rd_val__h59992 = { 31'd0, x__h60145 };
      3'b011: rd_val__h59992 = { 31'd0, x__h60152 };
      3'b100:
	  rd_val__h59992 = rv_core_fromDecode$D_OUT[63:32] ^ alu_src2__h59989;
      3'b101:
	  rd_val__h59992 =
	      rv_core_fromDecode$D_OUT[94] ?
		rv_core_fromDecode$D_OUT[63:32] >> alu_src2__h59989[4:0] |
		~(32'hFFFFFFFF >> alu_src2__h59989[4:0]) &
		{32{rv_core_fromDecodeD_OUT_BITS_63_TO_32__q5[31]}} :
		rv_core_fromDecode$D_OUT[63:32] >> alu_src2__h59989[4:0];
      3'b110:
	  rd_val__h59992 = rv_core_fromDecode$D_OUT[63:32] | alu_src2__h59989;
      3'b111:
	  rd_val__h59992 = rv_core_fromDecode$D_OUT[63:32] & alu_src2__h59989;
    endcase
  end
  always@(rv_core_fromExecute$D_OUT or rv_core_fromDmem$EMPTY_N)
  begin
    case (rv_core_fromExecute$D_OUT[76:74])
      3'b0, 3'b001, 3'b100, 3'b101:
	  CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 =
	      rv_core_fromDmem$EMPTY_N;
      default: CASE_rv_core_fromExecuteD_OUT_BITS_76_TO_74_0_ETC__q6 =
		   rv_core_fromExecute$D_OUT[76:74] != 3'b010 ||
		   rv_core_fromDmem$EMPTY_N;
    endcase
  end
  always@(rv_core_fromExecute$D_OUT or
	  NOT_rv_core_rf_rf_0_readBeforeLaterWrites_0_re_ETC___d1195 or
	  NOT_rv_core_rf_rf_1_readBeforeLaterWrites_0_re_ETC___d1198 or
	  NOT_rv_core_rf_rf_2_readBeforeLaterWrites_0_re_ETC___d1201 or
	  NOT_rv_core_rf_rf_3_readBeforeLaterWrites_0_re_ETC___d1204 or
	  NOT_rv_core_rf_rf_4_readBeforeLaterWrites_0_re_ETC___d1207 or
	  NOT_rv_core_rf_rf_5_readBeforeLaterWrites_0_re_ETC___d1210 or
	  NOT_rv_core_rf_rf_6_readBeforeLaterWrites_0_re_ETC___d1213 or
	  NOT_rv_core_rf_rf_7_readBeforeLaterWrites_0_re_ETC___d1216 or
	  NOT_rv_core_rf_rf_8_readBeforeLaterWrites_0_re_ETC___d1219 or
	  NOT_rv_core_rf_rf_9_readBeforeLaterWrites_0_re_ETC___d1222 or
	  NOT_rv_core_rf_rf_10_readBeforeLaterWrites_0_r_ETC___d1225 or
	  NOT_rv_core_rf_rf_11_readBeforeLaterWrites_0_r_ETC___d1228 or
	  NOT_rv_core_rf_rf_12_readBeforeLaterWrites_0_r_ETC___d1231 or
	  NOT_rv_core_rf_rf_13_readBeforeLaterWrites_0_r_ETC___d1234 or
	  NOT_rv_core_rf_rf_14_readBeforeLaterWrites_0_r_ETC___d1237 or
	  NOT_rv_core_rf_rf_15_readBeforeLaterWrites_0_r_ETC___d1240 or
	  NOT_rv_core_rf_rf_16_readBeforeLaterWrites_0_r_ETC___d1243 or
	  NOT_rv_core_rf_rf_17_readBeforeLaterWrites_0_r_ETC___d1246 or
	  NOT_rv_core_rf_rf_18_readBeforeLaterWrites_0_r_ETC___d1249 or
	  NOT_rv_core_rf_rf_19_readBeforeLaterWrites_0_r_ETC___d1252 or
	  NOT_rv_core_rf_rf_20_readBeforeLaterWrites_0_r_ETC___d1255 or
	  NOT_rv_core_rf_rf_21_readBeforeLaterWrites_0_r_ETC___d1258 or
	  NOT_rv_core_rf_rf_22_readBeforeLaterWrites_0_r_ETC___d1261 or
	  NOT_rv_core_rf_rf_23_readBeforeLaterWrites_0_r_ETC___d1264 or
	  NOT_rv_core_rf_rf_24_readBeforeLaterWrites_0_r_ETC___d1267 or
	  NOT_rv_core_rf_rf_25_readBeforeLaterWrites_0_r_ETC___d1270 or
	  NOT_rv_core_rf_rf_26_readBeforeLaterWrites_0_r_ETC___d1273 or
	  NOT_rv_core_rf_rf_27_readBeforeLaterWrites_0_r_ETC___d1276 or
	  NOT_rv_core_rf_rf_28_readBeforeLaterWrites_0_r_ETC___d1279 or
	  NOT_rv_core_rf_rf_29_readBeforeLaterWrites_0_r_ETC___d1282 or
	  NOT_rv_core_rf_rf_30_readBeforeLaterWrites_0_r_ETC___d1285 or
	  NOT_rv_core_rf_rf_31_readBeforeLaterWrites_0_r_ETC___d1288)
  begin
    case (rv_core_fromExecute$D_OUT[11:7])
      5'd0:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_0_readBeforeLaterWrites_0_re_ETC___d1195;
      5'd1:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_1_readBeforeLaterWrites_0_re_ETC___d1198;
      5'd2:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_2_readBeforeLaterWrites_0_re_ETC___d1201;
      5'd3:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_3_readBeforeLaterWrites_0_re_ETC___d1204;
      5'd4:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_4_readBeforeLaterWrites_0_re_ETC___d1207;
      5'd5:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_5_readBeforeLaterWrites_0_re_ETC___d1210;
      5'd6:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_6_readBeforeLaterWrites_0_re_ETC___d1213;
      5'd7:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_7_readBeforeLaterWrites_0_re_ETC___d1216;
      5'd8:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_8_readBeforeLaterWrites_0_re_ETC___d1219;
      5'd9:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_9_readBeforeLaterWrites_0_re_ETC___d1222;
      5'd10:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_10_readBeforeLaterWrites_0_r_ETC___d1225;
      5'd11:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_11_readBeforeLaterWrites_0_r_ETC___d1228;
      5'd12:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_12_readBeforeLaterWrites_0_r_ETC___d1231;
      5'd13:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_13_readBeforeLaterWrites_0_r_ETC___d1234;
      5'd14:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_14_readBeforeLaterWrites_0_r_ETC___d1237;
      5'd15:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_15_readBeforeLaterWrites_0_r_ETC___d1240;
      5'd16:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_16_readBeforeLaterWrites_0_r_ETC___d1243;
      5'd17:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_17_readBeforeLaterWrites_0_r_ETC___d1246;
      5'd18:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_18_readBeforeLaterWrites_0_r_ETC___d1249;
      5'd19:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_19_readBeforeLaterWrites_0_r_ETC___d1252;
      5'd20:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_20_readBeforeLaterWrites_0_r_ETC___d1255;
      5'd21:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_21_readBeforeLaterWrites_0_r_ETC___d1258;
      5'd22:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_22_readBeforeLaterWrites_0_r_ETC___d1261;
      5'd23:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_23_readBeforeLaterWrites_0_r_ETC___d1264;
      5'd24:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_24_readBeforeLaterWrites_0_r_ETC___d1267;
      5'd25:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_25_readBeforeLaterWrites_0_r_ETC___d1270;
      5'd26:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_26_readBeforeLaterWrites_0_r_ETC___d1273;
      5'd27:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_27_readBeforeLaterWrites_0_r_ETC___d1276;
      5'd28:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_28_readBeforeLaterWrites_0_r_ETC___d1279;
      5'd29:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_29_readBeforeLaterWrites_0_r_ETC___d1282;
      5'd30:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_30_readBeforeLaterWrites_0_r_ETC___d1285;
      5'd31:
	  CASE_rv_core_fromExecute_first__167_BITS_11_TO_ETC___d1289 =
	      NOT_rv_core_rf_rf_31_readBeforeLaterWrites_0_r_ETC___d1288;
    endcase
  end
  always@(rv_core_fromImem$D_OUT or
	  rv_core_rf_rf_0_register or
	  n__read__h53415 or
	  n__read__h53417 or
	  n__read__h53419 or
	  n__read__h53421 or
	  n__read__h53423 or
	  n__read__h53425 or
	  n__read__h53427 or
	  n__read__h53429 or
	  n__read__h53431 or
	  n__read__h53433 or
	  n__read__h53435 or
	  n__read__h53437 or
	  n__read__h53439 or
	  n__read__h53441 or
	  n__read__h53443 or
	  n__read__h53445 or
	  n__read__h53447 or
	  n__read__h53449 or
	  n__read__h53451 or
	  n__read__h53453 or
	  n__read__h53455 or
	  n__read__h53457 or
	  n__read__h53459 or
	  n__read__h53461 or
	  n__read__h53463 or
	  n__read__h53465 or
	  n__read__h53467 or
	  n__read__h53469 or
	  n__read__h53471 or n__read__h53473 or n__read__h53475)
  begin
    case (rv_core_fromImem$D_OUT[19:15])
      5'd0: x__h51426 = rv_core_rf_rf_0_register;
      5'd1: x__h51426 = n__read__h53415;
      5'd2: x__h51426 = n__read__h53417;
      5'd3: x__h51426 = n__read__h53419;
      5'd4: x__h51426 = n__read__h53421;
      5'd5: x__h51426 = n__read__h53423;
      5'd6: x__h51426 = n__read__h53425;
      5'd7: x__h51426 = n__read__h53427;
      5'd8: x__h51426 = n__read__h53429;
      5'd9: x__h51426 = n__read__h53431;
      5'd10: x__h51426 = n__read__h53433;
      5'd11: x__h51426 = n__read__h53435;
      5'd12: x__h51426 = n__read__h53437;
      5'd13: x__h51426 = n__read__h53439;
      5'd14: x__h51426 = n__read__h53441;
      5'd15: x__h51426 = n__read__h53443;
      5'd16: x__h51426 = n__read__h53445;
      5'd17: x__h51426 = n__read__h53447;
      5'd18: x__h51426 = n__read__h53449;
      5'd19: x__h51426 = n__read__h53451;
      5'd20: x__h51426 = n__read__h53453;
      5'd21: x__h51426 = n__read__h53455;
      5'd22: x__h51426 = n__read__h53457;
      5'd23: x__h51426 = n__read__h53459;
      5'd24: x__h51426 = n__read__h53461;
      5'd25: x__h51426 = n__read__h53463;
      5'd26: x__h51426 = n__read__h53465;
      5'd27: x__h51426 = n__read__h53467;
      5'd28: x__h51426 = n__read__h53469;
      5'd29: x__h51426 = n__read__h53471;
      5'd30: x__h51426 = n__read__h53473;
      5'd31: x__h51426 = n__read__h53475;
    endcase
  end
  always@(rv_core_fromImem$D_OUT or
	  rv_core_rf_rf_0_register or
	  n__read__h53415 or
	  n__read__h53417 or
	  n__read__h53419 or
	  n__read__h53421 or
	  n__read__h53423 or
	  n__read__h53425 or
	  n__read__h53427 or
	  n__read__h53429 or
	  n__read__h53431 or
	  n__read__h53433 or
	  n__read__h53435 or
	  n__read__h53437 or
	  n__read__h53439 or
	  n__read__h53441 or
	  n__read__h53443 or
	  n__read__h53445 or
	  n__read__h53447 or
	  n__read__h53449 or
	  n__read__h53451 or
	  n__read__h53453 or
	  n__read__h53455 or
	  n__read__h53457 or
	  n__read__h53459 or
	  n__read__h53461 or
	  n__read__h53463 or
	  n__read__h53465 or
	  n__read__h53467 or
	  n__read__h53469 or
	  n__read__h53471 or n__read__h53473 or n__read__h53475)
  begin
    case (rv_core_fromImem$D_OUT[24:20])
      5'd0: x__h57989 = rv_core_rf_rf_0_register;
      5'd1: x__h57989 = n__read__h53415;
      5'd2: x__h57989 = n__read__h53417;
      5'd3: x__h57989 = n__read__h53419;
      5'd4: x__h57989 = n__read__h53421;
      5'd5: x__h57989 = n__read__h53423;
      5'd6: x__h57989 = n__read__h53425;
      5'd7: x__h57989 = n__read__h53427;
      5'd8: x__h57989 = n__read__h53429;
      5'd9: x__h57989 = n__read__h53431;
      5'd10: x__h57989 = n__read__h53433;
      5'd11: x__h57989 = n__read__h53435;
      5'd12: x__h57989 = n__read__h53437;
      5'd13: x__h57989 = n__read__h53439;
      5'd14: x__h57989 = n__read__h53441;
      5'd15: x__h57989 = n__read__h53443;
      5'd16: x__h57989 = n__read__h53445;
      5'd17: x__h57989 = n__read__h53447;
      5'd18: x__h57989 = n__read__h53449;
      5'd19: x__h57989 = n__read__h53451;
      5'd20: x__h57989 = n__read__h53453;
      5'd21: x__h57989 = n__read__h53455;
      5'd22: x__h57989 = n__read__h53457;
      5'd23: x__h57989 = n__read__h53459;
      5'd24: x__h57989 = n__read__h53461;
      5'd25: x__h57989 = n__read__h53463;
      5'd26: x__h57989 = n__read__h53465;
      5'd27: x__h57989 = n__read__h53467;
      5'd28: x__h57989 = n__read__h53469;
      5'd29: x__h57989 = n__read__h53471;
      5'd30: x__h57989 = n__read__h53473;
      5'd31: x__h57989 = n__read__h53475;
    endcase
  end
  always@(rv_core_fromImem$D_OUT or
	  n__read__h41888 or
	  n__read__h41890 or
	  n__read__h41892 or
	  n__read__h41894 or
	  n__read__h41896 or
	  n__read__h41898 or
	  n__read__h41900 or
	  n__read__h41902 or
	  n__read__h41904 or
	  n__read__h41906 or
	  n__read__h41908 or
	  n__read__h41910 or
	  n__read__h41912 or
	  n__read__h41914 or
	  n__read__h41916 or
	  n__read__h41918 or
	  n__read__h41920 or
	  n__read__h41922 or
	  n__read__h41924 or
	  n__read__h41926 or
	  n__read__h41928 or
	  n__read__h41930 or
	  n__read__h41932 or
	  n__read__h41934 or
	  n__read__h41936 or
	  n__read__h41938 or
	  n__read__h41940 or
	  n__read__h41942 or
	  n__read__h41944 or
	  n__read__h41946 or n__read__h41948 or n__read__h41950)
  begin
    case (rv_core_fromImem$D_OUT[11:7])
      5'd0: old_score__h46899 = n__read__h41888;
      5'd1: old_score__h46899 = n__read__h41890;
      5'd2: old_score__h46899 = n__read__h41892;
      5'd3: old_score__h46899 = n__read__h41894;
      5'd4: old_score__h46899 = n__read__h41896;
      5'd5: old_score__h46899 = n__read__h41898;
      5'd6: old_score__h46899 = n__read__h41900;
      5'd7: old_score__h46899 = n__read__h41902;
      5'd8: old_score__h46899 = n__read__h41904;
      5'd9: old_score__h46899 = n__read__h41906;
      5'd10: old_score__h46899 = n__read__h41908;
      5'd11: old_score__h46899 = n__read__h41910;
      5'd12: old_score__h46899 = n__read__h41912;
      5'd13: old_score__h46899 = n__read__h41914;
      5'd14: old_score__h46899 = n__read__h41916;
      5'd15: old_score__h46899 = n__read__h41918;
      5'd16: old_score__h46899 = n__read__h41920;
      5'd17: old_score__h46899 = n__read__h41922;
      5'd18: old_score__h46899 = n__read__h41924;
      5'd19: old_score__h46899 = n__read__h41926;
      5'd20: old_score__h46899 = n__read__h41928;
      5'd21: old_score__h46899 = n__read__h41930;
      5'd22: old_score__h46899 = n__read__h41932;
      5'd23: old_score__h46899 = n__read__h41934;
      5'd24: old_score__h46899 = n__read__h41936;
      5'd25: old_score__h46899 = n__read__h41938;
      5'd26: old_score__h46899 = n__read__h41940;
      5'd27: old_score__h46899 = n__read__h41942;
      5'd28: old_score__h46899 = n__read__h41944;
      5'd29: old_score__h46899 = n__read__h41946;
      5'd30: old_score__h46899 = n__read__h41948;
      5'd31: old_score__h46899 = n__read__h41950;
    endcase
  end
  always@(rv_core_fromImem$D_OUT or
	  n__read__h41888 or
	  n__read__h41890 or
	  n__read__h41892 or
	  n__read__h41894 or
	  n__read__h41896 or
	  n__read__h41898 or
	  n__read__h41900 or
	  n__read__h41902 or
	  n__read__h41904 or
	  n__read__h41906 or
	  n__read__h41908 or
	  n__read__h41910 or
	  n__read__h41912 or
	  n__read__h41914 or
	  n__read__h41916 or
	  n__read__h41918 or
	  n__read__h41920 or
	  n__read__h41922 or
	  n__read__h41924 or
	  n__read__h41926 or
	  n__read__h41928 or
	  n__read__h41930 or
	  n__read__h41932 or
	  n__read__h41934 or
	  n__read__h41936 or
	  n__read__h41938 or
	  n__read__h41940 or
	  n__read__h41942 or
	  n__read__h41944 or
	  n__read__h41946 or n__read__h41948 or n__read__h41950)
  begin
    case (rv_core_fromImem$D_OUT[19:15])
      5'd0: score1__h39865 = n__read__h41888;
      5'd1: score1__h39865 = n__read__h41890;
      5'd2: score1__h39865 = n__read__h41892;
      5'd3: score1__h39865 = n__read__h41894;
      5'd4: score1__h39865 = n__read__h41896;
      5'd5: score1__h39865 = n__read__h41898;
      5'd6: score1__h39865 = n__read__h41900;
      5'd7: score1__h39865 = n__read__h41902;
      5'd8: score1__h39865 = n__read__h41904;
      5'd9: score1__h39865 = n__read__h41906;
      5'd10: score1__h39865 = n__read__h41908;
      5'd11: score1__h39865 = n__read__h41910;
      5'd12: score1__h39865 = n__read__h41912;
      5'd13: score1__h39865 = n__read__h41914;
      5'd14: score1__h39865 = n__read__h41916;
      5'd15: score1__h39865 = n__read__h41918;
      5'd16: score1__h39865 = n__read__h41920;
      5'd17: score1__h39865 = n__read__h41922;
      5'd18: score1__h39865 = n__read__h41924;
      5'd19: score1__h39865 = n__read__h41926;
      5'd20: score1__h39865 = n__read__h41928;
      5'd21: score1__h39865 = n__read__h41930;
      5'd22: score1__h39865 = n__read__h41932;
      5'd23: score1__h39865 = n__read__h41934;
      5'd24: score1__h39865 = n__read__h41936;
      5'd25: score1__h39865 = n__read__h41938;
      5'd26: score1__h39865 = n__read__h41940;
      5'd27: score1__h39865 = n__read__h41942;
      5'd28: score1__h39865 = n__read__h41944;
      5'd29: score1__h39865 = n__read__h41946;
      5'd30: score1__h39865 = n__read__h41948;
      5'd31: score1__h39865 = n__read__h41950;
    endcase
  end
  always@(rv_core_fromImem$D_OUT or
	  n__read__h41888 or
	  n__read__h41890 or
	  n__read__h41892 or
	  n__read__h41894 or
	  n__read__h41896 or
	  n__read__h41898 or
	  n__read__h41900 or
	  n__read__h41902 or
	  n__read__h41904 or
	  n__read__h41906 or
	  n__read__h41908 or
	  n__read__h41910 or
	  n__read__h41912 or
	  n__read__h41914 or
	  n__read__h41916 or
	  n__read__h41918 or
	  n__read__h41920 or
	  n__read__h41922 or
	  n__read__h41924 or
	  n__read__h41926 or
	  n__read__h41928 or
	  n__read__h41930 or
	  n__read__h41932 or
	  n__read__h41934 or
	  n__read__h41936 or
	  n__read__h41938 or
	  n__read__h41940 or
	  n__read__h41942 or
	  n__read__h41944 or
	  n__read__h41946 or n__read__h41948 or n__read__h41950)
  begin
    case (rv_core_fromImem$D_OUT[24:20])
      5'd0: score2__h39866 = n__read__h41888;
      5'd1: score2__h39866 = n__read__h41890;
      5'd2: score2__h39866 = n__read__h41892;
      5'd3: score2__h39866 = n__read__h41894;
      5'd4: score2__h39866 = n__read__h41896;
      5'd5: score2__h39866 = n__read__h41898;
      5'd6: score2__h39866 = n__read__h41900;
      5'd7: score2__h39866 = n__read__h41902;
      5'd8: score2__h39866 = n__read__h41904;
      5'd9: score2__h39866 = n__read__h41906;
      5'd10: score2__h39866 = n__read__h41908;
      5'd11: score2__h39866 = n__read__h41910;
      5'd12: score2__h39866 = n__read__h41912;
      5'd13: score2__h39866 = n__read__h41914;
      5'd14: score2__h39866 = n__read__h41916;
      5'd15: score2__h39866 = n__read__h41918;
      5'd16: score2__h39866 = n__read__h41920;
      5'd17: score2__h39866 = n__read__h41922;
      5'd18: score2__h39866 = n__read__h41924;
      5'd19: score2__h39866 = n__read__h41926;
      5'd20: score2__h39866 = n__read__h41928;
      5'd21: score2__h39866 = n__read__h41930;
      5'd22: score2__h39866 = n__read__h41932;
      5'd23: score2__h39866 = n__read__h41934;
      5'd24: score2__h39866 = n__read__h41936;
      5'd25: score2__h39866 = n__read__h41938;
      5'd26: score2__h39866 = n__read__h41940;
      5'd27: score2__h39866 = n__read__h41942;
      5'd28: score2__h39866 = n__read__h41944;
      5'd29: score2__h39866 = n__read__h41946;
      5'd30: score2__h39866 = n__read__h41948;
      5'd31: score2__h39866 = n__read__h41950;
    endcase
  end
  always@(rv_core_fromImem$D_OUT)
  begin
    case (rv_core_fromImem$D_OUT[31:20])
      12'b0, 12'b000000000001, 12'b001100000010:
	  CASE_rv_core_fromImemD_OUT_BITS_31_TO_20_0b0__ETC__q7 =
	      rv_core_fromImem$D_OUT[19:15] == 5'b0;
      default: CASE_rv_core_fromImemD_OUT_BITS_31_TO_20_0b0__ETC__q7 =
		   rv_core_fromImem$D_OUT[31:20] == 12'b000100000101 &&
		   rv_core_fromImem$D_OUT[19:15] == 5'b0;
    endcase
  end
  always@(rv_core_fromImem$D_OUT or
	  CASE_rv_core_fromImemD_OUT_BITS_31_TO_20_0b0__ETC__q7)
  begin
    case (rv_core_fromImem$D_OUT[6:0])
      7'b1100011:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1100_ETC__q8 =
	      rv_core_fromImem$D_OUT[14:12] == 3'b0 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b001 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b100 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b101 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b110 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b111;
      7'b1100111:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1100_ETC__q8 =
	      rv_core_fromImem$D_OUT[14:12] == 3'b0;
      default: CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1100_ETC__q8 =
		   rv_core_fromImem$D_OUT[6:0] == 7'b1101111 ||
		   rv_core_fromImem$D_OUT[6:0] == 7'b1110011 &&
		   rv_core_fromImem$D_OUT[14:12] == 3'b0 &&
		   rv_core_fromImem$D_OUT[11:7] == 5'd0 &&
		   CASE_rv_core_fromImemD_OUT_BITS_31_TO_20_0b0__ETC__q7;
    endcase
  end
  always@(rv_core_fromImem$D_OUT)
  begin
    case (rv_core_fromImem$D_OUT[14:12])
      3'b0, 3'b101:
	  CASE_rv_core_fromImemD_OUT_BITS_14_TO_12_0b0__ETC__q9 =
	      rv_core_fromImem$D_OUT[31:25] == 7'b0 ||
	      rv_core_fromImem$D_OUT[31:25] == 7'b0100000;
      default: CASE_rv_core_fromImemD_OUT_BITS_14_TO_12_0b0__ETC__q9 =
		   (rv_core_fromImem$D_OUT[14:12] == 3'b001 ||
		    rv_core_fromImem$D_OUT[14:12] == 3'b010 ||
		    rv_core_fromImem$D_OUT[14:12] == 3'b011 ||
		    rv_core_fromImem$D_OUT[14:12] == 3'b100 ||
		    rv_core_fromImem$D_OUT[14:12] == 3'b110 ||
		    rv_core_fromImem$D_OUT[14:12] == 3'b111) &&
		   rv_core_fromImem$D_OUT[31:25] == 7'b0;
    endcase
  end
  always@(rv_core_fromImem$D_OUT or
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1100_ETC__q8 or
	  CASE_rv_core_fromImemD_OUT_BITS_14_TO_12_0b0__ETC__q9)
  begin
    case (rv_core_fromImem$D_OUT[6:0])
      7'b0100011:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1000_ETC__q10 =
	      rv_core_fromImem$D_OUT[14:12] == 3'b0 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b001 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b010;
      7'b0110011:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1000_ETC__q10 =
	      CASE_rv_core_fromImemD_OUT_BITS_14_TO_12_0b0__ETC__q9;
      default: CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1000_ETC__q10 =
		   rv_core_fromImem$D_OUT[6:0] == 7'b0110111 ||
		   CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1100_ETC__q8;
    endcase
  end
  always@(rv_core_fromImem$D_OUT or
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1000_ETC__q10)
  begin
    case (rv_core_fromImem$D_OUT[6:0])
      7'b0000011:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b11_r_ETC__q11 =
	      rv_core_fromImem$D_OUT[14:12] == 3'b0 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b001 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b010 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b100 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b101;
      7'b0010011:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b11_r_ETC__q11 =
	      rv_core_fromImem$D_OUT[14:12] == 3'b0 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b010 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b011 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b100 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b110 ||
	      rv_core_fromImem$D_OUT[14:12] == 3'b111 ||
	      ((rv_core_fromImem$D_OUT[14:12] == 3'b001) ?
		 rv_core_fromImem$D_OUT[31:26] == 6'b0 &&
		 !rv_core_fromImem$D_OUT[25] :
		 rv_core_fromImem$D_OUT[14:12] == 3'b101 &&
		 (rv_core_fromImem$D_OUT[31:26] == 6'b0 ||
		  rv_core_fromImem$D_OUT[31:26] == 6'b010000) &&
		 !rv_core_fromImem$D_OUT[25]);
      default: CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b11_r_ETC__q11 =
		   rv_core_fromImem$D_OUT[6:0] == 7'b0010111 ||
		   CASE_rv_core_fromImemD_OUT_BITS_6_TO_0_0b1000_ETC__q10;
    endcase
  end
  always@(rv_core_fromImem$D_OUT)
  begin
    case (rv_core_fromImem$D_OUT[6:2])
      5'b0, 5'b00001, 5'b00100, 5'b00110, 5'b11001:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_2_0b0_0__ETC__q12 = 3'd0;
      5'b00101, 5'b01101:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_2_0b0_0__ETC__q12 = 3'd3;
      5'b01000, 5'b01001:
	  CASE_rv_core_fromImemD_OUT_BITS_6_TO_2_0b0_0__ETC__q12 = 3'd1;
      5'b11000: CASE_rv_core_fromImemD_OUT_BITS_6_TO_2_0b0_0__ETC__q12 = 3'd2;
      default: CASE_rv_core_fromImemD_OUT_BITS_6_TO_2_0b0_0__ETC__q12 = 3'd4;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        bram_serverAdapterA_cnt <= `BSV_ASSIGNMENT_DELAY 3'd0;
	bram_serverAdapterA_s1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	bram_serverAdapterB_cnt <= `BSV_ASSIGNMENT_DELAY 3'd0;
	bram_serverAdapterB_s1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	count <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_cycle_count <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_epoch_register <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rv_core_instr_count <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_pc_register <= `BSV_ASSIGNMENT_DELAY 32'h0;
	rv_core_rf_rf_0_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_10_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_11_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_12_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_13_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_14_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_15_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_16_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_17_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_18_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_19_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_1_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_20_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_21_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_22_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_23_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_24_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_25_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_26_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_27_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_28_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_29_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_2_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_30_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_31_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_3_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_4_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_5_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_6_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_7_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_8_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_rf_rf_9_register <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rv_core_scoreboard_scores_0_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_10_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_11_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_12_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_13_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_14_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_15_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_16_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_17_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_18_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_19_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_1_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_20_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_21_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_22_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_23_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_24_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_25_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_26_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_27_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_28_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_29_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_2_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_30_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_31_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_3_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_4_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_5_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_6_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_7_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_8_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rv_core_scoreboard_scores_9_register <= `BSV_ASSIGNMENT_DELAY 2'd0;
	stop <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (bram_serverAdapterA_cnt$EN)
	  bram_serverAdapterA_cnt <= `BSV_ASSIGNMENT_DELAY
	      bram_serverAdapterA_cnt$D_IN;
	if (bram_serverAdapterA_s1$EN)
	  bram_serverAdapterA_s1 <= `BSV_ASSIGNMENT_DELAY
	      bram_serverAdapterA_s1$D_IN;
	if (bram_serverAdapterB_cnt$EN)
	  bram_serverAdapterB_cnt <= `BSV_ASSIGNMENT_DELAY
	      bram_serverAdapterB_cnt$D_IN;
	if (bram_serverAdapterB_s1$EN)
	  bram_serverAdapterB_s1 <= `BSV_ASSIGNMENT_DELAY
	      bram_serverAdapterB_s1$D_IN;
	if (count$EN) count <= `BSV_ASSIGNMENT_DELAY count$D_IN;
	if (rv_core_cycle_count$EN)
	  rv_core_cycle_count <= `BSV_ASSIGNMENT_DELAY
	      rv_core_cycle_count$D_IN;
	if (rv_core_epoch_register$EN)
	  rv_core_epoch_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_epoch_register$D_IN;
	if (rv_core_instr_count$EN)
	  rv_core_instr_count <= `BSV_ASSIGNMENT_DELAY
	      rv_core_instr_count$D_IN;
	if (rv_core_pc_register$EN)
	  rv_core_pc_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_pc_register$D_IN;
	if (rv_core_rf_rf_0_register$EN)
	  rv_core_rf_rf_0_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_0_register$D_IN;
	if (rv_core_rf_rf_10_register$EN)
	  rv_core_rf_rf_10_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_10_register$D_IN;
	if (rv_core_rf_rf_11_register$EN)
	  rv_core_rf_rf_11_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_11_register$D_IN;
	if (rv_core_rf_rf_12_register$EN)
	  rv_core_rf_rf_12_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_12_register$D_IN;
	if (rv_core_rf_rf_13_register$EN)
	  rv_core_rf_rf_13_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_13_register$D_IN;
	if (rv_core_rf_rf_14_register$EN)
	  rv_core_rf_rf_14_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_14_register$D_IN;
	if (rv_core_rf_rf_15_register$EN)
	  rv_core_rf_rf_15_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_15_register$D_IN;
	if (rv_core_rf_rf_16_register$EN)
	  rv_core_rf_rf_16_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_16_register$D_IN;
	if (rv_core_rf_rf_17_register$EN)
	  rv_core_rf_rf_17_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_17_register$D_IN;
	if (rv_core_rf_rf_18_register$EN)
	  rv_core_rf_rf_18_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_18_register$D_IN;
	if (rv_core_rf_rf_19_register$EN)
	  rv_core_rf_rf_19_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_19_register$D_IN;
	if (rv_core_rf_rf_1_register$EN)
	  rv_core_rf_rf_1_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_1_register$D_IN;
	if (rv_core_rf_rf_20_register$EN)
	  rv_core_rf_rf_20_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_20_register$D_IN;
	if (rv_core_rf_rf_21_register$EN)
	  rv_core_rf_rf_21_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_21_register$D_IN;
	if (rv_core_rf_rf_22_register$EN)
	  rv_core_rf_rf_22_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_22_register$D_IN;
	if (rv_core_rf_rf_23_register$EN)
	  rv_core_rf_rf_23_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_23_register$D_IN;
	if (rv_core_rf_rf_24_register$EN)
	  rv_core_rf_rf_24_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_24_register$D_IN;
	if (rv_core_rf_rf_25_register$EN)
	  rv_core_rf_rf_25_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_25_register$D_IN;
	if (rv_core_rf_rf_26_register$EN)
	  rv_core_rf_rf_26_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_26_register$D_IN;
	if (rv_core_rf_rf_27_register$EN)
	  rv_core_rf_rf_27_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_27_register$D_IN;
	if (rv_core_rf_rf_28_register$EN)
	  rv_core_rf_rf_28_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_28_register$D_IN;
	if (rv_core_rf_rf_29_register$EN)
	  rv_core_rf_rf_29_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_29_register$D_IN;
	if (rv_core_rf_rf_2_register$EN)
	  rv_core_rf_rf_2_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_2_register$D_IN;
	if (rv_core_rf_rf_30_register$EN)
	  rv_core_rf_rf_30_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_30_register$D_IN;
	if (rv_core_rf_rf_31_register$EN)
	  rv_core_rf_rf_31_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_31_register$D_IN;
	if (rv_core_rf_rf_3_register$EN)
	  rv_core_rf_rf_3_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_3_register$D_IN;
	if (rv_core_rf_rf_4_register$EN)
	  rv_core_rf_rf_4_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_4_register$D_IN;
	if (rv_core_rf_rf_5_register$EN)
	  rv_core_rf_rf_5_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_5_register$D_IN;
	if (rv_core_rf_rf_6_register$EN)
	  rv_core_rf_rf_6_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_6_register$D_IN;
	if (rv_core_rf_rf_7_register$EN)
	  rv_core_rf_rf_7_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_7_register$D_IN;
	if (rv_core_rf_rf_8_register$EN)
	  rv_core_rf_rf_8_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_8_register$D_IN;
	if (rv_core_rf_rf_9_register$EN)
	  rv_core_rf_rf_9_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_rf_rf_9_register$D_IN;
	if (rv_core_scoreboard_scores_0_register$EN)
	  rv_core_scoreboard_scores_0_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_0_register$D_IN;
	if (rv_core_scoreboard_scores_10_register$EN)
	  rv_core_scoreboard_scores_10_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_10_register$D_IN;
	if (rv_core_scoreboard_scores_11_register$EN)
	  rv_core_scoreboard_scores_11_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_11_register$D_IN;
	if (rv_core_scoreboard_scores_12_register$EN)
	  rv_core_scoreboard_scores_12_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_12_register$D_IN;
	if (rv_core_scoreboard_scores_13_register$EN)
	  rv_core_scoreboard_scores_13_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_13_register$D_IN;
	if (rv_core_scoreboard_scores_14_register$EN)
	  rv_core_scoreboard_scores_14_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_14_register$D_IN;
	if (rv_core_scoreboard_scores_15_register$EN)
	  rv_core_scoreboard_scores_15_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_15_register$D_IN;
	if (rv_core_scoreboard_scores_16_register$EN)
	  rv_core_scoreboard_scores_16_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_16_register$D_IN;
	if (rv_core_scoreboard_scores_17_register$EN)
	  rv_core_scoreboard_scores_17_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_17_register$D_IN;
	if (rv_core_scoreboard_scores_18_register$EN)
	  rv_core_scoreboard_scores_18_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_18_register$D_IN;
	if (rv_core_scoreboard_scores_19_register$EN)
	  rv_core_scoreboard_scores_19_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_19_register$D_IN;
	if (rv_core_scoreboard_scores_1_register$EN)
	  rv_core_scoreboard_scores_1_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_1_register$D_IN;
	if (rv_core_scoreboard_scores_20_register$EN)
	  rv_core_scoreboard_scores_20_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_20_register$D_IN;
	if (rv_core_scoreboard_scores_21_register$EN)
	  rv_core_scoreboard_scores_21_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_21_register$D_IN;
	if (rv_core_scoreboard_scores_22_register$EN)
	  rv_core_scoreboard_scores_22_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_22_register$D_IN;
	if (rv_core_scoreboard_scores_23_register$EN)
	  rv_core_scoreboard_scores_23_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_23_register$D_IN;
	if (rv_core_scoreboard_scores_24_register$EN)
	  rv_core_scoreboard_scores_24_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_24_register$D_IN;
	if (rv_core_scoreboard_scores_25_register$EN)
	  rv_core_scoreboard_scores_25_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_25_register$D_IN;
	if (rv_core_scoreboard_scores_26_register$EN)
	  rv_core_scoreboard_scores_26_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_26_register$D_IN;
	if (rv_core_scoreboard_scores_27_register$EN)
	  rv_core_scoreboard_scores_27_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_27_register$D_IN;
	if (rv_core_scoreboard_scores_28_register$EN)
	  rv_core_scoreboard_scores_28_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_28_register$D_IN;
	if (rv_core_scoreboard_scores_29_register$EN)
	  rv_core_scoreboard_scores_29_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_29_register$D_IN;
	if (rv_core_scoreboard_scores_2_register$EN)
	  rv_core_scoreboard_scores_2_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_2_register$D_IN;
	if (rv_core_scoreboard_scores_30_register$EN)
	  rv_core_scoreboard_scores_30_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_30_register$D_IN;
	if (rv_core_scoreboard_scores_31_register$EN)
	  rv_core_scoreboard_scores_31_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_31_register$D_IN;
	if (rv_core_scoreboard_scores_3_register$EN)
	  rv_core_scoreboard_scores_3_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_3_register$D_IN;
	if (rv_core_scoreboard_scores_4_register$EN)
	  rv_core_scoreboard_scores_4_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_4_register$D_IN;
	if (rv_core_scoreboard_scores_5_register$EN)
	  rv_core_scoreboard_scores_5_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_5_register$D_IN;
	if (rv_core_scoreboard_scores_6_register$EN)
	  rv_core_scoreboard_scores_6_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_6_register$D_IN;
	if (rv_core_scoreboard_scores_7_register$EN)
	  rv_core_scoreboard_scores_7_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_7_register$D_IN;
	if (rv_core_scoreboard_scores_8_register$EN)
	  rv_core_scoreboard_scores_8_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_8_register$D_IN;
	if (rv_core_scoreboard_scores_9_register$EN)
	  rv_core_scoreboard_scores_9_register <= `BSV_ASSIGNMENT_DELAY
	      rv_core_scoreboard_scores_9_register$D_IN;
	if (stop$EN) stop <= `BSV_ASSIGNMENT_DELAY stop$D_IN;
      end
    if (dreq$EN) dreq <= `BSV_ASSIGNMENT_DELAY dreq$D_IN;
    if (ireq$EN) ireq <= `BSV_ASSIGNMENT_DELAY ireq$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bram_serverAdapterA_cnt = 3'h2;
    bram_serverAdapterA_s1 = 2'h2;
    bram_serverAdapterB_cnt = 3'h2;
    bram_serverAdapterB_s1 = 2'h2;
    count = 32'hAAAAAAAA;
    dreq = 68'hAAAAAAAAAAAAAAAAA;
    ireq = 68'hAAAAAAAAAAAAAAAAA;
    rv_core_cycle_count = 32'hAAAAAAAA;
    rv_core_epoch_register = 1'h0;
    rv_core_instr_count = 32'hAAAAAAAA;
    rv_core_pc_register = 32'hAAAAAAAA;
    rv_core_rf_rf_0_register = 32'hAAAAAAAA;
    rv_core_rf_rf_10_register = 32'hAAAAAAAA;
    rv_core_rf_rf_11_register = 32'hAAAAAAAA;
    rv_core_rf_rf_12_register = 32'hAAAAAAAA;
    rv_core_rf_rf_13_register = 32'hAAAAAAAA;
    rv_core_rf_rf_14_register = 32'hAAAAAAAA;
    rv_core_rf_rf_15_register = 32'hAAAAAAAA;
    rv_core_rf_rf_16_register = 32'hAAAAAAAA;
    rv_core_rf_rf_17_register = 32'hAAAAAAAA;
    rv_core_rf_rf_18_register = 32'hAAAAAAAA;
    rv_core_rf_rf_19_register = 32'hAAAAAAAA;
    rv_core_rf_rf_1_register = 32'hAAAAAAAA;
    rv_core_rf_rf_20_register = 32'hAAAAAAAA;
    rv_core_rf_rf_21_register = 32'hAAAAAAAA;
    rv_core_rf_rf_22_register = 32'hAAAAAAAA;
    rv_core_rf_rf_23_register = 32'hAAAAAAAA;
    rv_core_rf_rf_24_register = 32'hAAAAAAAA;
    rv_core_rf_rf_25_register = 32'hAAAAAAAA;
    rv_core_rf_rf_26_register = 32'hAAAAAAAA;
    rv_core_rf_rf_27_register = 32'hAAAAAAAA;
    rv_core_rf_rf_28_register = 32'hAAAAAAAA;
    rv_core_rf_rf_29_register = 32'hAAAAAAAA;
    rv_core_rf_rf_2_register = 32'hAAAAAAAA;
    rv_core_rf_rf_30_register = 32'hAAAAAAAA;
    rv_core_rf_rf_31_register = 32'hAAAAAAAA;
    rv_core_rf_rf_3_register = 32'hAAAAAAAA;
    rv_core_rf_rf_4_register = 32'hAAAAAAAA;
    rv_core_rf_rf_5_register = 32'hAAAAAAAA;
    rv_core_rf_rf_6_register = 32'hAAAAAAAA;
    rv_core_rf_rf_7_register = 32'hAAAAAAAA;
    rv_core_rf_rf_8_register = 32'hAAAAAAAA;
    rv_core_rf_rf_9_register = 32'hAAAAAAAA;
    rv_core_scoreboard_scores_0_register = 2'h2;
    rv_core_scoreboard_scores_10_register = 2'h2;
    rv_core_scoreboard_scores_11_register = 2'h2;
    rv_core_scoreboard_scores_12_register = 2'h2;
    rv_core_scoreboard_scores_13_register = 2'h2;
    rv_core_scoreboard_scores_14_register = 2'h2;
    rv_core_scoreboard_scores_15_register = 2'h2;
    rv_core_scoreboard_scores_16_register = 2'h2;
    rv_core_scoreboard_scores_17_register = 2'h2;
    rv_core_scoreboard_scores_18_register = 2'h2;
    rv_core_scoreboard_scores_19_register = 2'h2;
    rv_core_scoreboard_scores_1_register = 2'h2;
    rv_core_scoreboard_scores_20_register = 2'h2;
    rv_core_scoreboard_scores_21_register = 2'h2;
    rv_core_scoreboard_scores_22_register = 2'h2;
    rv_core_scoreboard_scores_23_register = 2'h2;
    rv_core_scoreboard_scores_24_register = 2'h2;
    rv_core_scoreboard_scores_25_register = 2'h2;
    rv_core_scoreboard_scores_26_register = 2'h2;
    rv_core_scoreboard_scores_27_register = 2'h2;
    rv_core_scoreboard_scores_28_register = 2'h2;
    rv_core_scoreboard_scores_29_register = 2'h2;
    rv_core_scoreboard_scores_2_register = 2'h2;
    rv_core_scoreboard_scores_30_register = 2'h2;
    rv_core_scoreboard_scores_31_register = 2'h2;
    rv_core_scoreboard_scores_3_register = 2'h2;
    rv_core_scoreboard_scores_4_register = 2'h2;
    rv_core_scoreboard_scores_5_register = 2'h2;
    rv_core_scoreboard_scores_6_register = 2'h2;
    rv_core_scoreboard_scores_7_register = 2'h2;
    rv_core_scoreboard_scores_8_register = 2'h2;
    rv_core_scoreboard_scores_9_register = 2'h2;
    stop = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (bram_serverAdapterA_s1[1] &&
	  !bram_serverAdapterA_outDataCore$FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N != `BSV_RESET_VALUE)
      if (bram_serverAdapterB_s1[1] &&
	  !bram_serverAdapterB_outDataCore$FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	  rv_core_toDmem$D_OUT[63:32] == 32'h40000000)
	$fwrite(32'h80000002, "%c", rv_core_toDmem$D_OUT[7:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	  rv_core_toDmem$D_OUT[63:32] == 32'h40000000)
	$fflush(32'h80000002);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	  rv_core_toDmem$D_OUT[63:32] == 32'h40000004)
	$fwrite(32'h80000002, "%0d", rv_core_toDmem$D_OUT[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	  rv_core_toDmem$D_OUT[63:32] == 32'h40000004)
	$fflush(32'h80000002);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	  rv_core_toDmem$D_OUT[63:32] == 32'h40001000 &&
	  rv_core_toDmem$D_OUT[31:0] == 32'd0)
	$fdisplay(32'h80000002, "PASSED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	  rv_core_toDmem$D_OUT[63:32] == 32'h40001000 &&
	  rv_core_toDmem$D_OUT[31:0] != 32'd0)
	$fdisplay(32'h80000002, "FAILED %0d", rv_core_toDmem$D_OUT[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	  rv_core_toDmem$D_OUT[63:32] == 32'h40001000)
	$fflush(32'h80000002);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_requestD && rv_core_toDmem$D_OUT[67:64] == 4'hF &&
	  rv_core_toDmem$D_OUT[63:32] == 32'h40001000)
	$finish(32'd1);
  end
  // synopsys translate_on
endmodule  // top_bsv

