
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.16 (git sha1 yosys-0.16, gcc 11.3.0 -fPIC -Os)


-- Parsing `rtl/mps/SignExtender.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: rtl/mps/SignExtender.v
Parsing Verilog input from `rtl/mps/SignExtender.v' to AST representation.
Storing AST representation for module `$abstract\SignExtender'.
Successfully finished Verilog frontend.

-- Parsing `rtl/mps/ALU.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: rtl/mps/ALU.v
Parsing Verilog input from `rtl/mps/ALU.v' to AST representation.
Storing AST representation for module `$abstract\ALU'.
Successfully finished Verilog frontend.

-- Parsing `rtl/mps/PCLogic.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: rtl/mps/PCLogic.v
Parsing Verilog input from `rtl/mps/PCLogic.v' to AST representation.
Storing AST representation for module `$abstract\PCLogic'.
Successfully finished Verilog frontend.

-- Parsing `rtl/mps/InstructionDecoder.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: rtl/mps/InstructionDecoder.v
Parsing Verilog input from `rtl/mps/InstructionDecoder.v' to AST representation.
Storing AST representation for module `$abstract\InstructionDecoder'.
Successfully finished Verilog frontend.

-- Parsing `rtl/mps/ALUControl.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: rtl/mps/ALUControl.v
Parsing Verilog input from `rtl/mps/ALUControl.v' to AST representation.
Storing AST representation for module `$abstract\ALUControl'.
Successfully finished Verilog frontend.

-- Parsing `rtl/mps/ProgramCounter.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: rtl/mps/ProgramCounter.v
Parsing Verilog input from `rtl/mps/ProgramCounter.v' to AST representation.
Storing AST representation for module `$abstract\ProgramCounter'.
Successfully finished Verilog frontend.

-- Parsing `rtl/mps/CPU.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: rtl/mps/CPU.v
Parsing Verilog input from `rtl/mps/CPU.v' to AST representation.
Storing AST representation for module `$abstract\CPU'.
Successfully finished Verilog frontend.

-- Parsing `rtl/mps/RegisterFile.v' using frontend ` -vlog2k' --

8. Executing Verilog-2005 frontend: rtl/mps/RegisterFile.v
Parsing Verilog input from `rtl/mps/RegisterFile.v' to AST representation.
Storing AST representation for module `$abstract\RegisterFile'.
Successfully finished Verilog frontend.

-- Parsing `rtl/mps/Control.v' using frontend ` -vlog2k' --

9. Executing Verilog-2005 frontend: rtl/mps/Control.v
Parsing Verilog input from `rtl/mps/Control.v' to AST representation.
Storing AST representation for module `$abstract\Control'.
Successfully finished Verilog frontend.

-- Parsing `rtl/soc/ROM.v' using frontend ` -vlog2k' --

10. Executing Verilog-2005 frontend: rtl/soc/ROM.v
Parsing Verilog input from `rtl/soc/ROM.v' to AST representation.
Storing AST representation for module `$abstract\ROM'.
Successfully finished Verilog frontend.

-- Parsing `rtl/soc/RAM.v' using frontend ` -vlog2k' --

11. Executing Verilog-2005 frontend: rtl/soc/RAM.v
Parsing Verilog input from `rtl/soc/RAM.v' to AST representation.
Storing AST representation for module `$abstract\RAM'.
Successfully finished Verilog frontend.

-- Parsing `rtl/soc/main.v' using frontend ` -vlog2k' --

12. Executing Verilog-2005 frontend: rtl/soc/main.v
Parsing Verilog input from `rtl/soc/main.v' to AST representation.
Storing AST representation for module `$abstract\main'.
Successfully finished Verilog frontend.

-- Running command `prep -top main' --

13. Executing PREP pass.

13.1. Executing HIERARCHY pass (managing design hierarchy).

13.2. Executing AST frontend in derive mode using pre-parsed AST for module `\main'.
Generating RTLIL representation for module `\main'.

13.2.1. Analyzing design hierarchy..
Top module:  \main

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\CPU'.
Generating RTLIL representation for module `\CPU'.

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\RAM'.
Generating RTLIL representation for module `\RAM'.
Warning: Replacing memory \data with list of registers. See rtl/soc/RAM.v:13

13.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ROM'.
Generating RTLIL representation for module `\ROM'.

13.2.5. Analyzing design hierarchy..
Top module:  \main
Used module:     \CPU
Used module:     \RAM
Used module:     \ROM

13.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ALU'.
Generating RTLIL representation for module `\ALU'.

13.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ALUControl'.
Generating RTLIL representation for module `\ALUControl'.

13.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SignExtender'.
Generating RTLIL representation for module `\SignExtender'.

13.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\RegisterFile'.
Generating RTLIL representation for module `\RegisterFile'.
Warning: Replacing memory \data with list of registers. See rtl/mps/RegisterFile.v:12

13.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\Control'.
Generating RTLIL representation for module `\Control'.

13.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionDecoder'.
Generating RTLIL representation for module `\InstructionDecoder'.

13.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\PCLogic'.
Generating RTLIL representation for module `\PCLogic'.

13.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ProgramCounter'.
Generating RTLIL representation for module `\ProgramCounter'.

13.2.14. Analyzing design hierarchy..
Top module:  \main
Used module:     \CPU
Used module:         \SignExtender
Used module:         \RegisterFile
Used module:         \InstructionDecoder
Used module:         \PCLogic
Used module:         \ProgramCounter
Used module:     \RAM
Used module:     \ROM

13.2.15. Analyzing design hierarchy..
Top module:  \main
Used module:     \CPU
Used module:         \SignExtender
Used module:         \RegisterFile
Used module:         \InstructionDecoder
Used module:         \PCLogic
Used module:         \ProgramCounter
Used module:     \RAM
Used module:     \ROM
Removing unused module `$abstract\main'.
Removing unused module `$abstract\RAM'.
Removing unused module `$abstract\ROM'.
Removing unused module `$abstract\Control'.
Removing unused module `$abstract\RegisterFile'.
Removing unused module `$abstract\CPU'.
Removing unused module `$abstract\ProgramCounter'.
Removing unused module `$abstract\ALUControl'.
Removing unused module `$abstract\InstructionDecoder'.
Removing unused module `$abstract\PCLogic'.
Removing unused module `$abstract\ALU'.
Removing unused module `$abstract\SignExtender'.
Removed 12 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$rtl/mps/ProgramCounter.v:6$45 in module ProgramCounter.
Marked 1 switch rules as full_case in process $proc$rtl/mps/RegisterFile.v:0$35 in module RegisterFile.
Marked 1 switch rules as full_case in process $proc$rtl/mps/RegisterFile.v:0$32 in module RegisterFile.
Marked 1 switch rules as full_case in process $proc$rtl/mps/RegisterFile.v:10$25 in module RegisterFile.
Removed 1 dead cases from process $proc$rtl/soc/RAM.v:0$11 in module RAM.
Marked 1 switch rules as full_case in process $proc$rtl/soc/RAM.v:0$11 in module RAM.
Marked 2 switch rules as full_case in process $proc$rtl/soc/RAM.v:11$6 in module RAM.
Removed a total of 1 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 8 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \nreset in `\ProgramCounter.$proc$rtl/mps/ProgramCounter.v:6$45'.

13.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ProgramCounter.$proc$rtl/mps/ProgramCounter.v:6$45'.
     1/1: $0\pc[31:0]
Creating decoders for process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:0$35'.
     1/1: $1$mem2reg_rd$\data$rtl/mps/RegisterFile.v:9$17_DATA[30:0]$37
Creating decoders for process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:0$32'.
     1/1: $1$mem2reg_rd$\data$rtl/mps/RegisterFile.v:8$16_DATA[30:0]$34
Creating decoders for process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25'.
     1/7: $1$mem2reg_wr$\data$rtl/mps/RegisterFile.v:12$18_ADDR[2:0]$30
     2/7: $1$mem2reg_wr$\data$rtl/mps/RegisterFile.v:12$18_DATA[30:0]$31
     3/7: $0\data[4][30:0]
     4/7: $0\data[3][30:0]
     5/7: $0\data[2][30:0]
     6/7: $0\data[1][30:0]
     7/7: $0\data[0][30:0]
Creating decoders for process `\ROM.$proc$rtl/soc/ROM.v:9$14'.
Creating decoders for process `\RAM.$proc$rtl/soc/RAM.v:0$11'.
     1/1: $1$mem2reg_rd$\data$rtl/soc/RAM.v:10$4_DATA[31:0]$13
Creating decoders for process `\RAM.$proc$rtl/soc/RAM.v:11$6'.
     1/258: $1$mem2reg_wr$\data$rtl/soc/RAM.v:13$5_ADDR[7:0]$9
     2/258: $1$mem2reg_wr$\data$rtl/soc/RAM.v:13$5_DATA[31:0]$10
     3/258: $0\data[255][31:0]
     4/258: $0\data[254][31:0]
     5/258: $0\data[253][31:0]
     6/258: $0\data[252][31:0]
     7/258: $0\data[251][31:0]
     8/258: $0\data[250][31:0]
     9/258: $0\data[249][31:0]
    10/258: $0\data[248][31:0]
    11/258: $0\data[247][31:0]
    12/258: $0\data[246][31:0]
    13/258: $0\data[245][31:0]
    14/258: $0\data[244][31:0]
    15/258: $0\data[243][31:0]
    16/258: $0\data[242][31:0]
    17/258: $0\data[241][31:0]
    18/258: $0\data[240][31:0]
    19/258: $0\data[239][31:0]
    20/258: $0\data[238][31:0]
    21/258: $0\data[237][31:0]
    22/258: $0\data[236][31:0]
    23/258: $0\data[235][31:0]
    24/258: $0\data[234][31:0]
    25/258: $0\data[233][31:0]
    26/258: $0\data[232][31:0]
    27/258: $0\data[231][31:0]
    28/258: $0\data[230][31:0]
    29/258: $0\data[229][31:0]
    30/258: $0\data[228][31:0]
    31/258: $0\data[227][31:0]
    32/258: $0\data[226][31:0]
    33/258: $0\data[225][31:0]
    34/258: $0\data[224][31:0]
    35/258: $0\data[223][31:0]
    36/258: $0\data[222][31:0]
    37/258: $0\data[221][31:0]
    38/258: $0\data[220][31:0]
    39/258: $0\data[219][31:0]
    40/258: $0\data[218][31:0]
    41/258: $0\data[217][31:0]
    42/258: $0\data[216][31:0]
    43/258: $0\data[215][31:0]
    44/258: $0\data[214][31:0]
    45/258: $0\data[213][31:0]
    46/258: $0\data[212][31:0]
    47/258: $0\data[211][31:0]
    48/258: $0\data[210][31:0]
    49/258: $0\data[209][31:0]
    50/258: $0\data[208][31:0]
    51/258: $0\data[207][31:0]
    52/258: $0\data[206][31:0]
    53/258: $0\data[205][31:0]
    54/258: $0\data[204][31:0]
    55/258: $0\data[203][31:0]
    56/258: $0\data[202][31:0]
    57/258: $0\data[201][31:0]
    58/258: $0\data[200][31:0]
    59/258: $0\data[199][31:0]
    60/258: $0\data[198][31:0]
    61/258: $0\data[197][31:0]
    62/258: $0\data[196][31:0]
    63/258: $0\data[195][31:0]
    64/258: $0\data[194][31:0]
    65/258: $0\data[193][31:0]
    66/258: $0\data[192][31:0]
    67/258: $0\data[191][31:0]
    68/258: $0\data[190][31:0]
    69/258: $0\data[189][31:0]
    70/258: $0\data[188][31:0]
    71/258: $0\data[187][31:0]
    72/258: $0\data[186][31:0]
    73/258: $0\data[185][31:0]
    74/258: $0\data[184][31:0]
    75/258: $0\data[183][31:0]
    76/258: $0\data[182][31:0]
    77/258: $0\data[181][31:0]
    78/258: $0\data[180][31:0]
    79/258: $0\data[179][31:0]
    80/258: $0\data[178][31:0]
    81/258: $0\data[177][31:0]
    82/258: $0\data[176][31:0]
    83/258: $0\data[175][31:0]
    84/258: $0\data[174][31:0]
    85/258: $0\data[173][31:0]
    86/258: $0\data[172][31:0]
    87/258: $0\data[171][31:0]
    88/258: $0\data[170][31:0]
    89/258: $0\data[169][31:0]
    90/258: $0\data[168][31:0]
    91/258: $0\data[167][31:0]
    92/258: $0\data[166][31:0]
    93/258: $0\data[165][31:0]
    94/258: $0\data[164][31:0]
    95/258: $0\data[163][31:0]
    96/258: $0\data[162][31:0]
    97/258: $0\data[161][31:0]
    98/258: $0\data[160][31:0]
    99/258: $0\data[159][31:0]
   100/258: $0\data[158][31:0]
   101/258: $0\data[157][31:0]
   102/258: $0\data[156][31:0]
   103/258: $0\data[155][31:0]
   104/258: $0\data[154][31:0]
   105/258: $0\data[153][31:0]
   106/258: $0\data[152][31:0]
   107/258: $0\data[151][31:0]
   108/258: $0\data[150][31:0]
   109/258: $0\data[149][31:0]
   110/258: $0\data[148][31:0]
   111/258: $0\data[147][31:0]
   112/258: $0\data[146][31:0]
   113/258: $0\data[145][31:0]
   114/258: $0\data[144][31:0]
   115/258: $0\data[143][31:0]
   116/258: $0\data[142][31:0]
   117/258: $0\data[141][31:0]
   118/258: $0\data[140][31:0]
   119/258: $0\data[139][31:0]
   120/258: $0\data[138][31:0]
   121/258: $0\data[137][31:0]
   122/258: $0\data[136][31:0]
   123/258: $0\data[135][31:0]
   124/258: $0\data[134][31:0]
   125/258: $0\data[133][31:0]
   126/258: $0\data[132][31:0]
   127/258: $0\data[131][31:0]
   128/258: $0\data[130][31:0]
   129/258: $0\data[129][31:0]
   130/258: $0\data[128][31:0]
   131/258: $0\data[127][31:0]
   132/258: $0\data[126][31:0]
   133/258: $0\data[125][31:0]
   134/258: $0\data[124][31:0]
   135/258: $0\data[123][31:0]
   136/258: $0\data[122][31:0]
   137/258: $0\data[121][31:0]
   138/258: $0\data[120][31:0]
   139/258: $0\data[119][31:0]
   140/258: $0\data[118][31:0]
   141/258: $0\data[117][31:0]
   142/258: $0\data[116][31:0]
   143/258: $0\data[115][31:0]
   144/258: $0\data[114][31:0]
   145/258: $0\data[113][31:0]
   146/258: $0\data[112][31:0]
   147/258: $0\data[111][31:0]
   148/258: $0\data[110][31:0]
   149/258: $0\data[109][31:0]
   150/258: $0\data[108][31:0]
   151/258: $0\data[107][31:0]
   152/258: $0\data[106][31:0]
   153/258: $0\data[105][31:0]
   154/258: $0\data[104][31:0]
   155/258: $0\data[103][31:0]
   156/258: $0\data[102][31:0]
   157/258: $0\data[101][31:0]
   158/258: $0\data[100][31:0]
   159/258: $0\data[99][31:0]
   160/258: $0\data[98][31:0]
   161/258: $0\data[97][31:0]
   162/258: $0\data[96][31:0]
   163/258: $0\data[95][31:0]
   164/258: $0\data[94][31:0]
   165/258: $0\data[93][31:0]
   166/258: $0\data[92][31:0]
   167/258: $0\data[91][31:0]
   168/258: $0\data[90][31:0]
   169/258: $0\data[89][31:0]
   170/258: $0\data[88][31:0]
   171/258: $0\data[87][31:0]
   172/258: $0\data[86][31:0]
   173/258: $0\data[85][31:0]
   174/258: $0\data[84][31:0]
   175/258: $0\data[83][31:0]
   176/258: $0\data[82][31:0]
   177/258: $0\data[81][31:0]
   178/258: $0\data[80][31:0]
   179/258: $0\data[79][31:0]
   180/258: $0\data[78][31:0]
   181/258: $0\data[77][31:0]
   182/258: $0\data[76][31:0]
   183/258: $0\data[75][31:0]
   184/258: $0\data[74][31:0]
   185/258: $0\data[73][31:0]
   186/258: $0\data[72][31:0]
   187/258: $0\data[71][31:0]
   188/258: $0\data[70][31:0]
   189/258: $0\data[69][31:0]
   190/258: $0\data[68][31:0]
   191/258: $0\data[67][31:0]
   192/258: $0\data[66][31:0]
   193/258: $0\data[65][31:0]
   194/258: $0\data[64][31:0]
   195/258: $0\data[63][31:0]
   196/258: $0\data[62][31:0]
   197/258: $0\data[61][31:0]
   198/258: $0\data[60][31:0]
   199/258: $0\data[59][31:0]
   200/258: $0\data[58][31:0]
   201/258: $0\data[57][31:0]
   202/258: $0\data[56][31:0]
   203/258: $0\data[55][31:0]
   204/258: $0\data[54][31:0]
   205/258: $0\data[53][31:0]
   206/258: $0\data[52][31:0]
   207/258: $0\data[51][31:0]
   208/258: $0\data[50][31:0]
   209/258: $0\data[49][31:0]
   210/258: $0\data[48][31:0]
   211/258: $0\data[47][31:0]
   212/258: $0\data[46][31:0]
   213/258: $0\data[45][31:0]
   214/258: $0\data[44][31:0]
   215/258: $0\data[43][31:0]
   216/258: $0\data[42][31:0]
   217/258: $0\data[41][31:0]
   218/258: $0\data[40][31:0]
   219/258: $0\data[39][31:0]
   220/258: $0\data[38][31:0]
   221/258: $0\data[37][31:0]
   222/258: $0\data[36][31:0]
   223/258: $0\data[35][31:0]
   224/258: $0\data[34][31:0]
   225/258: $0\data[33][31:0]
   226/258: $0\data[32][31:0]
   227/258: $0\data[31][31:0]
   228/258: $0\data[30][31:0]
   229/258: $0\data[29][31:0]
   230/258: $0\data[28][31:0]
   231/258: $0\data[27][31:0]
   232/258: $0\data[26][31:0]
   233/258: $0\data[25][31:0]
   234/258: $0\data[24][31:0]
   235/258: $0\data[23][31:0]
   236/258: $0\data[22][31:0]
   237/258: $0\data[21][31:0]
   238/258: $0\data[20][31:0]
   239/258: $0\data[19][31:0]
   240/258: $0\data[18][31:0]
   241/258: $0\data[17][31:0]
   242/258: $0\data[16][31:0]
   243/258: $0\data[15][31:0]
   244/258: $0\data[14][31:0]
   245/258: $0\data[13][31:0]
   246/258: $0\data[12][31:0]
   247/258: $0\data[11][31:0]
   248/258: $0\data[10][31:0]
   249/258: $0\data[9][31:0]
   250/258: $0\data[8][31:0]
   251/258: $0\data[7][31:0]
   252/258: $0\data[6][31:0]
   253/258: $0\data[5][31:0]
   254/258: $0\data[4][31:0]
   255/258: $0\data[3][31:0]
   256/258: $0\data[2][31:0]
   257/258: $0\data[1][31:0]
   258/258: $0\data[0][31:0]

13.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\RegisterFile.$mem2reg_rd$\data$rtl/mps/RegisterFile.v:9$17_DATA' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:0$35'.
No latch inferred for signal `\RegisterFile.$mem2reg_rd$\data$rtl/mps/RegisterFile.v:8$16_DATA' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:0$32'.
No latch inferred for signal `\RegisterFile.$mem2reg_wr$\data$rtl/mps/RegisterFile.v:12$18_ADDR' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25'.
No latch inferred for signal `\RegisterFile.$mem2reg_wr$\data$rtl/mps/RegisterFile.v:12$18_DATA' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25'.
Latch inferred for signal `\RegisterFile.\data[0]' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25': $auto$proc_dlatch.cc:427:proc_dlatch$34307
Latch inferred for signal `\RegisterFile.\data[1]' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25': $auto$proc_dlatch.cc:427:proc_dlatch$34324
Latch inferred for signal `\RegisterFile.\data[2]' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25': $auto$proc_dlatch.cc:427:proc_dlatch$34341
Latch inferred for signal `\RegisterFile.\data[3]' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25': $auto$proc_dlatch.cc:427:proc_dlatch$34358
Latch inferred for signal `\RegisterFile.\data[4]' from process `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25': $auto$proc_dlatch.cc:427:proc_dlatch$34375
No latch inferred for signal `\ROM.\val' from process `\ROM.$proc$rtl/soc/ROM.v:9$14'.
No latch inferred for signal `\RAM.$mem2reg_rd$\data$rtl/soc/RAM.v:10$4_DATA' from process `\RAM.$proc$rtl/soc/RAM.v:0$11'.
No latch inferred for signal `\RAM.$mem2reg_wr$\data$rtl/soc/RAM.v:13$5_ADDR' from process `\RAM.$proc$rtl/soc/RAM.v:11$6'.
No latch inferred for signal `\RAM.$mem2reg_wr$\data$rtl/soc/RAM.v:13$5_DATA' from process `\RAM.$proc$rtl/soc/RAM.v:11$6'.
Latch inferred for signal `\RAM.\data[0]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34398
Latch inferred for signal `\RAM.\data[1]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34415
Latch inferred for signal `\RAM.\data[2]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34432
Latch inferred for signal `\RAM.\data[3]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34449
Latch inferred for signal `\RAM.\data[4]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34466
Latch inferred for signal `\RAM.\data[5]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34483
Latch inferred for signal `\RAM.\data[6]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34500
Latch inferred for signal `\RAM.\data[7]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34517
Latch inferred for signal `\RAM.\data[8]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34534
Latch inferred for signal `\RAM.\data[9]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34551
Latch inferred for signal `\RAM.\data[10]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34568
Latch inferred for signal `\RAM.\data[11]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34585
Latch inferred for signal `\RAM.\data[12]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34602
Latch inferred for signal `\RAM.\data[13]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34619
Latch inferred for signal `\RAM.\data[14]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34636
Latch inferred for signal `\RAM.\data[15]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34653
Latch inferred for signal `\RAM.\data[16]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34670
Latch inferred for signal `\RAM.\data[17]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34687
Latch inferred for signal `\RAM.\data[18]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34704
Latch inferred for signal `\RAM.\data[19]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34721
Latch inferred for signal `\RAM.\data[20]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34738
Latch inferred for signal `\RAM.\data[21]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34755
Latch inferred for signal `\RAM.\data[22]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34772
Latch inferred for signal `\RAM.\data[23]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34789
Latch inferred for signal `\RAM.\data[24]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34806
Latch inferred for signal `\RAM.\data[25]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34823
Latch inferred for signal `\RAM.\data[26]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34840
Latch inferred for signal `\RAM.\data[27]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34857
Latch inferred for signal `\RAM.\data[28]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34874
Latch inferred for signal `\RAM.\data[29]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34891
Latch inferred for signal `\RAM.\data[30]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34908
Latch inferred for signal `\RAM.\data[31]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34925
Latch inferred for signal `\RAM.\data[32]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34942
Latch inferred for signal `\RAM.\data[33]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34959
Latch inferred for signal `\RAM.\data[34]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34976
Latch inferred for signal `\RAM.\data[35]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$34993
Latch inferred for signal `\RAM.\data[36]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35010
Latch inferred for signal `\RAM.\data[37]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35027
Latch inferred for signal `\RAM.\data[38]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35044
Latch inferred for signal `\RAM.\data[39]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35061
Latch inferred for signal `\RAM.\data[40]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35078
Latch inferred for signal `\RAM.\data[41]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35095
Latch inferred for signal `\RAM.\data[42]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35112
Latch inferred for signal `\RAM.\data[43]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35129
Latch inferred for signal `\RAM.\data[44]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35146
Latch inferred for signal `\RAM.\data[45]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35163
Latch inferred for signal `\RAM.\data[46]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35180
Latch inferred for signal `\RAM.\data[47]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35197
Latch inferred for signal `\RAM.\data[48]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35214
Latch inferred for signal `\RAM.\data[49]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35231
Latch inferred for signal `\RAM.\data[50]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35248
Latch inferred for signal `\RAM.\data[51]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35265
Latch inferred for signal `\RAM.\data[52]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35282
Latch inferred for signal `\RAM.\data[53]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35299
Latch inferred for signal `\RAM.\data[54]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35316
Latch inferred for signal `\RAM.\data[55]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35333
Latch inferred for signal `\RAM.\data[56]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35350
Latch inferred for signal `\RAM.\data[57]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35367
Latch inferred for signal `\RAM.\data[58]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35384
Latch inferred for signal `\RAM.\data[59]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35401
Latch inferred for signal `\RAM.\data[60]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35418
Latch inferred for signal `\RAM.\data[61]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35435
Latch inferred for signal `\RAM.\data[62]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35452
Latch inferred for signal `\RAM.\data[63]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35469
Latch inferred for signal `\RAM.\data[64]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35486
Latch inferred for signal `\RAM.\data[65]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35503
Latch inferred for signal `\RAM.\data[66]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35520
Latch inferred for signal `\RAM.\data[67]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35537
Latch inferred for signal `\RAM.\data[68]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35554
Latch inferred for signal `\RAM.\data[69]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35571
Latch inferred for signal `\RAM.\data[70]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35588
Latch inferred for signal `\RAM.\data[71]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35605
Latch inferred for signal `\RAM.\data[72]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35622
Latch inferred for signal `\RAM.\data[73]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35639
Latch inferred for signal `\RAM.\data[74]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35656
Latch inferred for signal `\RAM.\data[75]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35673
Latch inferred for signal `\RAM.\data[76]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35690
Latch inferred for signal `\RAM.\data[77]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35707
Latch inferred for signal `\RAM.\data[78]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35724
Latch inferred for signal `\RAM.\data[79]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35741
Latch inferred for signal `\RAM.\data[80]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35758
Latch inferred for signal `\RAM.\data[81]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35775
Latch inferred for signal `\RAM.\data[82]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35792
Latch inferred for signal `\RAM.\data[83]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35809
Latch inferred for signal `\RAM.\data[84]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35826
Latch inferred for signal `\RAM.\data[85]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35843
Latch inferred for signal `\RAM.\data[86]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35860
Latch inferred for signal `\RAM.\data[87]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35877
Latch inferred for signal `\RAM.\data[88]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35894
Latch inferred for signal `\RAM.\data[89]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35911
Latch inferred for signal `\RAM.\data[90]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35928
Latch inferred for signal `\RAM.\data[91]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35945
Latch inferred for signal `\RAM.\data[92]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35962
Latch inferred for signal `\RAM.\data[93]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35979
Latch inferred for signal `\RAM.\data[94]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$35996
Latch inferred for signal `\RAM.\data[95]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36013
Latch inferred for signal `\RAM.\data[96]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36030
Latch inferred for signal `\RAM.\data[97]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36047
Latch inferred for signal `\RAM.\data[98]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36064
Latch inferred for signal `\RAM.\data[99]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36081
Latch inferred for signal `\RAM.\data[100]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36098
Latch inferred for signal `\RAM.\data[101]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36115
Latch inferred for signal `\RAM.\data[102]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36132
Latch inferred for signal `\RAM.\data[103]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36149
Latch inferred for signal `\RAM.\data[104]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36166
Latch inferred for signal `\RAM.\data[105]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36183
Latch inferred for signal `\RAM.\data[106]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36200
Latch inferred for signal `\RAM.\data[107]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36217
Latch inferred for signal `\RAM.\data[108]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36234
Latch inferred for signal `\RAM.\data[109]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36251
Latch inferred for signal `\RAM.\data[110]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36268
Latch inferred for signal `\RAM.\data[111]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36285
Latch inferred for signal `\RAM.\data[112]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36302
Latch inferred for signal `\RAM.\data[113]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36319
Latch inferred for signal `\RAM.\data[114]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36336
Latch inferred for signal `\RAM.\data[115]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36353
Latch inferred for signal `\RAM.\data[116]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36370
Latch inferred for signal `\RAM.\data[117]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36387
Latch inferred for signal `\RAM.\data[118]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36404
Latch inferred for signal `\RAM.\data[119]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36421
Latch inferred for signal `\RAM.\data[120]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36438
Latch inferred for signal `\RAM.\data[121]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36455
Latch inferred for signal `\RAM.\data[122]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36472
Latch inferred for signal `\RAM.\data[123]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36489
Latch inferred for signal `\RAM.\data[124]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36506
Latch inferred for signal `\RAM.\data[125]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36523
Latch inferred for signal `\RAM.\data[126]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36540
Latch inferred for signal `\RAM.\data[127]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36557
Latch inferred for signal `\RAM.\data[128]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36574
Latch inferred for signal `\RAM.\data[129]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36591
Latch inferred for signal `\RAM.\data[130]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36608
Latch inferred for signal `\RAM.\data[131]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36625
Latch inferred for signal `\RAM.\data[132]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36642
Latch inferred for signal `\RAM.\data[133]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36659
Latch inferred for signal `\RAM.\data[134]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36676
Latch inferred for signal `\RAM.\data[135]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36693
Latch inferred for signal `\RAM.\data[136]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36710
Latch inferred for signal `\RAM.\data[137]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36727
Latch inferred for signal `\RAM.\data[138]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36744
Latch inferred for signal `\RAM.\data[139]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36761
Latch inferred for signal `\RAM.\data[140]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36778
Latch inferred for signal `\RAM.\data[141]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36795
Latch inferred for signal `\RAM.\data[142]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36812
Latch inferred for signal `\RAM.\data[143]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36829
Latch inferred for signal `\RAM.\data[144]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36846
Latch inferred for signal `\RAM.\data[145]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36863
Latch inferred for signal `\RAM.\data[146]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36880
Latch inferred for signal `\RAM.\data[147]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36897
Latch inferred for signal `\RAM.\data[148]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36914
Latch inferred for signal `\RAM.\data[149]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36931
Latch inferred for signal `\RAM.\data[150]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36948
Latch inferred for signal `\RAM.\data[151]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36965
Latch inferred for signal `\RAM.\data[152]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36982
Latch inferred for signal `\RAM.\data[153]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$36999
Latch inferred for signal `\RAM.\data[154]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37016
Latch inferred for signal `\RAM.\data[155]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37033
Latch inferred for signal `\RAM.\data[156]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37050
Latch inferred for signal `\RAM.\data[157]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37067
Latch inferred for signal `\RAM.\data[158]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37084
Latch inferred for signal `\RAM.\data[159]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37101
Latch inferred for signal `\RAM.\data[160]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37118
Latch inferred for signal `\RAM.\data[161]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37135
Latch inferred for signal `\RAM.\data[162]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37152
Latch inferred for signal `\RAM.\data[163]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37169
Latch inferred for signal `\RAM.\data[164]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37186
Latch inferred for signal `\RAM.\data[165]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37203
Latch inferred for signal `\RAM.\data[166]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37220
Latch inferred for signal `\RAM.\data[167]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37237
Latch inferred for signal `\RAM.\data[168]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37254
Latch inferred for signal `\RAM.\data[169]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37271
Latch inferred for signal `\RAM.\data[170]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37288
Latch inferred for signal `\RAM.\data[171]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37305
Latch inferred for signal `\RAM.\data[172]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37322
Latch inferred for signal `\RAM.\data[173]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37339
Latch inferred for signal `\RAM.\data[174]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37356
Latch inferred for signal `\RAM.\data[175]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37373
Latch inferred for signal `\RAM.\data[176]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37390
Latch inferred for signal `\RAM.\data[177]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37407
Latch inferred for signal `\RAM.\data[178]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37424
Latch inferred for signal `\RAM.\data[179]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37441
Latch inferred for signal `\RAM.\data[180]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37458
Latch inferred for signal `\RAM.\data[181]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37475
Latch inferred for signal `\RAM.\data[182]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37492
Latch inferred for signal `\RAM.\data[183]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37509
Latch inferred for signal `\RAM.\data[184]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37526
Latch inferred for signal `\RAM.\data[185]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37543
Latch inferred for signal `\RAM.\data[186]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37560
Latch inferred for signal `\RAM.\data[187]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37577
Latch inferred for signal `\RAM.\data[188]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37594
Latch inferred for signal `\RAM.\data[189]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37611
Latch inferred for signal `\RAM.\data[190]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37628
Latch inferred for signal `\RAM.\data[191]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37645
Latch inferred for signal `\RAM.\data[192]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37662
Latch inferred for signal `\RAM.\data[193]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37679
Latch inferred for signal `\RAM.\data[194]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37696
Latch inferred for signal `\RAM.\data[195]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37713
Latch inferred for signal `\RAM.\data[196]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37730
Latch inferred for signal `\RAM.\data[197]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37747
Latch inferred for signal `\RAM.\data[198]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37764
Latch inferred for signal `\RAM.\data[199]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37781
Latch inferred for signal `\RAM.\data[200]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37798
Latch inferred for signal `\RAM.\data[201]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37815
Latch inferred for signal `\RAM.\data[202]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37832
Latch inferred for signal `\RAM.\data[203]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37849
Latch inferred for signal `\RAM.\data[204]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37866
Latch inferred for signal `\RAM.\data[205]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37883
Latch inferred for signal `\RAM.\data[206]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37900
Latch inferred for signal `\RAM.\data[207]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37917
Latch inferred for signal `\RAM.\data[208]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37934
Latch inferred for signal `\RAM.\data[209]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37951
Latch inferred for signal `\RAM.\data[210]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37968
Latch inferred for signal `\RAM.\data[211]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$37985
Latch inferred for signal `\RAM.\data[212]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38002
Latch inferred for signal `\RAM.\data[213]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38019
Latch inferred for signal `\RAM.\data[214]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38036
Latch inferred for signal `\RAM.\data[215]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38053
Latch inferred for signal `\RAM.\data[216]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38070
Latch inferred for signal `\RAM.\data[217]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38087
Latch inferred for signal `\RAM.\data[218]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38104
Latch inferred for signal `\RAM.\data[219]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38121
Latch inferred for signal `\RAM.\data[220]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38138
Latch inferred for signal `\RAM.\data[221]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38155
Latch inferred for signal `\RAM.\data[222]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38172
Latch inferred for signal `\RAM.\data[223]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38189
Latch inferred for signal `\RAM.\data[224]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38206
Latch inferred for signal `\RAM.\data[225]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38223
Latch inferred for signal `\RAM.\data[226]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38240
Latch inferred for signal `\RAM.\data[227]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38257
Latch inferred for signal `\RAM.\data[228]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38274
Latch inferred for signal `\RAM.\data[229]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38291
Latch inferred for signal `\RAM.\data[230]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38308
Latch inferred for signal `\RAM.\data[231]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38325
Latch inferred for signal `\RAM.\data[232]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38342
Latch inferred for signal `\RAM.\data[233]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38359
Latch inferred for signal `\RAM.\data[234]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38376
Latch inferred for signal `\RAM.\data[235]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38393
Latch inferred for signal `\RAM.\data[236]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38410
Latch inferred for signal `\RAM.\data[237]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38427
Latch inferred for signal `\RAM.\data[238]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38444
Latch inferred for signal `\RAM.\data[239]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38461
Latch inferred for signal `\RAM.\data[240]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38478
Latch inferred for signal `\RAM.\data[241]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38495
Latch inferred for signal `\RAM.\data[242]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38512
Latch inferred for signal `\RAM.\data[243]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38529
Latch inferred for signal `\RAM.\data[244]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38546
Latch inferred for signal `\RAM.\data[245]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38563
Latch inferred for signal `\RAM.\data[246]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38580
Latch inferred for signal `\RAM.\data[247]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38597
Latch inferred for signal `\RAM.\data[248]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38614
Latch inferred for signal `\RAM.\data[249]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38631
Latch inferred for signal `\RAM.\data[250]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38648
Latch inferred for signal `\RAM.\data[251]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38665
Latch inferred for signal `\RAM.\data[252]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38682
Latch inferred for signal `\RAM.\data[253]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38699
Latch inferred for signal `\RAM.\data[254]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38716
Latch inferred for signal `\RAM.\data[255]' from process `\RAM.$proc$rtl/soc/RAM.v:11$6': $auto$proc_dlatch.cc:427:proc_dlatch$38733

13.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ProgramCounter.\pc' using process `\ProgramCounter.$proc$rtl/mps/ProgramCounter.v:6$45'.
  created $adff cell `$procdff$38734' with positive edge clock and negative level reset.

13.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ProgramCounter.$proc$rtl/mps/ProgramCounter.v:6$45'.
Found and cleaned up 1 empty switch in `\RegisterFile.$proc$rtl/mps/RegisterFile.v:0$35'.
Removing empty process `RegisterFile.$proc$rtl/mps/RegisterFile.v:0$35'.
Found and cleaned up 1 empty switch in `\RegisterFile.$proc$rtl/mps/RegisterFile.v:0$32'.
Removing empty process `RegisterFile.$proc$rtl/mps/RegisterFile.v:0$32'.
Found and cleaned up 2 empty switches in `\RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25'.
Removing empty process `RegisterFile.$proc$rtl/mps/RegisterFile.v:10$25'.
Removing empty process `ROM.$proc$rtl/soc/ROM.v:9$14'.
Found and cleaned up 1 empty switch in `\RAM.$proc$rtl/soc/RAM.v:0$11'.
Removing empty process `RAM.$proc$rtl/soc/RAM.v:0$11'.
Found and cleaned up 2 empty switches in `\RAM.$proc$rtl/soc/RAM.v:11$6'.
Removing empty process `RAM.$proc$rtl/soc/RAM.v:11$6'.
Cleaned up 7 empty switches.

13.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ProgramCounter.
Optimizing module PCLogic.
<suppressed ~2 debug messages>
Optimizing module InstructionDecoder.
Optimizing module RegisterFile.
<suppressed ~43 debug messages>
Optimizing module SignExtender.
Optimizing module ROM.
Optimizing module RAM.
<suppressed ~1796 debug messages>
Optimizing module CPU.
Optimizing module main.

13.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module ProgramCounter.
Optimizing module PCLogic.
Optimizing module InstructionDecoder.
Optimizing module RegisterFile.
Optimizing module SignExtender.
Optimizing module ROM.
Optimizing module RAM.
Optimizing module CPU.
Optimizing module main.

13.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ProgramCounter..
Finding unused cells or wires in module \PCLogic..
Finding unused cells or wires in module \InstructionDecoder..
Finding unused cells or wires in module \RegisterFile..
Finding unused cells or wires in module \SignExtender..
Finding unused cells or wires in module \ROM..
Finding unused cells or wires in module \RAM..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \main..
Removed 266 unused cells and 2401 unused wires.
<suppressed ~275 debug messages>

13.6. Executing CHECK pass (checking for obvious problems).
Checking module CPU...
Checking module InstructionDecoder...
Checking module PCLogic...
Checking module ProgramCounter...
Checking module RAM...
Checking module ROM...
Checking module RegisterFile...
Checking module SignExtender...
Checking module main...
Found and reported 0 problems.

13.7. Executing OPT pass (performing simple optimizations).

13.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CPU.
Optimizing module InstructionDecoder.
Optimizing module PCLogic.
Optimizing module ProgramCounter.
Optimizing module RAM.
Optimizing module ROM.
Optimizing module RegisterFile.
Optimizing module SignExtender.
Optimizing module main.

13.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CPU'.
Finding identical cells in module `\InstructionDecoder'.
Finding identical cells in module `\PCLogic'.
Finding identical cells in module `\ProgramCounter'.
Finding identical cells in module `\RAM'.
<suppressed ~768 debug messages>
Finding identical cells in module `\ROM'.
Finding identical cells in module `\RegisterFile'.
Finding identical cells in module `\SignExtender'.
Finding identical cells in module `\main'.
Removed a total of 256 cells.

13.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InstructionDecoder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCLogic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ProgramCounter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RAM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ROM..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RegisterFile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SignExtender..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

13.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CPU.
  Optimizing cells in module \InstructionDecoder.
  Optimizing cells in module \PCLogic.
  Optimizing cells in module \ProgramCounter.
  Optimizing cells in module \RAM.
  Optimizing cells in module \ROM.
  Optimizing cells in module \RegisterFile.
  Optimizing cells in module \SignExtender.
  Optimizing cells in module \main.
Performed a total of 0 changes.

13.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CPU'.
Finding identical cells in module `\InstructionDecoder'.
Finding identical cells in module `\PCLogic'.
Finding identical cells in module `\ProgramCounter'.
Finding identical cells in module `\RAM'.
Finding identical cells in module `\ROM'.
Finding identical cells in module `\RegisterFile'.
Finding identical cells in module `\SignExtender'.
Finding identical cells in module `\main'.
Removed a total of 0 cells.

13.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \InstructionDecoder..
Finding unused cells or wires in module \PCLogic..
Finding unused cells or wires in module \ProgramCounter..
Finding unused cells or wires in module \RAM..
Finding unused cells or wires in module \ROM..
Finding unused cells or wires in module \RegisterFile..
Finding unused cells or wires in module \SignExtender..
Finding unused cells or wires in module \main..
Removed 0 unused cells and 256 unused wires.
<suppressed ~1 debug messages>

13.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module CPU.
Optimizing module InstructionDecoder.
Optimizing module PCLogic.
Optimizing module ProgramCounter.
Optimizing module RAM.
Optimizing module ROM.
Optimizing module RegisterFile.
Optimizing module SignExtender.
Optimizing module main.

13.7.8. Rerunning OPT passes. (Maybe there is more to do..)

13.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CPU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \InstructionDecoder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCLogic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ProgramCounter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RAM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ROM..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RegisterFile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SignExtender..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

13.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CPU.
  Optimizing cells in module \InstructionDecoder.
  Optimizing cells in module \PCLogic.
  Optimizing cells in module \ProgramCounter.
  Optimizing cells in module \RAM.
  Optimizing cells in module \ROM.
  Optimizing cells in module \RegisterFile.
  Optimizing cells in module \SignExtender.
  Optimizing cells in module \main.
Performed a total of 0 changes.

13.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CPU'.
Finding identical cells in module `\InstructionDecoder'.
Finding identical cells in module `\PCLogic'.
Finding identical cells in module `\ProgramCounter'.
Finding identical cells in module `\RAM'.
Finding identical cells in module `\ROM'.
Finding identical cells in module `\RegisterFile'.
Finding identical cells in module `\SignExtender'.
Finding identical cells in module `\main'.
Removed a total of 0 cells.

13.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \InstructionDecoder..
Finding unused cells or wires in module \PCLogic..
Finding unused cells or wires in module \ProgramCounter..
Finding unused cells or wires in module \RAM..
Finding unused cells or wires in module \ROM..
Finding unused cells or wires in module \RegisterFile..
Finding unused cells or wires in module \SignExtender..
Finding unused cells or wires in module \main..

13.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module CPU.
Optimizing module InstructionDecoder.
Optimizing module PCLogic.
Optimizing module ProgramCounter.
Optimizing module RAM.
Optimizing module ROM.
Optimizing module RegisterFile.
Optimizing module SignExtender.
Optimizing module main.

13.7.14. Finished OPT passes. (There is nothing left to do.)

13.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 bits (of 32) from port B of cell PCLogic.$add$rtl/mps/PCLogic.v:8$38 ($add).
Removed top 2 bits (of 32) from wire PCLogic.pc_jump.
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$231_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$232_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$233_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$234_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$235_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$236_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$10082_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$10222_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$10363_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$10505_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$10648_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$10792_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$10937_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$11083_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$11230_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$11378_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$11527_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$11677_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$11828_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$11980_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$12133_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$12287_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$12442_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$12598_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$12755_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$12913_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$13072_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$13232_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$13393_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$13555_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$13718_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$13882_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$14047_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$14213_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$14380_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$14548_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$14717_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$14887_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$15058_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$15230_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$15403_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$15577_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$15752_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$15928_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$16105_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$16283_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$16462_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$16642_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$16823_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$17005_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$17188_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$17372_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$17557_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$17743_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$17930_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$18118_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$18307_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$18497_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$18688_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$18880_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$19073_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$19267_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$19462_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell RAM.$procmux$19658_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$19855_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$20053_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$20252_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$20452_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$20653_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$20855_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$21058_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$21262_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$21467_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$21673_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$21880_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$22088_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$22297_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$22507_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$22718_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$22930_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$23143_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$23357_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$23572_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$23788_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$24005_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$24223_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$24442_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$24662_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$24883_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$25105_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$25328_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$25552_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$25777_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$26003_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$26230_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell RAM.$procmux$26458_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$26687_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$26917_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$27148_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$27380_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$27613_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$27847_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$28082_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$28318_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$28555_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$28793_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$29032_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$29272_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$29513_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$29755_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$29998_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell RAM.$procmux$30242_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell RAM.$procmux$30487_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell RAM.$procmux$30733_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell RAM.$procmux$30980_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell RAM.$procmux$31228_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell RAM.$procmux$31477_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell RAM.$procmux$31727_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell RAM.$procmux$31978_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell RAM.$procmux$32230_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell RAM.$procmux$32483_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell RAM.$procmux$32737_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell RAM.$procmux$32992_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell RAM.$procmux$33248_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell RAM.$procmux$33505_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell RAM.$procmux$33763_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell RAM.$procmux$34022_CMP0 ($eq).
Removed top 24 address bits (of 32) from memory read port ROM.$memrd$\data$rtl/soc/ROM.v:10$15 (data).
Removed top 1 bits (of 3) from port B of cell RegisterFile.$procmux$50_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell RegisterFile.$procmux$51_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell RegisterFile.$procmux$52_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell RegisterFile.$ternary$rtl/mps/RegisterFile.v:8$21 ($mux).
Removed top 1 bits (of 32) from mux cell RegisterFile.$ternary$rtl/mps/RegisterFile.v:9$24 ($mux).
Removed top 1 bits (of 3) from port B of cell RegisterFile.$procmux$57_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell RegisterFile.$procmux$58_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell RegisterFile.$procmux$59_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell RegisterFile.$procmux$75_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell RegisterFile.$procmux$82_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell RegisterFile.$procmux$90_CMP0 ($eq).

13.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \InstructionDecoder..
Finding unused cells or wires in module \PCLogic..
Finding unused cells or wires in module \ProgramCounter..
Finding unused cells or wires in module \RAM..
Finding unused cells or wires in module \ROM..
Finding unused cells or wires in module \RegisterFile..
Finding unused cells or wires in module \SignExtender..
Finding unused cells or wires in module \main..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13.10. Executing MEMORY_COLLECT pass (generating $mem cells).

13.11. Executing OPT pass (performing simple optimizations).

13.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CPU.
Optimizing module InstructionDecoder.
Optimizing module PCLogic.
Optimizing module ProgramCounter.
Optimizing module RAM.
Optimizing module ROM.
Optimizing module RegisterFile.
Optimizing module SignExtender.
Optimizing module main.

13.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CPU'.
Finding identical cells in module `\InstructionDecoder'.
Finding identical cells in module `\PCLogic'.
Finding identical cells in module `\ProgramCounter'.
Finding identical cells in module `\RAM'.
Finding identical cells in module `\ROM'.
Finding identical cells in module `\RegisterFile'.
Finding identical cells in module `\SignExtender'.
Finding identical cells in module `\main'.
Removed a total of 0 cells.

13.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \InstructionDecoder..
Finding unused cells or wires in module \PCLogic..
Finding unused cells or wires in module \ProgramCounter..
Finding unused cells or wires in module \RAM..
Finding unused cells or wires in module \ROM..
Finding unused cells or wires in module \RegisterFile..
Finding unused cells or wires in module \SignExtender..
Finding unused cells or wires in module \main..

13.11.4. Finished fast OPT passes.

13.12. Printing statistics.

=== CPU ===

   Number of wires:                 32
   Number of wire bits:            473
   Number of public wires:          30
   Number of public wire bits:     436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mux                            3
     ALU                             1
     ALUControl                      1
     Control                         1
     InstructionDecoder              1
     PCLogic                         1
     ProgramCounter                  1
     RegisterFile                    1
     SignExtender                    1

=== InstructionDecoder ===

   Number of wires:                  8
   Number of wire bits:            101
   Number of public wires:           8
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== PCLogic ===

   Number of wires:                 12
   Number of wire bits:            252
   Number of public wires:          10
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            2
     $and                            1
     $mux                            2

=== ProgramCounter ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

=== RAM ===

   Number of wires:               1285
   Number of wire bits:           9314
   Number of public wires:         260
   Number of public wire bits:    8289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1282
     $and                          256
     $dlatch                       256
     $eq                           255
     $logic_not                      1
     $not                          257
     $pmux                           1
     $reduce_or                    256

=== ROM ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mem_v2                         1

=== RegisterFile ===

   Number of wires:                 49
   Number of wire bits:            364
   Number of public wires:          12
   Number of public wire bits:     267
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $and                            5
     $dlatch                         5
     $eq                            12
     $logic_and                      1
     $logic_not                      5
     $mux                            2
     $not                            6
     $pmux                           2
     $reduce_bool                    1
     $reduce_or                      5

=== SignExtender ===

   Number of wires:                  2
   Number of wire bits:             48
   Number of public wires:           2
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== main ===

   Number of wires:                  8
   Number of wire bits:            163
   Number of public wires:           8
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     CPU                             1
     RAM                             1
     ROM                             1

=== design hierarchy ===

   main                              1
     CPU                             1
       InstructionDecoder            1
       PCLogic                       1
       ProgramCounter                1
       RegisterFile                  1
       SignExtender                  1
     RAM                             1
     ROM                             1

   Number of wires:               1402
   Number of wire bits:          10845
   Number of public wires:         336
   Number of public wire bits:    9653
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1339
     $add                            2
     $adff                           1
     $and                          262
     $dlatch                       261
     $eq                           267
     $logic_and                      1
     $logic_not                      6
     $mem_v2                         1
     $mux                            7
     $not                          263
     $pmux                           3
     $reduce_bool                    1
     $reduce_or                    261
     ALU                             1
     ALUControl                      1
     Control                         1

13.13. Executing CHECK pass (checking for obvious problems).
Checking module CPU...
Checking module InstructionDecoder...
Checking module PCLogic...
Checking module ProgramCounter...
Checking module RAM...
Checking module ROM...
Checking module RegisterFile...
Checking module SignExtender...
Checking module main...
Found and reported 0 problems.

-- Writing to `build/soc/main.prep.json' using backend `json' --

14. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 8ba87ebb50, CPU: user 2.55s system 0.06s, MEM: 35.43 MB peak
Yosys 0.16 (git sha1 yosys-0.16, gcc 11.3.0 -fPIC -Os)
Time spent: 24% 1x proc_mux (0 sec), 18% 5x opt_clean (0 sec), ...
