{"vcs1":{"timestamp_begin":1731315478.920981187, "rt":4.34, "ut":1.20, "st":0.25}}
{"vcselab":{"timestamp_begin":1731315483.323346156, "rt":4.45, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1731315487.954051318, "rt":1.22, "ut":0.14, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731315478.388149441}
{"VCS_COMP_START_TIME": 1731315478.388149441}
{"VCS_COMP_END_TIME": 1731315497.934551010}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 333800}}
{"stitch_vcselab": {"peak_mem": 231544}}
