$date
	Sat Dec  6 19:03:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module even_parity_tb $end
$var wire 1 ! parity $end
$var reg 4 " data [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 4 $ data [3:0] $end
$var wire 1 ! parity $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
b1 #
b1 "
1!
$end
#1
b10 "
b10 $
b10 #
#2
0!
b11 "
b11 $
b11 #
#3
1!
b100 "
b100 $
b100 #
#4
0!
b101 "
b101 $
b101 #
#5
b110 "
b110 $
b110 #
#6
1!
b111 "
b111 $
b111 #
#7
b1000 "
b1000 $
b1000 #
#8
0!
b1001 "
b1001 $
b1001 #
#9
b1010 "
b1010 $
b1010 #
#10
1!
b1011 "
b1011 $
b1011 #
#11
0!
b1100 "
b1100 $
b1100 #
#12
1!
b1101 "
b1101 $
b1101 #
#13
b1110 "
b1110 $
b1110 #
#14
0!
b1111 "
b1111 $
b1111 #
#15
b10000 #
