/home/bit/code/cadence courses labs/SystemVerilog Accelerated Verification using UVM/lab05_seq/tb /home/bit/code/cadence courses labs/SystemVerilog Accelerated Verification using UVM/lab05_seq/tb