D:\Microsemi\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis   -part A3PE1500  -package PQFP208  -grade -1    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\report\andgate_fpga_mapper.xml  -top_level_module  andgate  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.edn   -freq 40.000   D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synwork\andgate_prem.srd  -sap  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.sap  -otap  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.tap  -omap  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.map  -devicelib  D:\Microsemi\SynplifyPro\lib\proasic\proasic3e.v  -sap  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.sap  -ologparam  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\syntmp\andgate.plg  -osyn  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srm  -prjdir  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\  -prjname  andgate_syn  -log  D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\synlog\andgate_fpga_mapper.srr 
relcom:..\..\..\..\..\..\Microsemi\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3PE1500 -package PQFP208 -grade -1 -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\andgate_fpga_mapper.xml -top_level_module andgate -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\andgate.edn -freq 40.000 ..\synwork\andgate_prem.srd -sap ..\andgate.sap -otap ..\andgate.tap -omap ..\andgate.map -devicelib ..\..\..\..\..\..\Microsemi\SynplifyPro\lib\proasic\proasic3e.v -sap ..\andgate.sap -ologparam andgate.plg -osyn ..\andgate.srm -prjdir ..\ -prjname andgate_syn -log ..\synlog\andgate_fpga_mapper.srr
rc:0 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1658466287|size:1806|exec:0|csum:
file:..\andgate.edn|io:o|time:1658466290|size:4104|exec:0|csum:
file:..\synwork\andgate_prem.srd|io:i|time:1658466289|size:1294|exec:0|csum:B0F515A1B5FB989804E89C8F1ADD611B
file:..\andgate.sap|io:o|time:1658466289|size:117|exec:0|csum:
file:..\andgate.tap|io:o|time:0|size:0|exec:0|csum:
file:..\andgate.map|io:o|time:1658466290|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\SynplifyPro\lib\proasic\proasic3e.v|io:i|time:1508993288|size:55760|exec:0|csum:64AE7C3A692FB1B8DBD4D43CE4BE7E9F
file:..\andgate.sap|io:o|time:1658466289|size:117|exec:0|csum:
file:andgate.plg|io:o|time:1658466290|size:97|exec:0|csum:
file:..\andgate.srm|io:o|time:1658466290|size:63249|exec:0|csum:
file:..\synlog\andgate_fpga_mapper.srr|io:o|time:1658466290|size:7419|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\SynplifyPro\bin\m_proasic.exe|io:i|time:1509339672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\Microsemi\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509341086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
