processSpaceRAND

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000102                       # Number of seconds simulated
sim_ticks                                   102087000                       # Number of ticks simulated
final_tick                                  102087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 564812                       # Simulator instruction rate (inst/s)
host_op_rate                                   564094                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4798674438                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484348                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                       11987                       # Number of instructions simulated
sim_ops                                         11987                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    102087000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               15111                       # Number of hits
system.cache.misses                              1628                       # Number of misses
system.cache.missLatency::samples                1628                       # Ticks for misses to the cache
system.cache.missLatency::mean           52425.061425                       # Ticks for misses to the cache
system.cache.missLatency::gmean          44112.964585                       # Ticks for misses to the cache
system.cache.missLatency::stdev          37204.379608                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 555     34.09%     34.09% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             797     48.96%     83.05% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             196     12.04%     95.09% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             17      1.04%     96.13% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            43      2.64%     98.77% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             7      0.43%     99.20% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             1      0.06%     99.26% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.26% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             2      0.12%     99.39% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             4      0.25%     99.63% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             5      0.31%     99.94% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%     99.94% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%     99.94% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%     99.94% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%     99.94% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             1      0.06%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  1628                       # Ticks for misses to the cache
system.cache.hitRatio                        0.902742                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         4868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       207360                       # Cumulative packet size per connected master and slave (bytes)
