---
name: Table 2-35
full_name: Table 2-35. Additional MSRs Supported by Intel® Core™ M Processors and 5th Generation Intel® Core™ Processors
supported_cpu: []
msr:
- value: E2H
  name: MSR_PKG_CST_CONFIG_CONTROL
  bitfields:
  - bit: '3:0'
    access: R/W
    long_description: 'Package C-State Limit Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C- state limit. The following C-state code name encodings are supported: 0000b: C0/C1 (no package C-state support) 0001b: C2 0010b: C3 0011b: C6 0100b: C7 0101b: C7s 0110b: C8 0111b: C9 1000b: C10'
    description: Package C-State Limit
  - bit: '9:4'
    description: Reserved
  - bit: '10'
    access: R/W
    description: I/O MWAIT Redirection Enable
  - bit: '14:11'
    description: Reserved
  - bit: '15'
    access: R/WO
    description: CFG Lock
  - bit: '24:16'
    description: Reserved
  - bit: '25'
    access: R/W
    description: C3 State Auto Demotion Enable
  - bit: '26'
    access: R/W
    description: C1 State Auto Demotion Enable
  - bit: '27'
    access: R/W
    description: Enable C3 Undemotion
  - bit: '28'
    access: R/W
    description: Enable C1 Undemotion
  - bit: '29'
    access: R/W
    description: Enable Package C-State Auto-Demotion
  - bit: '30'
    access: R/W
    description: Enable Package C-State Undemotion
  - bit: '63:31'
    description: Reserved
  scope: Core
  access: R/W
  description: C-State Configuration Control
  long_description: 'C-State Configuration Control Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See http://biosbits.org.'
- value: 1ADH
  name: MSR_TURBO_RATIO_LIMIT
  bitfields:
  - bit: '7:0'
    long_description: Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.
    description: Maximum Ratio Limit for 1C
  - bit: '15:8'
    long_description: Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.
    description: Maximum Ratio Limit for 2C
  - bit: '23:16'
    long_description: Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.
    description: Maximum Ratio Limit for 3C
  - bit: '31:24'
    long_description: Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.
    description: Maximum Ratio Limit for 4C
  - bit: '39:32'
    long_description: Maximum Ratio Limit for 5C Maximum turbo ratio limit of 5core active.
    description: Maximum Ratio Limit for 5C
  - bit: '47:40'
    long_description: Maximum Ratio Limit for 6C Maximum turbo ratio limit of 6core active.
    description: Maximum Ratio Limit for 6C
  - bit: '63:48'
    description: Reserved
  scope: Package
  description: Maximum Ratio Limit of Turbo Mode
  long_description: Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.
- value: 639H
  name: MSR_PP0_ENERGY_STATUS
  scope: Package
  access: R/O
  description: PP0 Energy Status
  long_description: PP0 Energy Status See Section 14.10.4, “PP0/PP1 RAPL Domains.”
  see_section:
  - 14.10.4
- value: SeeTable2-20,Table2-21,Table2-22,Table2-25,Table2-29,Table2-30,Table2-34forotherMSRdefinitionsapplicabletoprocessorswithCPUIDsignature06_3DH.
