module reg20 (btn, clk, _rst, out);

input logic btn, clk, _rst;
logic [19:0] Q;
output logic out;

always_ff @(negedge _rst or posedge btn) begin
if (!_rst) Q <= 1;
else if (btn) Q <= {Q[0], Q[19:1]};
end


endmodule