#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55bac3c39a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55bac3ec6b40 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0x55bac3fdb450_0 .var "awaddr_reg", 31 0;
v0x55bac3fdb550_0 .var "busy_now", 0 0;
v0x55bac3fdb610_0 .var "busy_prev", 0 0;
v0x55bac3fdb6b0_0 .var "clk", 0 0;
v0x55bac3fdb750_0 .net "cs_n", 0 0, L_0x55bac4004ed0;  1 drivers
v0x55bac3fdb840_0 .var "fstat", 31 0;
o0x7f4466522a58 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x55bac3c92f50 .island tran;
p0x7f4466522a58 .port I0x55bac3c92f50, o0x7f4466522a58;
v0x55bac3fdb920_0 .net8 "io", 3 0, p0x7f4466522a58;  0 drivers, strength-aware
v0x55bac3fdb9e0_0 .net "irq", 0 0, L_0x55bac3ff41b0;  1 drivers
v0x55bac3fdbad0_0 .var/i "j", 31 0;
v0x55bac3fdbb90_0 .net "m_araddr", 31 0, L_0x55bac3ff80a0;  1 drivers
v0x55bac3fdbc50_0 .var "m_arready", 0 0;
v0x55bac3fdbcf0_0 .net "m_arvalid", 0 0, L_0x55bac3ff8160;  1 drivers
v0x55bac3fdbde0_0 .net "m_awaddr", 31 0, L_0x55bac3ff84c0;  1 drivers
v0x55bac3fdbef0_0 .var "m_awready", 0 0;
v0x55bac3fdbf90_0 .net "m_awvalid", 0 0, L_0x55bac3ff8530;  1 drivers
v0x55bac3fdc080_0 .net "m_bready", 0 0, L_0x55bac3ff88b0;  1 drivers
v0x55bac3fdc170_0 .var "m_bvalid", 0 0;
L_0x7f44664d08d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fdc210_0 .net "m_rdata", 31 0, L_0x7f44664d08d8;  1 drivers
v0x55bac3fdc2d0_0 .net "m_rready", 0 0, L_0x55bac3ff8220;  1 drivers
v0x55bac3fdc3c0_0 .var "m_rvalid", 0 0;
v0x55bac3fdc460_0 .net "m_wdata", 31 0, L_0x55bac3ff8660;  1 drivers
v0x55bac3fdc570_0 .var "m_wready", 0 0;
v0x55bac3fdc610_0 .net "m_wstrb", 3 0, L_0x55bac3ff85f0;  1 drivers
v0x55bac3fdc720_0 .net "m_wvalid", 0 0, L_0x55bac3ff8720;  1 drivers
v0x55bac3fdc810 .array "mem", 3 0, 31 0;
v0x55bac3fdc8d0_0 .var "paddr", 11 0;
v0x55bac3fdc9e0_0 .var "penable", 0 0;
v0x55bac3fdcad0_0 .net "prdata", 31 0, v0x55bac3f3b1d0_0;  1 drivers
L_0x7f44664cf018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bac3fdcbe0_0 .net "pready", 0 0, L_0x7f44664cf018;  1 drivers
v0x55bac3fdccd0_0 .var "psel", 0 0;
v0x55bac3fdcdc0_0 .net "pslverr", 0 0, v0x55bac3f3a850_0;  1 drivers
v0x55bac3fdceb0_0 .var "pstrb", 3 0;
v0x55bac3fdcfc0_0 .var "pwdata", 31 0;
v0x55bac3fdd2e0_0 .var "pwrite", 0 0;
v0x55bac3fdd3d0_0 .var "resetn", 0 0;
v0x55bac3fdd470_0 .var "rx_lvl_now", 3 0;
v0x55bac3fdd550_0 .var "rx_lvl_prev", 3 0;
v0x55bac3fdd630_0 .var "s_araddr", 31 0;
v0x55bac3fdd740_0 .net "s_arready", 0 0, v0x55bac3fcdd40_0;  1 drivers
v0x55bac3fdd830_0 .var "s_arvalid", 0 0;
v0x55bac3fdd920_0 .net "s_rdata", 31 0, v0x55bac3fcfa70_0;  1 drivers
v0x55bac3fdda30_0 .var "s_rready", 0 0;
v0x55bac3fddb20_0 .net "s_rresp", 1 0, v0x55bac3fcfc50_0;  1 drivers
v0x55bac3fddc30_0 .net "s_rvalid", 0 0, v0x55bac3fcfcf0_0;  1 drivers
v0x55bac3fddd20_0 .net "sclk", 0 0, L_0x55bac4004d90;  1 drivers
v0x55bac3fdde10_0 .var/i "sclk_edges", 31 0;
v0x55bac3fddef0_0 .var "stat", 31 0;
p0x7f4466523ad8 .port I0x55bac3c92f50, L_0x55bac4005340;
 .tranvp 4 1 0, I0x55bac3c92f50, p0x7f4466522a58 p0x7f4466523ad8;
p0x7f4466523b08 .port I0x55bac3c92f50, L_0x55bac4005660;
 .tranvp 4 1 1, I0x55bac3c92f50, p0x7f4466522a58 p0x7f4466523b08;
p0x7f4466523b38 .port I0x55bac3c92f50, L_0x55bac4005980;
 .tranvp 4 1 2, I0x55bac3c92f50, p0x7f4466522a58 p0x7f4466523b38;
p0x7f4466523b68 .port I0x55bac3c92f50, L_0x55bac4005d90;
 .tranvp 4 1 3, I0x55bac3c92f50, p0x7f4466522a58 p0x7f4466523b68;
S_0x55bac3f3a420 .scope task, "apb_read" "apb_read" 3 150, 3 150 0, S_0x55bac3ec6b40;
 .timescale -9 -12;
v0x55bac3f842b0_0 .var "addr", 11 0;
v0x55bac3f4a8c0_0 .var "data", 31 0;
E_0x55bac3c927c0 .event posedge, v0x55bac3f18d00_0;
TD_top_tb.apb_read ;
    %wait E_0x55bac3c927c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdc9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdd2e0_0, 0;
    %load/vec4 v0x55bac3f842b0_0;
    %assign/vec4 v0x55bac3fdc8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdceb0_0, 0;
    %wait E_0x55bac3c927c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdc9e0_0, 0;
    %wait E_0x55bac3c927c0;
    %load/vec4 v0x55bac3fdcad0_0;
    %store/vec4 v0x55bac3f4a8c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdc9e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55bac3fdc8d0_0, 0;
    %end;
S_0x55bac3f2c320 .scope task, "apb_write" "apb_write" 3 141, 3 141 0, S_0x55bac3ec6b40;
 .timescale -9 -12;
v0x55bac3f49760_0 .var "addr", 11 0;
v0x55bac3f48600_0 .var "data", 31 0;
TD_top_tb.apb_write ;
    %wait E_0x55bac3c927c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdc9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdd2e0_0, 0;
    %load/vec4 v0x55bac3f49760_0;
    %assign/vec4 v0x55bac3fdc8d0_0, 0;
    %load/vec4 v0x55bac3f48600_0;
    %assign/vec4 v0x55bac3fdcfc0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55bac3fdceb0_0, 0;
    %wait E_0x55bac3c927c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdc9e0_0, 0;
    %wait E_0x55bac3c927c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdc9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdd2e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55bac3fdc8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fdcfc0_0, 0;
    %end;
S_0x55bac3f2c700 .scope module, "dut" "qspi_controller" 3 52, 4 7 0, S_0x55bac3ec6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x55bac3ee06e0 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55bac3ee0720 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x55bac3ee0760 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x55bac3ee07a0 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x55bac3ee07e0 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x55bac3ee0820 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x55bac3ee0860 .param/l "LEVEL_WIDTH" 1 4 131, +C4<00000000000000000000000000000101>;
L_0x55bac3ff4460 .functor OR 1, v0x55bac3f35db0_0, L_0x55bac3ff6830, C4<0>, C4<0>;
L_0x55bac3ff4520 .functor OR 1, L_0x55bac3ff4460, v0x55bac3fce2e0_0, C4<0>, C4<0>;
L_0x55bac3ff47c0 .functor OR 1, L_0x55bac3ff83f0, L_0x55bac3fee440, C4<0>, C4<0>;
L_0x55bac3ff5230 .functor OR 1, L_0x55bac3fee660, L_0x55bac3ff8a00, C4<0>, C4<0>;
L_0x55bac3ff52a0 .functor OR 1, L_0x55bac3ff5230, v0x55bac3fcf2f0_0, C4<0>, C4<0>;
L_0x55bac3ff53b0 .functor NOT 1, L_0x55bac3ff0b60, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff54b0 .functor AND 1, v0x55bac3ec4fc0_0, L_0x55bac3ff53b0, C4<1>, C4<1>;
L_0x55bac3ff5520 .functor NOT 1, v0x55bac3fce2e0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff55e0 .functor AND 1, L_0x55bac3ff54b0, L_0x55bac3ff5520, C4<1>, C4<1>;
L_0x55bac3ff8ac0 .functor NOT 1, L_0x55bac3ff0b60, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff8b90 .functor AND 1, L_0x55bac3ff12b0, L_0x55bac3ff8ac0, C4<1>, C4<1>;
L_0x55bac3ff9f90 .functor OR 1, v0x55bac3c90b90_0, v0x55bac3fcfd90_0, C4<0>, C4<0>;
L_0x55bac3ffa8e0 .functor BUFZ 1, v0x55bac3c90780_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ffa9a0 .functor BUFZ 1, v0x55bac3b19b20_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ffa0f0 .functor BUFZ 2, L_0x55bac3ff1890, C4<00>, C4<00>, C4<00>;
L_0x55bac3ffac40 .functor BUFZ 1, v0x55bac3bdab10_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ffb630 .functor BUFZ 1, v0x55bac3bdaea0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ffb9c0 .functor NOT 1, L_0x55bac3ff5c00, C4<0>, C4<0>, C4<0>;
L_0x55bac3ffbb60 .functor AND 1, v0x55bac3c90b90_0, L_0x55bac3ffb9c0, C4<1>, C4<1>;
L_0x55bac3ffbc70 .functor AND 1, L_0x55bac3ffbb60, L_0x55bac3ffbbd0, C4<1>, C4<1>;
L_0x55bac3ffbe30 .functor NOT 1, v0x55bac3fce2e0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ffbea0 .functor AND 1, L_0x55bac4004550, L_0x55bac3ffbe30, C4<1>, C4<1>;
L_0x55bac3ffc020 .functor OR 1, L_0x55bac3ffbea0, L_0x55bac3ffbc70, C4<0>, C4<0>;
L_0x55bac4004d90 .functor BUFZ 1, L_0x55bac3ffc620, C4<0>, C4<0>, C4<0>;
L_0x55bac4004ed0 .functor BUFZ 1, v0x55bac3fca600_0, C4<0>, C4<0>, C4<0>;
v0x55bac3fd0c90_0 .net *"_ivl_100", 0 0, L_0x55bac3ffbb60;  1 drivers
L_0x7f44664cfe28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd0d30_0 .net/2u *"_ivl_102", 31 0, L_0x7f44664cfe28;  1 drivers
v0x55bac3fd0dd0_0 .net *"_ivl_104", 0 0, L_0x55bac3ffbbd0;  1 drivers
v0x55bac3fd0e70_0 .net *"_ivl_108", 0 0, L_0x55bac3ffbe30;  1 drivers
v0x55bac3fd0f10_0 .net *"_ivl_110", 0 0, L_0x55bac3ffbea0;  1 drivers
v0x55bac3fd0fb0_0 .net *"_ivl_28", 0 0, L_0x55bac3ff5230;  1 drivers
v0x55bac3fd1050_0 .net *"_ivl_32", 0 0, L_0x55bac3ff53b0;  1 drivers
v0x55bac3fd10f0_0 .net *"_ivl_34", 0 0, L_0x55bac3ff54b0;  1 drivers
v0x55bac3fd1190_0 .net *"_ivl_36", 0 0, L_0x55bac3ff5520;  1 drivers
v0x55bac3fd1230_0 .net *"_ivl_40", 0 0, L_0x55bac3ff8ac0;  1 drivers
L_0x7f44664cfc78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd12d0_0 .net/2u *"_ivl_46", 1 0, L_0x7f44664cfc78;  1 drivers
L_0x7f44664cfcc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd1370_0 .net/2u *"_ivl_50", 1 0, L_0x7f44664cfcc0;  1 drivers
v0x55bac3fd1410_0 .net *"_ivl_6", 0 0, L_0x55bac3ff4460;  1 drivers
L_0x7f44664cfd08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd14b0_0 .net/2u *"_ivl_62", 0 0, L_0x7f44664cfd08;  1 drivers
L_0x7f44664cfd50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd1550_0 .net/2u *"_ivl_78", 31 0, L_0x7f44664cfd50;  1 drivers
L_0x7f44664cfd98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd15f0_0 .net/2u *"_ivl_82", 31 0, L_0x7f44664cfd98;  1 drivers
L_0x7f44664cfde0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd1690_0 .net/2u *"_ivl_86", 28 0, L_0x7f44664cfde0;  1 drivers
v0x55bac3fd1730_0 .net *"_ivl_98", 0 0, L_0x55bac3ffb9c0;  1 drivers
v0x55bac3fd17d0_0 .net "addr_bytes_w", 1 0, L_0x55bac3ff2a50;  1 drivers
v0x55bac3fd1870_0 .net "addr_lanes_w", 1 0, L_0x55bac3ff27c0;  1 drivers
v0x55bac3fd1910_0 .net "burst_size_w", 3 0, L_0x55bac3ff3570;  1 drivers
v0x55bac3fd19b0_0 .net "ce_addr_bytes_w", 1 0, v0x55bac3c23130_0;  1 drivers
v0x55bac3fd1a50_0 .net "ce_addr_lanes_w", 1 0, v0x55bac3fc4b80_0;  1 drivers
v0x55bac3fd1af0_0 .net "ce_addr_w", 31 0, v0x55bac3fc5270_0;  1 drivers
v0x55bac3fd1b90_0 .net "ce_clk_div_w", 2 0, v0x55bac3b32480_0;  1 drivers
v0x55bac3fd1c30_0 .net "ce_cmd_lanes_w", 1 0, v0x55bac3fbc160_0;  1 drivers
v0x55bac3fd1cd0_0 .net "ce_cpha_w", 0 0, v0x55bac3bdaea0_0;  1 drivers
v0x55bac3fd1d70_0 .net "ce_cpol_w", 0 0, v0x55bac3bdab10_0;  1 drivers
v0x55bac3fd1e10_0 .net "ce_cs_auto_w", 0 0, v0x55bac3b19b20_0;  1 drivers
v0x55bac3fd1eb0_0 .net "ce_data_lanes_w", 1 0, v0x55bac3b0fd30_0;  1 drivers
v0x55bac3fd1f50_0 .net "ce_dir_w", 0 0, L_0x55bac3ff5c00;  1 drivers
v0x55bac3fd1ff0_0 .net "ce_dummy_cycles_w", 3 0, v0x55bac3c1efc0_0;  1 drivers
v0x55bac3fd2090_0 .net "ce_len_w", 31 0, v0x55bac3c8bb90_0;  1 drivers
v0x55bac3fd2130_0 .net "ce_mode_bits_w", 7 0, v0x55bac3c95dc0_0;  1 drivers
v0x55bac3fd21d0_0 .net "ce_mode_en_w", 0 0, v0x55bac3c95aa0_0;  1 drivers
v0x55bac3fd2270_0 .net "ce_opcode_w", 7 0, v0x55bac3c91000_0;  1 drivers
v0x55bac3fd2310_0 .net "ce_quad_en_w", 0 0, v0x55bac3c90780_0;  1 drivers
v0x55bac3fd23b0_0 .net "ce_xip_cont_w", 0 0, v0x55bac3c8cda0_0;  1 drivers
v0x55bac3fd2450_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  1 drivers
v0x55bac3fd24f0_0 .net "clk_div_w", 2 0, L_0x55bac3ff15d0;  1 drivers
v0x55bac3fd2590_0 .net "cmd_addr_w", 31 0, L_0x55bac3ff32f0;  1 drivers
v0x55bac3fd2630_0 .net "cmd_busy_w", 0 0, v0x55bac3f35db0_0;  1 drivers
v0x55bac3fd26d0_0 .net "cmd_done_set_w", 0 0, v0x55bac3b86910_0;  1 drivers
v0x55bac3fd2770_0 .net "cmd_lanes_w", 1 0, L_0x55bac3ff25e0;  1 drivers
v0x55bac3fd2810_0 .net "cmd_len_w", 31 0, L_0x55bac3ff3360;  1 drivers
v0x55bac3fd28b0_0 .net "cmd_start_pulse", 0 0, L_0x55bac3ff55e0;  1 drivers
v0x55bac3fd2950_0 .net "cmd_start_w", 0 0, v0x55bac3ec4fc0_0;  1 drivers
v0x55bac3fd29f0_0 .net "cmd_trigger_clr_w", 0 0, v0x55bac3c2ec20_0;  1 drivers
v0x55bac3fd2a90_0 .net "cpha_w", 0 0, L_0x55bac3ff0c90;  1 drivers
v0x55bac3fd2b30_0 .net "cpol_w", 0 0, L_0x55bac3ff0dd0;  1 drivers
v0x55bac3fd2bd0_0 .net "cs_auto_w", 0 0, L_0x55bac3ff1670;  1 drivers
v0x55bac3fd2c70_0 .net "cs_delay_w", 1 0, L_0x55bac3ff1890;  1 drivers
v0x55bac3fd2d10_0 .net "cs_level_w", 1 0, L_0x55bac3ff17f0;  1 drivers
v0x55bac3fd2db0_0 .net "cs_n", 0 0, L_0x55bac4004ed0;  alias, 1 drivers
v0x55bac3fd2e50_0 .net "cs_n_int", 0 0, v0x55bac3fca600_0;  1 drivers
v0x55bac3fd2ef0_0 .net "data_lanes_w", 1 0, L_0x55bac3ff2860;  1 drivers
v0x55bac3fd2f90_0 .net "dma_addr_w", 31 0, L_0x55bac3ff3ad0;  1 drivers
v0x55bac3fd3030_0 .net "dma_axi_err_w", 0 0, v0x55bac3efbeb0_0;  1 drivers
v0x55bac3fd30d0_0 .net "dma_busy_w", 0 0, L_0x55bac3ff6830;  1 drivers
v0x55bac3fd3170_0 .net "dma_dir_w", 0 0, L_0x55bac3ff37a0;  1 drivers
v0x55bac3fd3210_0 .net "dma_done_set_w", 0 0, v0x55bac3f20820_0;  1 drivers
v0x55bac3fd32b0_0 .net "dma_en_w", 0 0, L_0x55bac3ff12b0;  1 drivers
v0x55bac3fd3350_0 .net "dma_len_w", 31 0, L_0x55bac3ff3b40;  1 drivers
v0x55bac3fd33f0_0 .net "dummy_cycles_w", 3 0, L_0x55bac3ff2d80;  1 drivers
v0x55bac3fd3490_0 .net "enable_w", 0 0, L_0x55bac3ff0a70;  1 drivers
v0x55bac3fd3940_0 .net "extra_dummy_w", 7 0, L_0x55bac3ff34d0;  1 drivers
v0x55bac3fd39e0_0 .net "fifo_rx_empty_w", 0 0, L_0x55bac3ff4f80;  1 drivers
v0x55bac3fd3a80_0 .net "fifo_rx_full_w", 0 0, L_0x55bac3ff4e50;  1 drivers
v0x55bac3fd3b20_0 .net "fifo_rx_level_w", 4 0, L_0x55bac3ff5130;  1 drivers
v0x55bac3fd3bc0_0 .net "fifo_rx_rd_data_w", 31 0, L_0x55bac3ff50c0;  1 drivers
v0x55bac3fd3c60_0 .net "fifo_rx_re_csr_w", 0 0, L_0x55bac3fee660;  1 drivers
v0x55bac3fd3d00_0 .net "fifo_rx_re_dma_w", 0 0, L_0x55bac3ff8a00;  1 drivers
v0x55bac3fd3da0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x55bac3fee5a0;  1 drivers
v0x55bac3fd3e40_0 .net "fifo_tx_data_dma_w", 31 0, L_0x55bac3ff8330;  1 drivers
v0x55bac3fd3ee0_0 .net "fifo_tx_data_w", 31 0, L_0x55bac3ff48d0;  1 drivers
v0x55bac3fd3f80_0 .net "fifo_tx_empty_w", 0 0, L_0x55bac3ff4b50;  1 drivers
v0x55bac3fd4020_0 .net "fifo_tx_full_w", 0 0, L_0x55bac3ff4a10;  1 drivers
v0x55bac3fd40c0_0 .net "fifo_tx_level_w", 4 0, L_0x55bac3ff4d50;  1 drivers
v0x55bac3fd4160_0 .net "fifo_tx_rd_data_w", 31 0, v0x55bac3f4aa60_0;  1 drivers
v0x55bac3fd4200_0 .net "fifo_tx_rd_en_w", 0 0, L_0x55bac3ffc020;  1 drivers
v0x55bac3fd42a0_0 .net "fifo_tx_we_csr_w", 0 0, L_0x55bac3fee440;  1 drivers
v0x55bac3fd4340_0 .net "fifo_tx_we_dma_w", 0 0, L_0x55bac3ff83f0;  1 drivers
v0x55bac3fd43e0_0 .net "fifo_tx_we_w", 0 0, L_0x55bac3ff47c0;  1 drivers
v0x55bac3fd4480_0 .net "fsm_addr_bytes_w", 1 0, L_0x55bac3ffa4f0;  1 drivers
v0x55bac3fd4520_0 .net "fsm_addr_lanes_w", 1 0, L_0x55bac3ffa230;  1 drivers
v0x55bac3fd45c0_0 .net "fsm_addr_w", 31 0, L_0x55bac3ffaec0;  1 drivers
v0x55bac3fd4660_0 .net "fsm_clk_div_w", 31 0, L_0x55bac3ffb380;  1 drivers
v0x55bac3fd4700_0 .net "fsm_cmd_lanes_w", 1 0, L_0x55bac3ff9b30;  1 drivers
v0x55bac3fd47a0_0 .net "fsm_cpha_w", 0 0, L_0x55bac3ffb630;  1 drivers
v0x55bac3fd4840_0 .net "fsm_cpol_w", 0 0, L_0x55bac3ffac40;  1 drivers
v0x55bac3fd48e0_0 .net "fsm_cs_auto_w", 0 0, L_0x55bac3ffa9a0;  1 drivers
v0x55bac3fd4980_0 .net "fsm_cs_delay_w", 1 0, L_0x55bac3ffa0f0;  1 drivers
v0x55bac3fd4a20_0 .net "fsm_data_lanes_w", 1 0, L_0x55bac3ffa370;  1 drivers
v0x55bac3fd4ac0_0 .net "fsm_dir_w", 0 0, L_0x55bac3ffa840;  1 drivers
v0x55bac3fd4b60_0 .net "fsm_done_w", 0 0, L_0x55bac3ffe4a0;  1 drivers
v0x55bac3fd4c00_0 .net "fsm_dummy_cycles_w", 3 0, L_0x55bac3ffa710;  1 drivers
v0x55bac3fd4ca0_0 .net "fsm_len_w", 31 0, L_0x55bac3ffb030;  1 drivers
v0x55bac3fd4d40_0 .net "fsm_mode_bits_w", 7 0, L_0x55bac3ffad90;  1 drivers
v0x55bac3fd4de0_0 .net "fsm_mode_en_w", 0 0, L_0x55bac3ffa590;  1 drivers
v0x55bac3fd4e80_0 .net "fsm_opcode_w", 7 0, L_0x55bac3ffaba0;  1 drivers
v0x55bac3fd4f20_0 .net "fsm_quad_en_w", 0 0, L_0x55bac3ffa8e0;  1 drivers
v0x55bac3fd4fc0_0 .net "fsm_rx_data_w", 31 0, v0x55bac3fcbb40_0;  1 drivers
v0x55bac3fd5060_0 .net "fsm_rx_wen_w", 0 0, v0x55bac3fcbc80_0;  1 drivers
v0x55bac3fd5100_0 .net "fsm_start_from_cmd", 0 0, v0x55bac3c90b90_0;  1 drivers
v0x55bac3fd51a0_0 .net "fsm_start_w", 0 0, L_0x55bac3ff9f90;  1 drivers
v0x55bac3fd5240_0 .net "fsm_tx_data_w", 31 0, L_0x55bac3ffb6f0;  1 drivers
v0x55bac3fd52e0_0 .net "fsm_tx_empty_w", 0 0, L_0x55bac3ffb830;  1 drivers
v0x55bac3fd5380_0 .net "fsm_tx_ren_w", 0 0, L_0x55bac4004550;  1 drivers
v0x55bac3fd5420_0 .net "fsm_xip_cont_w", 0 0, L_0x55bac3ffaab0;  1 drivers
v0x55bac3fd54c0_0 .net "hold_en_w", 0 0, L_0x55bac3ff1350;  1 drivers
v0x55bac3fd5560_0 .net "incr_addr_w", 0 0, L_0x55bac3ff3890;  1 drivers
v0x55bac3fd5600_0 .net8 "io", 3 0, p0x7f4466522a58;  alias, 0 drivers, strength-aware
v0x55bac3fd56a0_0 .net "irq", 0 0, L_0x55bac3ff41b0;  alias, 1 drivers
v0x55bac3fd5740_0 .net "is_write_w", 0 0, L_0x55bac3ff2e20;  1 drivers
v0x55bac3fd57e0_0 .net "m_axi_araddr", 31 0, L_0x55bac3ff80a0;  alias, 1 drivers
v0x55bac3fd5880_0 .net "m_axi_arready", 0 0, v0x55bac3fdbc50_0;  1 drivers
v0x55bac3fd5920_0 .net "m_axi_arvalid", 0 0, L_0x55bac3ff8160;  alias, 1 drivers
v0x55bac3fd59c0_0 .net "m_axi_awaddr", 31 0, L_0x55bac3ff84c0;  alias, 1 drivers
v0x55bac3fd5a60_0 .net "m_axi_awready", 0 0, v0x55bac3fdbef0_0;  1 drivers
v0x55bac3fd5b00_0 .net "m_axi_awvalid", 0 0, L_0x55bac3ff8530;  alias, 1 drivers
v0x55bac3fd5ba0_0 .net "m_axi_bready", 0 0, L_0x55bac3ff88b0;  alias, 1 drivers
L_0x7f44664d0770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd5c40_0 .net "m_axi_bresp", 1 0, L_0x7f44664d0770;  1 drivers
v0x55bac3fd5ce0_0 .net "m_axi_bvalid", 0 0, v0x55bac3fdc170_0;  1 drivers
v0x55bac3fd5d80_0 .net "m_axi_rdata", 31 0, L_0x7f44664d08d8;  alias, 1 drivers
v0x55bac3fd5e20_0 .net "m_axi_rready", 0 0, L_0x55bac3ff8220;  alias, 1 drivers
L_0x7f44664d07b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd5ec0_0 .net "m_axi_rresp", 1 0, L_0x7f44664d07b8;  1 drivers
v0x55bac3fd5f60_0 .net "m_axi_rvalid", 0 0, v0x55bac3fdc3c0_0;  1 drivers
v0x55bac3fd6000_0 .net "m_axi_wdata", 31 0, L_0x55bac3ff8660;  alias, 1 drivers
v0x55bac3fd60a0_0 .net "m_axi_wready", 0 0, v0x55bac3fdc570_0;  1 drivers
v0x55bac3eda1d0_0 .net "m_axi_wstrb", 3 0, L_0x55bac3ff85f0;  alias, 1 drivers
v0x55bac3fd6950_0 .net "m_axi_wvalid", 0 0, L_0x55bac3ff8720;  alias, 1 drivers
v0x55bac3fd69f0_0 .net "mode_bits_w", 7 0, L_0x55bac3ff30d0;  1 drivers
v0x55bac3fd6a90_0 .net "mode_en_cfg_w", 0 0, L_0x55bac3ff2b80;  1 drivers
v0x55bac3fd6b30_0 .net "opcode_w", 7 0, L_0x55bac3ff3030;  1 drivers
v0x55bac3fd6bd0_0 .net "paddr", 11 0, v0x55bac3fdc8d0_0;  1 drivers
v0x55bac3fd6c70_0 .net "penable", 0 0, v0x55bac3fdc9e0_0;  1 drivers
v0x55bac3fd6d10_0 .net "prdata", 31 0, v0x55bac3f3b1d0_0;  alias, 1 drivers
v0x55bac3fd6db0_0 .net "pready", 0 0, L_0x7f44664cf018;  alias, 1 drivers
v0x55bac3fd6e50_0 .net "prefetch_tx_w", 0 0, L_0x55bac3ffbc70;  1 drivers
v0x55bac3fd6ef0_0 .net "psel", 0 0, v0x55bac3fdccd0_0;  1 drivers
v0x55bac3fd6f90_0 .net "pslverr", 0 0, v0x55bac3f3a850_0;  alias, 1 drivers
v0x55bac3fd7030_0 .net "pstrb", 3 0, v0x55bac3fdceb0_0;  1 drivers
v0x55bac3fd70d0_0 .net "pwdata", 31 0, v0x55bac3fdcfc0_0;  1 drivers
v0x55bac3fd7170_0 .net "pwrite", 0 0, v0x55bac3fdd2e0_0;  1 drivers
v0x55bac3fd7210_0 .net "quad_en_w", 0 0, L_0x55bac3ff0d30;  1 drivers
v0x55bac3fd72b0_0 .net "resetn", 0 0, v0x55bac3fdd3d0_0;  1 drivers
v0x55bac3fd7350_0 .net "s_axi_araddr", 31 0, v0x55bac3fdd630_0;  1 drivers
v0x55bac3fd73f0_0 .net "s_axi_arready", 0 0, v0x55bac3fcdd40_0;  alias, 1 drivers
v0x55bac3fd7490_0 .net "s_axi_arvalid", 0 0, v0x55bac3fdd830_0;  1 drivers
o0x7f4466521228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bac3fd7530_0 .net "s_axi_awaddr", 31 0, o0x7f4466521228;  0 drivers
v0x55bac3fd75d0_0 .net "s_axi_awready", 0 0, v0x55bac3fcdfc0_0;  1 drivers
L_0x7f44664d0800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd7670_0 .net "s_axi_awvalid", 0 0, L_0x7f44664d0800;  1 drivers
L_0x7f44664d0890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd7710_0 .net "s_axi_bready", 0 0, L_0x7f44664d0890;  1 drivers
v0x55bac3fd77b0_0 .net "s_axi_bresp", 1 0, v0x55bac3fce1a0_0;  1 drivers
v0x55bac3fd7850_0 .net "s_axi_bvalid", 0 0, v0x55bac3fce380_0;  1 drivers
v0x55bac3fd78f0_0 .net "s_axi_rdata", 31 0, v0x55bac3fcfa70_0;  alias, 1 drivers
v0x55bac3fd7990_0 .net "s_axi_rready", 0 0, v0x55bac3fdda30_0;  1 drivers
v0x55bac3fd7a30_0 .net "s_axi_rresp", 1 0, v0x55bac3fcfc50_0;  alias, 1 drivers
v0x55bac3fd7ad0_0 .net "s_axi_rvalid", 0 0, v0x55bac3fcfcf0_0;  alias, 1 drivers
o0x7f4466521a08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bac3fd7b70_0 .net "s_axi_wdata", 31 0, o0x7f4466521a08;  0 drivers
v0x55bac3fd7c10_0 .net "s_axi_wready", 0 0, v0x55bac3fd0290_0;  1 drivers
o0x7f4466521a98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55bac3fd7cb0_0 .net "s_axi_wstrb", 3 0, o0x7f4466521a98;  0 drivers
L_0x7f44664d0848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd7d50_0 .net "s_axi_wvalid", 0 0, L_0x7f44664d0848;  1 drivers
v0x55bac3fd7df0_0 .net "sclk", 0 0, L_0x55bac4004d90;  alias, 1 drivers
v0x55bac3fd7e90_0 .net "sclk_int", 0 0, L_0x55bac3ffc620;  1 drivers
L_0x7f44664cf498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3fd7f30_0 .net "wp_en_w", 0 0, L_0x7f44664cf498;  1 drivers
v0x55bac3fd7fd0_0 .net "xip_active_w", 0 0, v0x55bac3fd0470_0;  1 drivers
v0x55bac3fd8070_0 .net "xip_addr_bytes_w", 1 0, L_0x55bac3ff1a70;  1 drivers
v0x55bac3fd8110_0 .net "xip_busy_w", 0 0, v0x55bac3fce2e0_0;  1 drivers
v0x55bac3fd81b0_0 .net "xip_cont_read_w", 0 0, L_0x55bac3ff1da0;  1 drivers
v0x55bac3fd8250_0 .net "xip_data_lanes_w", 1 0, L_0x55bac3ff1b10;  1 drivers
v0x55bac3fd82f0_0 .net "xip_dummy_cycles_w", 3 0, L_0x55bac3ff1d00;  1 drivers
v0x55bac3fd8390_0 .net "xip_en_w", 0 0, L_0x55bac3ff0b60;  1 drivers
v0x55bac3fd8430_0 .net "xip_fifo_rx_re_w", 0 0, v0x55bac3fcf2f0_0;  1 drivers
v0x55bac3fd84d0_0 .net "xip_mode_bits_w", 7 0, L_0x55bac3ff2540;  1 drivers
v0x55bac3fd8570_0 .net "xip_mode_en_w", 0 0, L_0x55bac3ff2070;  1 drivers
v0x55bac3fd8610_0 .net "xip_read_op_w", 7 0, L_0x55bac3ff22d0;  1 drivers
v0x55bac3fd86b0_0 .net "xip_start_w", 0 0, v0x55bac3fcfd90_0;  1 drivers
v0x55bac3fd8750_0 .net "xip_tx_data_w", 31 0, v0x55bac3fcfed0_0;  1 drivers
v0x55bac3fd87f0_0 .net "xip_tx_empty_w", 0 0, v0x55bac3fcff70_0;  1 drivers
v0x55bac3fd8890_0 .net "xip_write_en_w", 0 0, L_0x55bac3ff2110;  1 drivers
v0x55bac3fd8930_0 .net "xip_write_op_w", 7 0, L_0x55bac3ff2370;  1 drivers
L_0x55bac3ff4680 .part L_0x55bac3ff4d50, 0, 4;
L_0x55bac3ff4720 .part L_0x55bac3ff5130, 0, 4;
L_0x55bac3ff48d0 .functor MUXZ 32, L_0x55bac3fee5a0, L_0x55bac3ff8330, L_0x55bac3ff83f0, C4<>;
L_0x55bac3ff9b30 .functor MUXZ 2, v0x55bac3fbc160_0, L_0x7f44664cfc78, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffa230 .functor MUXZ 2, v0x55bac3fc4b80_0, L_0x7f44664cfcc0, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffa370 .functor MUXZ 2, v0x55bac3b0fd30_0, L_0x55bac3ff1b10, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffa4f0 .functor MUXZ 2, v0x55bac3c23130_0, L_0x55bac3ff1a70, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffa590 .functor MUXZ 1, v0x55bac3c95aa0_0, L_0x55bac3ff2070, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffa710 .functor MUXZ 4, v0x55bac3c1efc0_0, L_0x55bac3ff1d00, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffa840 .functor MUXZ 1, L_0x55bac3ff5c00, L_0x7f44664cfd08, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffaab0 .functor MUXZ 1, v0x55bac3c8cda0_0, L_0x55bac3ff1da0, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffaba0 .functor MUXZ 8, v0x55bac3c91000_0, L_0x55bac3ff22d0, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffad90 .functor MUXZ 8, v0x55bac3c95dc0_0, L_0x55bac3ff2540, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffaec0 .functor MUXZ 32, v0x55bac3fc5270_0, L_0x7f44664cfd50, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffb030 .functor MUXZ 32, v0x55bac3c8bb90_0, L_0x7f44664cfd98, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffb380 .concat [ 3 29 0 0], v0x55bac3b32480_0, L_0x7f44664cfde0;
L_0x55bac3ffb6f0 .functor MUXZ 32, v0x55bac3f4aa60_0, v0x55bac3fcfed0_0, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffb830 .functor MUXZ 1, L_0x55bac3ff4b50, v0x55bac3fcff70_0, v0x55bac3fce2e0_0, C4<>;
L_0x55bac3ffbbd0 .cmp/ne 32, v0x55bac3c8bb90_0, L_0x7f44664cfe28;
p0x7f4466520028 .port I0x55bac3c92f50, L_0x55bac3ffcf60;
 .tranvp 4 1 0, I0x55bac3c92f50, p0x7f4466522a58 p0x7f4466520028;
p0x7f4466520058 .port I0x55bac3c92f50, L_0x55bac3ffd2f0;
 .tranvp 4 1 1, I0x55bac3c92f50, p0x7f4466522a58 p0x7f4466520058;
p0x7f4466520088 .port I0x55bac3c92f50, L_0x55bac3ffd650;
 .tranvp 4 1 2, I0x55bac3c92f50, p0x7f4466522a58 p0x7f4466520088;
p0x7f44665200b8 .port I0x55bac3c92f50, L_0x55bac3ffda50;
 .tranvp 4 1 3, I0x55bac3c92f50, p0x7f4466522a58 p0x7f44665200b8;
S_0x55bac3f28fd0 .scope module, "u_cmd_engine" "cmd_engine" 4 391, 5 6 0, S_0x55bac3f2c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x55bac3a81650 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x55bac3a81690 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x55bac3a816d0 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x55bac3ff5c00 .functor NOT 1, v0x55bac3a70530_0, C4<0>, C4<0>, C4<0>;
v0x55bac3f474a0_0 .net "addr_bytes_i", 1 0, L_0x55bac3ff2a50;  alias, 1 drivers
v0x55bac3bcbdf0_0 .net "addr_bytes_o", 1 0, v0x55bac3c23130_0;  alias, 1 drivers
v0x55bac3c23130_0 .var "addr_bytes_r", 1 0;
v0x55bac3f1e260_0 .net "addr_lanes_i", 1 0, L_0x55bac3ff27c0;  alias, 1 drivers
v0x55bac3fc4930_0 .net "addr_lanes_o", 1 0, v0x55bac3fc4b80_0;  alias, 1 drivers
v0x55bac3fc4b80_0 .var "addr_lanes_r", 1 0;
v0x55bac3fc5020_0 .net "addr_o", 31 0, v0x55bac3fc5270_0;  alias, 1 drivers
v0x55bac3fc5270_0 .var "addr_r", 31 0;
v0x55bac3f35db0_0 .var "busy_o", 0 0;
v0x55bac3f18d00_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3f27670_0 .net "clk_div_i", 2 0, L_0x55bac3ff15d0;  alias, 1 drivers
v0x55bac3fc3a90_0 .net "clk_div_o", 2 0, v0x55bac3b32480_0;  alias, 1 drivers
v0x55bac3b32480_0 .var "clk_div_r", 2 0;
v0x55bac3c756d0_0 .net "cmd_addr_i", 31 0, L_0x55bac3ff32f0;  alias, 1 drivers
v0x55bac3b86910_0 .var "cmd_done_set_o", 0 0;
v0x55bac3b77b20_0 .net "cmd_lanes_i", 1 0, L_0x55bac3ff25e0;  alias, 1 drivers
v0x55bac3fba100_0 .net "cmd_lanes_o", 1 0, v0x55bac3fbc160_0;  alias, 1 drivers
v0x55bac3fbc160_0 .var "cmd_lanes_r", 1 0;
v0x55bac3fbd050_0 .net "cmd_len_i", 31 0, L_0x55bac3ff3360;  alias, 1 drivers
v0x55bac3b3af20_0 .net "cmd_start_i", 0 0, L_0x55bac3ff55e0;  alias, 1 drivers
v0x55bac3c2ec20_0 .var "cmd_trigger_clr_o", 0 0;
v0x55bac3c2e870_0 .net "cpha_i", 0 0, L_0x55bac3ff0c90;  alias, 1 drivers
v0x55bac3bdb270_0 .net "cpha_o", 0 0, v0x55bac3bdaea0_0;  alias, 1 drivers
v0x55bac3bdaea0_0 .var "cpha_r", 0 0;
v0x55bac3bda730_0 .net "cpol_i", 0 0, L_0x55bac3ff0dd0;  alias, 1 drivers
v0x55bac3bdb630_0 .net "cpol_o", 0 0, v0x55bac3bdab10_0;  alias, 1 drivers
v0x55bac3bdab10_0 .var "cpol_r", 0 0;
v0x55bac3c2efd0_0 .net "cs_auto_i", 0 0, L_0x55bac3ff1670;  alias, 1 drivers
v0x55bac3b99ac0_0 .net "cs_auto_o", 0 0, v0x55bac3b19b20_0;  alias, 1 drivers
v0x55bac3b19b20_0 .var "cs_auto_r", 0 0;
v0x55bac3b19ed0_0 .net "data_lanes_i", 1 0, L_0x55bac3ff2860;  alias, 1 drivers
v0x55bac3b0f980_0 .net "data_lanes_o", 1 0, v0x55bac3b0fd30_0;  alias, 1 drivers
v0x55bac3b0fd30_0 .var "data_lanes_r", 1 0;
v0x55bac3c48a30_0 .net "dir_o", 0 0, L_0x55bac3ff5c00;  alias, 1 drivers
v0x55bac3c2fae0_0 .net "done_i", 0 0, L_0x55bac3ffe4a0;  alias, 1 drivers
v0x55bac3b99e70_0 .net "dummy_cycles_i", 3 0, L_0x55bac3ff2d80;  alias, 1 drivers
v0x55bac3c66040_0 .net "dummy_cycles_o", 3 0, v0x55bac3c1efc0_0;  alias, 1 drivers
v0x55bac3c1efc0_0 .var "dummy_cycles_r", 3 0;
v0x55bac3c1ec10_0 .net "extra_dummy_i", 7 0, L_0x55bac3ff34d0;  alias, 1 drivers
v0x55bac3af87a0_0 .var "extra_dummy_r", 7 0;
v0x55bac3ada000_0 .net "is_write_i", 0 0, L_0x55bac3ff2e20;  alias, 1 drivers
v0x55bac3a70530_0 .var "is_write_r", 0 0;
v0x55bac3ba3750_0 .net "len_o", 31 0, v0x55bac3c8bb90_0;  alias, 1 drivers
v0x55bac3c8bb90_0 .var "len_r", 31 0;
v0x55bac3c960e0_0 .net "mode_bits_i", 7 0, L_0x55bac3ff30d0;  alias, 1 drivers
v0x55bac3c8ff90_0 .net "mode_bits_o", 7 0, v0x55bac3c95dc0_0;  alias, 1 drivers
v0x55bac3c95dc0_0 .var "mode_bits_r", 7 0;
v0x55bac3c95c30_0 .net "mode_en_i", 0 0, L_0x55bac3ff2b80;  alias, 1 drivers
v0x55bac3c8be80_0 .net "mode_en_o", 0 0, v0x55bac3c95aa0_0;  alias, 1 drivers
v0x55bac3c95aa0_0 .var "mode_en_r", 0 0;
v0x55bac3c96720_0 .net "opcode_i", 7 0, L_0x55bac3ff3030;  alias, 1 drivers
v0x55bac3c97530_0 .net "opcode_o", 7 0, v0x55bac3c91000_0;  alias, 1 drivers
v0x55bac3c91000_0 .var "opcode_r", 7 0;
v0x55bac3c96bd0_0 .net "quad_en_i", 0 0, L_0x55bac3ff0d30;  alias, 1 drivers
v0x55bac3c97b70_0 .net "quad_en_o", 0 0, v0x55bac3c90780_0;  alias, 1 drivers
v0x55bac3c90780_0 .var "quad_en_r", 0 0;
v0x55bac3c90370_0 .net "resetn", 0 0, v0x55bac3fdd3d0_0;  alias, 1 drivers
v0x55bac3c90b90_0 .var "start_o", 0 0;
v0x55bac3c96a40_0 .var "state", 0 0;
v0x55bac3c95780_0 .net "xip_cont_read_i", 0 0, L_0x55bac3ff1da0;  alias, 1 drivers
v0x55bac3c8c9b0_0 .net "xip_cont_read_o", 0 0, v0x55bac3c8cda0_0;  alias, 1 drivers
v0x55bac3c8cda0_0 .var "xip_cont_read_r", 0 0;
E_0x55bac3c8a9b0/0 .event negedge, v0x55bac3c90370_0;
E_0x55bac3c8a9b0/1 .event posedge, v0x55bac3f18d00_0;
E_0x55bac3c8a9b0 .event/or E_0x55bac3c8a9b0/0, E_0x55bac3c8a9b0/1;
S_0x55bac3f293b0 .scope module, "u_csr" "csr" 4 255, 6 10 0, S_0x55bac3f2c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x55bac3fc7180 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x55bac3fc71c0 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x55bac3fc7200 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x55bac3fc7240 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x55bac3fc7280 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x55bac3fc72c0 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x55bac3fc7300 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x55bac3fc7340 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x55bac3fc7380 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x55bac3fc73c0 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x55bac3fc7400 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x55bac3fc7440 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x55bac3fc7480 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x55bac3fc74c0 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x55bac3fc7500 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x55bac3fc7540 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x55bac3fc7580 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x55bac3fc75c0 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x55bac3fc7600 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x55bac3fc7640 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x55bac3fc7680 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x55bac3fc76c0 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x55bac3fc7700 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x55bac3fc7740 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x55bac3fc7780 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x55bac3fc77c0 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x55bac3fc7800 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x55bac3ec5820 .functor NOT 1, v0x55bac3fdc9e0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ec60d0 .functor AND 1, v0x55bac3fdccd0_0, L_0x55bac3ec5820, C4<1>, C4<1>;
L_0x55bac3ec6430 .functor AND 1, v0x55bac3fdccd0_0, v0x55bac3fdc9e0_0, C4<1>, C4<1>;
L_0x55bac3aa2570 .functor AND 1, L_0x55bac3ec6430, v0x55bac3fdd2e0_0, C4<1>, C4<1>;
L_0x55bac3ec4e60 .functor NOT 1, v0x55bac3fdd2e0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3fc60e0 .functor AND 1, L_0x55bac3ec6430, L_0x55bac3ec4e60, C4<1>, C4<1>;
L_0x55bac3fc5e40 .functor BUFZ 12, v0x55bac3fdc8d0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x55bac3fde0a0 .functor AND 1, L_0x55bac3aa2570, v0x55bac3ef9e80_0, C4<1>, C4<1>;
L_0x55bac3fde160 .functor NOT 1, v0x55bac3f382c0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3fde1d0 .functor AND 1, L_0x55bac3fde0a0, L_0x55bac3fde160, C4<1>, C4<1>;
L_0x55bac3fee440 .functor AND 1, L_0x55bac3fde1d0, L_0x55bac3fee350, C4<1>, C4<1>;
L_0x55bac3fee5a0 .functor BUFZ 32, v0x55bac3fdcfc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3fee6d0 .functor AND 1, L_0x55bac3fc60e0, v0x55bac3ef9e80_0, C4<1>, C4<1>;
L_0x55bac3fee8d0 .functor AND 1, L_0x55bac3fee6d0, L_0x55bac3fee7e0, C4<1>, C4<1>;
L_0x55bac3fee660 .functor AND 1, L_0x55bac3fee8d0, L_0x55bac3feea60, C4<1>, C4<1>;
L_0x55bac3feee00 .functor AND 1, L_0x55bac3fde1d0, L_0x55bac3feecd0, C4<1>, C4<1>;
L_0x55bac3feeff0 .functor AND 1, L_0x55bac3feee00, L_0x55bac3feef00, C4<1>, C4<1>;
L_0x55bac3fef270 .functor AND 1, L_0x55bac3feeff0, L_0x55bac3fef100, C4<1>, C4<1>;
L_0x55bac3fef4c0 .functor AND 1, L_0x55bac3fde1d0, L_0x55bac3fef3d0, C4<1>, C4<1>;
L_0x55bac3fef620 .functor AND 1, L_0x55bac3fef4c0, L_0x55bac3fef530, C4<1>, C4<1>;
L_0x55bac3fefb80 .functor AND 1, L_0x55bac3fde1d0, L_0x55bac3fefa20, C4<1>, C4<1>;
L_0x55bac3fefd70 .functor AND 1, L_0x55bac3fefb80, L_0x55bac3fefc40, C4<1>, C4<1>;
L_0x55bac3fefb10 .functor AND 1, L_0x55bac3fef270, L_0x55bac3fef8e0, C4<1>, C4<1>;
L_0x55bac3ff03c0 .functor NOT 1, L_0x55bac3ff0100, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff0550 .functor AND 1, L_0x55bac3fefb10, L_0x55bac3ff03c0, C4<1>, C4<1>;
L_0x55bac3ff0660 .functor NOT 1, L_0x55bac3ff4520, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff07b0 .functor AND 1, L_0x55bac3ff0550, L_0x55bac3ff0660, C4<1>, C4<1>;
L_0x55bac3ff32f0 .functor BUFZ 32, v0x55bac3f28d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff3360 .functor BUFZ 32, v0x55bac3bbb560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff3ad0 .functor BUFZ 32, v0x55bac3f86710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff3b40 .functor BUFZ 32, v0x55bac3f02180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff40a0 .functor AND 5, L_0x55bac3ff3d60, L_0x55bac3ff4000, C4<11111>, C4<11111>;
L_0x7f44664cf180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c97210_0 .net "CLKDIV_WMASK", 31 0, L_0x7f44664cf180;  1 drivers
L_0x7f44664cf2a0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c984d0_0 .net "CMDCFG_WMASK", 31 0, L_0x7f44664cf2a0;  1 drivers
L_0x7f44664cf330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c96ef0_0 .net "CMDDMY_WMASK", 31 0, L_0x7f44664cf330;  1 drivers
L_0x7f44664cf2e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c96270_0 .net "CMDOP_WMASK", 31 0, L_0x7f44664cf2e8;  1 drivers
L_0x7f44664cf1c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c94fb0_0 .net "CSCTRL_WMASK", 31 0, L_0x7f44664cf1c8;  1 drivers
L_0x7f44664cf138 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c98020_0 .net "CTRL_WMASK", 31 0, L_0x7f44664cf138;  1 drivers
L_0x7f44664cf378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c95460_0 .net "DMACFG_WMASK", 31 0, L_0x7f44664cf378;  1 drivers
L_0x7f44664cf210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c976c0_0 .net "XIPCFG_WMASK", 31 0, L_0x7f44664cf210;  1 drivers
L_0x7f44664cf258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bac3c95f50_0 .net "XIPCMD_WMASK", 31 0, L_0x7f44664cf258;  1 drivers
v0x55bac3c97d00_0 .net *"_ivl_0", 0 0, L_0x55bac3ec5820;  1 drivers
v0x55bac3c98ca0_0 .net *"_ivl_101", 0 0, L_0x55bac3fefd70;  1 drivers
v0x55bac3c96400_0 .net *"_ivl_103", 0 0, L_0x55bac3fefef0;  1 drivers
v0x55bac3c96590_0 .net *"_ivl_105", 0 0, L_0x55bac3ff0010;  1 drivers
v0x55bac3c97080_0 .net *"_ivl_108", 0 0, L_0x55bac3fefb10;  1 drivers
v0x55bac3c968b0_0 .net *"_ivl_110", 0 0, L_0x55bac3ff03c0;  1 drivers
v0x55bac3c955f0_0 .net *"_ivl_112", 0 0, L_0x55bac3ff0550;  1 drivers
v0x55bac3c95140_0 .net *"_ivl_114", 0 0, L_0x55bac3ff0660;  1 drivers
v0x55bac3c987f0_0 .net *"_ivl_18", 0 0, L_0x55bac3fde0a0;  1 drivers
v0x55bac3c94e20_0 .net *"_ivl_20", 0 0, L_0x55bac3fde160;  1 drivers
v0x55bac3c97850_0 .net *"_ivl_201", 4 0, L_0x55bac3ff3d60;  1 drivers
v0x55bac3c98b10_0 .net *"_ivl_203", 4 0, L_0x55bac3ff4000;  1 drivers
v0x55bac3c98980_0 .net *"_ivl_204", 4 0, L_0x55bac3ff40a0;  1 drivers
L_0x7f44664cf0a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x55bac3c973a0_0 .net/2u *"_ivl_24", 11 0, L_0x7f44664cf0a8;  1 drivers
v0x55bac3c95910_0 .net *"_ivl_26", 0 0, L_0x55bac3fee350;  1 drivers
v0x55bac3c98660_0 .net *"_ivl_33", 0 0, L_0x55bac3fee6d0;  1 drivers
L_0x7f44664cf0f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x55bac3c97e90_0 .net/2u *"_ivl_34", 11 0, L_0x7f44664cf0f0;  1 drivers
v0x55bac3c8d630_0 .net *"_ivl_36", 0 0, L_0x55bac3fee7e0;  1 drivers
v0x55bac3c8dc00_0 .net *"_ivl_39", 0 0, L_0x55bac3fee8d0;  1 drivers
v0x55bac3c8da20_0 .net *"_ivl_41", 0 0, L_0x55bac3feea60;  1 drivers
L_0x7f44664cf3c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bac3c952d0_0 .net/2u *"_ivl_62", 11 0, L_0x7f44664cf3c0;  1 drivers
v0x55bac3c979e0_0 .net *"_ivl_64", 0 0, L_0x55bac3feecd0;  1 drivers
v0x55bac3c96d60_0 .net *"_ivl_66", 0 0, L_0x55bac3feee00;  1 drivers
v0x55bac3c94c90_0 .net *"_ivl_69", 0 0, L_0x55bac3feef00;  1 drivers
v0x55bac3c8ddb0_0 .net *"_ivl_70", 0 0, L_0x55bac3feeff0;  1 drivers
v0x55bac3c8fc40_0 .net *"_ivl_73", 0 0, L_0x55bac3fef100;  1 drivers
L_0x7f44664cf408 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bac3c8dfe0_0 .net/2u *"_ivl_76", 11 0, L_0x7f44664cf408;  1 drivers
v0x55bac3c8f5d0_0 .net *"_ivl_78", 0 0, L_0x55bac3fef3d0;  1 drivers
v0x55bac3c8f8e0_0 .net *"_ivl_8", 0 0, L_0x55bac3ec4e60;  1 drivers
v0x55bac3c8f730_0 .net *"_ivl_81", 0 0, L_0x55bac3fef4c0;  1 drivers
v0x55bac3c8fe00_0 .net *"_ivl_83", 0 0, L_0x55bac3fef530;  1 drivers
v0x55bac3c8d320_0 .net *"_ivl_85", 0 0, L_0x55bac3fef620;  1 drivers
v0x55bac3c8fa90_0 .net *"_ivl_87", 0 0, L_0x55bac3fef330;  1 drivers
v0x55bac3c8e1c0_0 .net *"_ivl_89", 0 0, L_0x55bac3fef7e0;  1 drivers
L_0x7f44664cf450 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bac3c8f3e0_0 .net/2u *"_ivl_92", 11 0, L_0x7f44664cf450;  1 drivers
v0x55bac3c8d1a0_0 .net *"_ivl_94", 0 0, L_0x55bac3fefa20;  1 drivers
v0x55bac3c8d820_0 .net *"_ivl_97", 0 0, L_0x55bac3fefb80;  1 drivers
v0x55bac3c8e900_0 .net *"_ivl_99", 0 0, L_0x55bac3fefc40;  1 drivers
v0x55bac3c8eab0_0 .net "a", 11 0, L_0x55bac3fc5e40;  1 drivers
v0x55bac3c8ec10_0 .net "access_phase", 0 0, L_0x55bac3ec6430;  1 drivers
v0x55bac3c8e5b0_0 .net "addr_bytes_o", 1 0, L_0x55bac3ff2a50;  alias, 1 drivers
v0x55bac3e42c00_0 .net "addr_lanes_o", 1 0, L_0x55bac3ff27c0;  alias, 1 drivers
v0x55bac3c8e400_0 .net "axi_err_i", 0 0, v0x55bac3efbeb0_0;  alias, 1 drivers
v0x55bac3c8e7a0_0 .net "burst_size_o", 3 0, L_0x55bac3ff3570;  alias, 1 drivers
v0x55bac3efe890_0 .net "busy_i", 0 0, L_0x55bac3ff4520;  1 drivers
v0x55bac3c1e840_0 .net "clk_div_o", 2 0, L_0x55bac3ff15d0;  alias, 1 drivers
v0x55bac3f7e970_0 .var "clk_div_reg", 31 0;
v0x55bac3f2bca0_0 .net "cmd_addr_o", 31 0, L_0x55bac3ff32f0;  alias, 1 drivers
v0x55bac3f28d30_0 .var "cmd_addr_reg", 31 0;
v0x55bac3f45400_0 .var "cmd_cfg_reg", 31 0;
L_0x7f44664cf5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3b8a460_0 .net "cmd_done_i", 0 0, L_0x7f44664cf5b8;  1 drivers
v0x55bac3bda280_0 .var "cmd_done_latched", 0 0;
v0x55bac3c8b320_0 .net "cmd_done_set_i", 0 0, v0x55bac3b86910_0;  alias, 1 drivers
v0x55bac3c8c190_0 .var "cmd_dummy_reg", 31 0;
v0x55bac3c8b9f0_0 .net "cmd_lanes_o", 1 0, L_0x55bac3ff25e0;  alias, 1 drivers
v0x55bac3ec59c0_0 .net "cmd_len_o", 31 0, L_0x55bac3ff3360;  alias, 1 drivers
v0x55bac3bbb560_0 .var "cmd_len_reg", 31 0;
v0x55bac3ec4810_0 .var "cmd_op_reg", 31 0;
v0x55bac3ec6590_0 .net "cmd_start_o", 0 0, v0x55bac3ec4fc0_0;  alias, 1 drivers
v0x55bac3ec6230_0 .net "cmd_trig_ok", 0 0, L_0x55bac3ff07b0;  1 drivers
v0x55bac3ec4fc0_0 .var "cmd_trig_q", 0 0;
v0x55bac3f03960_0 .net "cmd_trig_wr", 0 0, L_0x55bac3fef270;  1 drivers
v0x55bac3c94a90_0 .net "cmd_trigger_clr_i", 0 0, v0x55bac3c2ec20_0;  alias, 1 drivers
v0x55bac3c8c470_0 .net "cpha_o", 0 0, L_0x55bac3ff0c90;  alias, 1 drivers
v0x55bac3eca530_0 .net "cpol_o", 0 0, L_0x55bac3ff0dd0;  alias, 1 drivers
v0x55bac3f0c520_0 .net "cs_auto_o", 0 0, L_0x55bac3ff1670;  alias, 1 drivers
v0x55bac3ef6c70_0 .var "cs_ctrl_reg", 31 0;
v0x55bac3f81800_0 .net "cs_delay_o", 1 0, L_0x55bac3ff1890;  alias, 1 drivers
v0x55bac3f819d0_0 .net "cs_level_o", 1 0, L_0x55bac3ff17f0;  alias, 1 drivers
v0x55bac3f3fd90_0 .net "ctrl_enable_n", 0 0, L_0x55bac3fef8e0;  1 drivers
v0x55bac3f81ba0_0 .var "ctrl_reg", 31 0;
v0x55bac3efa480_0 .net "ctrl_xip_n", 0 0, L_0x55bac3ff0100;  1 drivers
v0x55bac3f36e50_0 .net "data_lanes_o", 1 0, L_0x55bac3ff2860;  alias, 1 drivers
v0x55bac3f3c3b0_0 .net "dma_addr_o", 31 0, L_0x55bac3ff3ad0;  alias, 1 drivers
v0x55bac3f86710_0 .var "dma_addr_reg", 31 0;
v0x55bac3f87870_0 .var "dma_cfg_reg", 31 0;
v0x55bac3f82ca0_0 .net "dma_dir_o", 0 0, L_0x55bac3ff37a0;  alias, 1 drivers
L_0x7f44664cf600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3f82200_0 .net "dma_done_i", 0 0, L_0x7f44664cf600;  1 drivers
v0x55bac3ef3c10_0 .var "dma_done_latched", 0 0;
v0x55bac3eea190_0 .net "dma_done_set_i", 0 0, v0x55bac3f20820_0;  alias, 1 drivers
v0x55bac3ee97e0_0 .net "dma_en_o", 0 0, L_0x55bac3ff12b0;  alias, 1 drivers
v0x55bac3ee8f40_0 .net "dma_len_o", 31 0, L_0x55bac3ff3b40;  alias, 1 drivers
v0x55bac3f02180_0 .var "dma_len_reg", 31 0;
v0x55bac3efe580_0 .net "dummy_cycles_o", 3 0, L_0x55bac3ff2d80;  alias, 1 drivers
v0x55bac3f6a720_0 .net "enable_o", 0 0, L_0x55bac3ff0a70;  alias, 1 drivers
L_0x7f44664cf4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3f6a7c0_0 .net "err_set_i", 0 0, L_0x7f44664cf4e0;  1 drivers
v0x55bac3f66b50_0 .var "err_stat_reg", 31 0;
v0x55bac3f3d410_0 .net "extra_dummy_o", 7 0, L_0x55bac3ff34d0;  alias, 1 drivers
v0x55bac3f3d7a0_0 .net "fifo_rx_data_i", 31 0, L_0x55bac3ff50c0;  alias, 1 drivers
v0x55bac3f3dc60_0 .var "fifo_rx_data_q", 31 0;
L_0x7f44664cf570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3f84450_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f44664cf570;  1 drivers
v0x55bac3efa930_0 .var "fifo_rx_pop_seen", 0 0;
v0x55bac3efb300_0 .net "fifo_rx_re_o", 0 0, L_0x55bac3fee660;  alias, 1 drivers
v0x55bac3efece0_0 .var "fifo_rx_re_q", 0 0;
v0x55bac3f13c50_0 .net "fifo_tx_data_o", 31 0, L_0x55bac3fee5a0;  alias, 1 drivers
L_0x7f44664cf528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3f0c910_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f44664cf528;  1 drivers
v0x55bac3ec9d40_0 .net "fifo_tx_we_o", 0 0, L_0x55bac3fee440;  alias, 1 drivers
v0x55bac3eda130_0 .net "hold_en_o", 0 0, L_0x55bac3ff1350;  alias, 1 drivers
v0x55bac3f80910_0 .net "incr_addr_o", 0 0, L_0x55bac3ff3890;  alias, 1 drivers
v0x55bac3f1f350_0 .net "int_en_o", 4 0, L_0x55bac3ff3cc0;  1 drivers
v0x55bac3f1f110_0 .var "int_en_reg", 31 0;
v0x55bac3ec3a20_0 .var "int_stat_reg", 31 0;
v0x55bac3f3cbf0_0 .net "irq", 0 0, L_0x55bac3ff41b0;  alias, 1 drivers
v0x55bac3f3ccb0_0 .net "is_write_o", 0 0, L_0x55bac3ff2e20;  alias, 1 drivers
v0x55bac3f83190_0 .net "lsb_first_o", 0 0, L_0x55bac3ff1040;  1 drivers
v0x55bac3f83230_0 .net "mode_bits_o", 7 0, L_0x55bac3ff30d0;  alias, 1 drivers
v0x55bac3f823c0_0 .net "mode_en_cfg_o", 0 0, L_0x55bac3ff2b80;  alias, 1 drivers
v0x55bac3fb8d60_0 .net "opcode_o", 7 0, L_0x55bac3ff3030;  alias, 1 drivers
L_0x7f44664cf690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3f3bac0_0 .net "overrun_i", 0 0, L_0x7f44664cf690;  1 drivers
v0x55bac3f3bb60_0 .net "paddr", 11 0, v0x55bac3fdc8d0_0;  alias, 1 drivers
v0x55bac3ef8960_0 .net "pclk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3f3b130_0 .net "penable", 0 0, v0x55bac3fdc9e0_0;  alias, 1 drivers
v0x55bac3f3b1d0_0 .var "prdata", 31 0;
v0x55bac3f3ac70_0 .net "pready", 0 0, L_0x7f44664cf018;  alias, 1 drivers
v0x55bac3f3ad30_0 .net "presetn", 0 0, v0x55bac3fdd3d0_0;  alias, 1 drivers
v0x55bac3f3a7b0_0 .net "psel", 0 0, v0x55bac3fdccd0_0;  alias, 1 drivers
v0x55bac3f3a850_0 .var "pslverr", 0 0;
v0x55bac3f39830_0 .net "pstrb", 3 0, v0x55bac3fdceb0_0;  alias, 1 drivers
L_0x7f44664cf060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55bac3f39060_0 .net "pstrb_eff", 3 0, L_0x7f44664cf060;  1 drivers
v0x55bac3f38ba0_0 .net "pwdata", 31 0, v0x55bac3fdcfc0_0;  alias, 1 drivers
v0x55bac3f38c40_0 .net "pwrite", 0 0, v0x55bac3fdd2e0_0;  alias, 1 drivers
v0x55bac3f386e0_0 .net "quad_en_o", 0 0, L_0x55bac3ff0d30;  alias, 1 drivers
v0x55bac3f38220_0 .net "read_phase", 0 0, L_0x55bac3fc60e0;  1 drivers
v0x55bac3f382c0_0 .var "ro_addr", 0 0;
v0x55bac3f37d20_0 .net "rx_full_i", 0 0, L_0x55bac3ff4e50;  alias, 1 drivers
v0x55bac3f37de0_0 .net "rx_level_i", 3 0, L_0x55bac3ff4720;  1 drivers
v0x55bac3f375a0_0 .net "setup_phase", 0 0, L_0x55bac3ec60d0;  1 drivers
L_0x7f44664cf648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3f37640_0 .net "timeout_i", 0 0, L_0x7f44664cf648;  1 drivers
v0x55bac3f028a0_0 .net "tx_empty_i", 0 0, L_0x55bac3ff4b50;  alias, 1 drivers
v0x55bac3f02960_0 .net "tx_level_i", 3 0, L_0x55bac3ff4680;  1 drivers
L_0x7f44664cf6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3ef9de0_0 .net "underrun_i", 0 0, L_0x7f44664cf6d8;  1 drivers
v0x55bac3ef9e80_0 .var "valid_addr", 0 0;
v0x55bac3ef7370_0 .net "wp_en_o", 0 0, L_0x7f44664cf498;  alias, 1 drivers
v0x55bac3ef7430_0 .net "wr_ok", 0 0, L_0x55bac3fde1d0;  1 drivers
v0x55bac3ef9ae0_0 .net "write_phase", 0 0, L_0x55bac3aa2570;  1 drivers
v0x55bac3ef9ba0_0 .net "xip_active_i", 0 0, v0x55bac3fd0470_0;  alias, 1 drivers
v0x55bac3ef95d0_0 .net "xip_addr_bytes_o", 1 0, L_0x55bac3ff1a70;  alias, 1 drivers
v0x55bac3ef9690_0 .var "xip_cfg_reg", 31 0;
v0x55bac3ef9010_0 .var "xip_cmd_reg", 31 0;
v0x55bac3ef90d0_0 .net "xip_cont_read_o", 0 0, L_0x55bac3ff1da0;  alias, 1 drivers
v0x55bac3ef8d10_0 .net "xip_data_lanes_o", 1 0, L_0x55bac3ff1b10;  alias, 1 drivers
v0x55bac3ef8dd0_0 .net "xip_dummy_cycles_o", 3 0, L_0x55bac3ff1d00;  alias, 1 drivers
v0x55bac3f28a80_0 .net "xip_en_o", 0 0, L_0x55bac3ff0b60;  alias, 1 drivers
v0x55bac3f28b40_0 .net "xip_mode_bits_o", 7 0, L_0x55bac3ff2540;  alias, 1 drivers
v0x55bac3f2ba10_0 .net "xip_mode_en_o", 0 0, L_0x55bac3ff2070;  alias, 1 drivers
v0x55bac3f2bad0_0 .net "xip_read_op_o", 7 0, L_0x55bac3ff22d0;  alias, 1 drivers
v0x55bac3f286e0_0 .net "xip_write_en_o", 0 0, L_0x55bac3ff2110;  alias, 1 drivers
v0x55bac3f28780_0 .net "xip_write_op_o", 7 0, L_0x55bac3ff2370;  alias, 1 drivers
E_0x55bac3a94250/0 .event edge, v0x55bac3f38220_0, v0x55bac3ef9e80_0, v0x55bac3c8eab0_0, v0x55bac3f81ba0_0;
E_0x55bac3a94250/1 .event edge, v0x55bac3f37de0_0, v0x55bac3f02960_0, v0x55bac3efe890_0, v0x55bac3ef9ba0_0;
E_0x55bac3a94250/2 .event edge, v0x55bac3bda280_0, v0x55bac3ef3c10_0, v0x55bac3f1f110_0, v0x55bac3ec3a20_0;
E_0x55bac3a94250/3 .event edge, v0x55bac3f7e970_0, v0x55bac3ef6c70_0, v0x55bac3ef9690_0, v0x55bac3ef9010_0;
E_0x55bac3a94250/4 .event edge, v0x55bac3f45400_0, v0x55bac3ec4810_0, v0x55bac3f28d30_0, v0x55bac3bbb560_0;
E_0x55bac3a94250/5 .event edge, v0x55bac3c8c190_0, v0x55bac3f87870_0, v0x55bac3f86710_0, v0x55bac3f02180_0;
E_0x55bac3a94250/6 .event edge, v0x55bac3f3dc60_0, v0x55bac3f37d20_0, v0x55bac3f028a0_0, v0x55bac3f66b50_0;
E_0x55bac3a94250 .event/or E_0x55bac3a94250/0, E_0x55bac3a94250/1, E_0x55bac3a94250/2, E_0x55bac3a94250/3, E_0x55bac3a94250/4, E_0x55bac3a94250/5, E_0x55bac3a94250/6;
E_0x55bac3fc5f60/0 .event edge, v0x55bac3ef9ae0_0, v0x55bac3ef9e80_0, v0x55bac3f382c0_0, v0x55bac3c8eab0_0;
E_0x55bac3fc5f60/1 .event edge, v0x55bac3f39060_0, v0x55bac3f38ba0_0, v0x55bac3efe890_0;
E_0x55bac3fc5f60 .event/or E_0x55bac3fc5f60/0, E_0x55bac3fc5f60/1;
E_0x55bac3fc5fa0 .event edge, v0x55bac3c8eab0_0;
L_0x55bac3fee350 .cmp/eq 12, L_0x55bac3fc5e40, L_0x7f44664cf0a8;
L_0x55bac3fee7e0 .cmp/eq 12, L_0x55bac3fc5e40, L_0x7f44664cf0f0;
L_0x55bac3feea60 .reduce/nor v0x55bac3efa930_0;
L_0x55bac3feecd0 .cmp/eq 12, L_0x55bac3fc5e40, L_0x7f44664cf3c0;
L_0x55bac3feef00 .part L_0x7f44664cf060, 1, 1;
L_0x55bac3fef100 .part v0x55bac3fdcfc0_0, 8, 1;
L_0x55bac3fef3d0 .cmp/eq 12, L_0x55bac3fc5e40, L_0x7f44664cf408;
L_0x55bac3fef530 .part L_0x7f44664cf060, 0, 1;
L_0x55bac3fef330 .part v0x55bac3fdcfc0_0, 0, 1;
L_0x55bac3fef7e0 .part v0x55bac3f81ba0_0, 0, 1;
L_0x55bac3fef8e0 .functor MUXZ 1, L_0x55bac3fef7e0, L_0x55bac3fef330, L_0x55bac3fef620, C4<>;
L_0x55bac3fefa20 .cmp/eq 12, L_0x55bac3fc5e40, L_0x7f44664cf450;
L_0x55bac3fefc40 .part L_0x7f44664cf060, 0, 1;
L_0x55bac3fefef0 .part v0x55bac3fdcfc0_0, 1, 1;
L_0x55bac3ff0010 .part v0x55bac3f81ba0_0, 1, 1;
L_0x55bac3ff0100 .functor MUXZ 1, L_0x55bac3ff0010, L_0x55bac3fefef0, L_0x55bac3fefd70, C4<>;
L_0x55bac3ff0a70 .part v0x55bac3f81ba0_0, 0, 1;
L_0x55bac3ff0b60 .part v0x55bac3f81ba0_0, 1, 1;
L_0x55bac3ff0d30 .part v0x55bac3f81ba0_0, 2, 1;
L_0x55bac3ff0dd0 .part v0x55bac3f81ba0_0, 3, 1;
L_0x55bac3ff0c90 .part v0x55bac3f81ba0_0, 4, 1;
L_0x55bac3ff1040 .part v0x55bac3f81ba0_0, 5, 1;
L_0x55bac3ff12b0 .part v0x55bac3f81ba0_0, 6, 1;
L_0x55bac3ff1350 .part v0x55bac3f81ba0_0, 9, 1;
L_0x55bac3ff15d0 .part v0x55bac3f7e970_0, 0, 3;
L_0x55bac3ff1670 .part v0x55bac3ef6c70_0, 0, 1;
L_0x55bac3ff17f0 .part v0x55bac3ef6c70_0, 1, 2;
L_0x55bac3ff1890 .part v0x55bac3ef6c70_0, 3, 2;
L_0x55bac3ff1a70 .part v0x55bac3ef9690_0, 0, 2;
L_0x55bac3ff1b10 .part v0x55bac3ef9690_0, 2, 2;
L_0x55bac3ff1d00 .part v0x55bac3ef9690_0, 4, 4;
L_0x55bac3ff1da0 .part v0x55bac3ef9690_0, 8, 1;
L_0x55bac3ff2070 .part v0x55bac3ef9690_0, 9, 1;
L_0x55bac3ff2110 .part v0x55bac3ef9690_0, 10, 1;
L_0x55bac3ff22d0 .part v0x55bac3ef9010_0, 0, 8;
L_0x55bac3ff2370 .part v0x55bac3ef9010_0, 8, 8;
L_0x55bac3ff2540 .part v0x55bac3ef9010_0, 16, 8;
L_0x55bac3ff25e0 .part v0x55bac3f45400_0, 0, 2;
L_0x55bac3ff27c0 .part v0x55bac3f45400_0, 2, 2;
L_0x55bac3ff2860 .part v0x55bac3f45400_0, 4, 2;
L_0x55bac3ff2a50 .part v0x55bac3f45400_0, 6, 2;
L_0x55bac3ff2b80 .part v0x55bac3f45400_0, 13, 1;
L_0x55bac3ff2d80 .part v0x55bac3f45400_0, 8, 4;
L_0x55bac3ff2e20 .part v0x55bac3f45400_0, 12, 1;
L_0x55bac3ff3030 .part v0x55bac3ec4810_0, 0, 8;
L_0x55bac3ff30d0 .part v0x55bac3ec4810_0, 8, 8;
L_0x55bac3ff34d0 .part v0x55bac3c8c190_0, 0, 8;
L_0x55bac3ff3570 .part v0x55bac3f87870_0, 0, 4;
L_0x55bac3ff37a0 .part v0x55bac3f87870_0, 4, 1;
L_0x55bac3ff3890 .part v0x55bac3f87870_0, 5, 1;
L_0x55bac3ff3cc0 .part v0x55bac3f1f110_0, 0, 5;
L_0x55bac3ff3d60 .part v0x55bac3f1f110_0, 0, 5;
L_0x55bac3ff4000 .part v0x55bac3ec3a20_0, 0, 5;
L_0x55bac3ff41b0 .reduce/or L_0x55bac3ff40a0;
S_0x55bac3f39d20 .scope begin, "$unm_blk_38" "$unm_blk_38" 6 323, 6 323 0, S_0x55bac3f293b0;
 .timescale 0 0;
v0x55bac3c8cf00_0 .var "next_ctrl", 31 0;
S_0x55bac3f3a0a0 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x55bac3f293b0;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x55bac3f3a0a0
v0x55bac3c98340_0 .var "cur", 31 0;
v0x55bac3c981b0_0 .var "data", 31 0;
TD_top_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x55bac3f39060_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x55bac3c981b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x55bac3c98340_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %load/vec4 v0x55bac3f39060_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x55bac3c981b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x55bac3c98340_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f39060_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x55bac3c981b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x55bac3c98340_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f39060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x55bac3c981b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x55bac3c98340_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x55bac3f2bf40 .scope module, "u_dma_engine" "dma_engine" 4 444, 7 16 0, S_0x55bac3f2c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x55bac3fba770 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x55bac3fba7b0 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x55bac3fba7f0 .param/l "S_DONE" 1 7 219, C4<101>;
P_0x55bac3fba830 .param/l "S_IDLE" 1 7 214, C4<000>;
P_0x55bac3fba870 .param/l "S_RUN_RD" 1 7 216, C4<010>;
P_0x55bac3fba8b0 .param/l "S_RUN_WR" 1 7 218, C4<100>;
P_0x55bac3fba8f0 .param/l "S_WAIT_RD" 1 7 215, C4<001>;
P_0x55bac3fba930 .param/l "S_WAIT_WR" 1 7 217, C4<011>;
P_0x55bac3fba970 .param/l "TX_DEPTH_LEVEL" 1 7 104, C4<10000>;
P_0x55bac3fba9b0 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x55bac3ff6830 .functor AND 1, v0x55bac3f212c0_0, L_0x55bac3ff8b90, C4<1>, C4<1>;
L_0x55bac3ff68a0 .functor NOT 1, v0x55bac3f20400_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff6910 .functor AND 1, L_0x55bac3ff8b90, L_0x55bac3ff68a0, C4<1>, C4<1>;
L_0x55bac3ff7780 .functor NOT 1, v0x55bac3fdd3d0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff7f40 .functor NOT 1, v0x55bac3fdd3d0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff80a0 .functor BUFZ 32, v0x55bac3f45b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff8160 .functor BUFZ 1, v0x55bac3f45650_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff8220 .functor BUFZ 1, v0x55bac3f12e60_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff8330 .functor BUFZ 32, v0x55bac3f1ead0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff83f0 .functor BUFZ 1, v0x55bac3ec8d60_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff84c0 .functor BUFZ 32, v0x55bac3ecf0d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff8530 .functor BUFZ 1, v0x55bac3ecec50_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff8660 .functor BUFZ 32, v0x55bac3edf8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff8720 .functor BUFZ 1, v0x55bac3ede720_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff85f0 .functor BUFZ 4, v0x55bac3edec20_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55bac3ff88b0 .functor BUFZ 1, v0x55bac3ece7d0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff8a00 .functor BUFZ 1, v0x55bac3ec89e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f44664cf840 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ecf490_0 .net/2u *"_ivl_0", 4 0, L_0x7f44664cf840;  1 drivers
v0x55bac3edde40_0 .net *"_ivl_10", 0 0, L_0x55bac3ff68a0;  1 drivers
v0x55bac3edda00_0 .net *"_ivl_16", 29 0, L_0x55bac3ff6a20;  1 drivers
L_0x7f44664cf8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac3edd560_0 .net *"_ivl_18", 1 0, L_0x7f44664cf8d0;  1 drivers
L_0x7f44664cf918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55bac3edc1f0_0 .net/2u *"_ivl_20", 3 0, L_0x7f44664cf918;  1 drivers
v0x55bac3edbdb0_0 .net *"_ivl_22", 0 0, L_0x55bac3ff6e10;  1 drivers
L_0x7f44664cf960 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55bac3edbe70_0 .net/2u *"_ivl_24", 3 0, L_0x7f44664cf960;  1 drivers
v0x55bac3edb910_0 .net *"_ivl_28", 31 0, L_0x55bac3ff7090;  1 drivers
L_0x7f44664cf9a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3edb9d0_0 .net *"_ivl_31", 27 0, L_0x7f44664cf9a8;  1 drivers
v0x55bac3edb4d0_0 .net *"_ivl_35", 3 0, L_0x55bac3ff7360;  1 drivers
L_0x7f44664cf9f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3edb090_0 .net/2u *"_ivl_38", 27 0, L_0x7f44664cf9f0;  1 drivers
L_0x7f44664cf888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bac3edab20_0 .net/2u *"_ivl_4", 4 0, L_0x7f44664cf888;  1 drivers
v0x55bac3eda680_0 .net *"_ivl_40", 31 0, L_0x55bac3ff7550;  1 drivers
v0x55bac3ec98d0_0 .net *"_ivl_44", 29 0, L_0x55bac3ff7690;  1 drivers
L_0x7f44664cfa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac3fb8ac0_0 .net *"_ivl_46", 1 0, L_0x7f44664cfa38;  1 drivers
L_0x7f44664cfa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bac3f1e3e0_0 .net/2u *"_ivl_48", 0 0, L_0x7f44664cfa80;  1 drivers
L_0x7f44664cfac8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55bac3f1e4c0_0 .net/2u *"_ivl_52", 4 0, L_0x7f44664cfac8;  1 drivers
v0x55bac3eff600_0 .net *"_ivl_54", 4 0, L_0x55bac3ff7aa0;  1 drivers
v0x55bac3eff6e0_0 .var "addr_r", 31 0;
v0x55bac3f0d100_0 .net "araddr_o", 31 0, L_0x55bac3ff80a0;  alias, 1 drivers
v0x55bac3f0d1e0_0 .net "araddr_w", 31 0, v0x55bac3f45b40_0;  1 drivers
v0x55bac3f137d0_0 .net "arready_i", 0 0, v0x55bac3fdbc50_0;  alias, 1 drivers
v0x55bac3f13870_0 .net "arvalid_o", 0 0, L_0x55bac3ff8160;  alias, 1 drivers
v0x55bac3f10520_0 .net "arvalid_w", 0 0, v0x55bac3f45650_0;  1 drivers
v0x55bac3f105f0_0 .net "awaddr_o", 31 0, L_0x55bac3ff84c0;  alias, 1 drivers
v0x55bac3f29790_0 .net "awaddr_w", 31 0, v0x55bac3ecf0d0_0;  1 drivers
v0x55bac3f29880_0 .net "awready_i", 0 0, v0x55bac3fdbef0_0;  alias, 1 drivers
v0x55bac3f45ff0_0 .net "awvalid_o", 0 0, L_0x55bac3ff8530;  alias, 1 drivers
v0x55bac3f46090_0 .net "awvalid_w", 0 0, v0x55bac3ecec50_0;  1 drivers
v0x55bac3efbeb0_0 .var "axi_err_o", 0 0;
v0x55bac3efbf50_0 .net "beats_level", 4 0, L_0x55bac3ff7930;  1 drivers
v0x55bac3efc1a0_0 .net "beats_w", 3 0, L_0x55bac3ff7400;  1 drivers
v0x55bac3efc280_0 .net "bready_o", 0 0, L_0x55bac3ff88b0;  alias, 1 drivers
v0x55bac3effab0_0 .net "bready_w", 0 0, v0x55bac3ece7d0_0;  1 drivers
v0x55bac3effb80_0 .net "bresp_i", 1 0, L_0x7f44664d0770;  alias, 1 drivers
v0x55bac3effda0_0 .var "burst_len_r", 31 0;
v0x55bac3effe80_0 .net "burst_size_i", 3 0, L_0x55bac3ff3570;  alias, 1 drivers
v0x55bac3f21580_0 .var "burst_size_r", 3 0;
v0x55bac3f21640_0 .net "burst_words_w", 3 0, L_0x55bac3ff6f00;  1 drivers
v0x55bac3f21200_0 .net "busy_o", 0 0, L_0x55bac3ff6830;  alias, 1 drivers
v0x55bac3f212c0_0 .var "busy_r", 0 0;
v0x55bac3f20e80_0 .net "bvalid_i", 0 0, v0x55bac3fdc170_0;  alias, 1 drivers
v0x55bac3f20f50_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3f20b00_0 .net "data_out_w", 31 0, v0x55bac3f1ead0_0;  1 drivers
v0x55bac3f20bd0_0 .net "dma_addr_i", 31 0, L_0x55bac3ff3ad0;  alias, 1 drivers
v0x55bac3f20780_0 .net "dma_dir_i", 0 0, L_0x55bac3ff37a0;  alias, 1 drivers
v0x55bac3f20820_0 .var "dma_done_set_o", 0 0;
v0x55bac3f20400_0 .var "dma_en_d", 0 0;
v0x55bac3f204a0_0 .net "dma_en_i", 0 0, L_0x55bac3ff8b90;  1 drivers
v0x55bac3f20080_0 .net "dma_len_i", 31 0, L_0x55bac3ff3b40;  alias, 1 drivers
v0x55bac3f20150_0 .net "fifo_rx_data_i", 31 0, L_0x55bac3ff50c0;  alias, 1 drivers
v0x55bac3f1fd00_0 .net "fifo_rx_re_o", 0 0, L_0x55bac3ff8a00;  alias, 1 drivers
v0x55bac3f1fda0_0 .net "fifo_tx_data_o", 31 0, L_0x55bac3ff8330;  alias, 1 drivers
v0x55bac3f1f980_0 .net "fifo_tx_we_o", 0 0, L_0x55bac3ff83f0;  alias, 1 drivers
v0x55bac3f1fa20_0 .net "incr_addr_i", 0 0, L_0x55bac3ff3890;  alias, 1 drivers
v0x55bac3f1f600_0 .var "incr_addr_r", 0 0;
v0x55bac3f1f6a0_0 .net "len_w", 31 0, L_0x55bac3ff77f0;  1 drivers
v0x55bac3ecbdb0_0 .net "rd_done", 0 0, v0x55bac3f18890_0;  1 drivers
v0x55bac3ecbe80_0 .net "rd_en_w", 0 0, v0x55bac3ec89e0_0;  1 drivers
v0x55bac3ee27a0_0 .var "rd_start", 0 0;
v0x55bac3ee2870_0 .net "rdata_i", 31 0, L_0x7f44664d08d8;  alias, 1 drivers
v0x55bac3ee23c0_0 .var "rem_bytes_r", 31 0;
v0x55bac3ee2460_0 .net "rem_lt_burst", 0 0, L_0x55bac3ff71d0;  1 drivers
v0x55bac3ee0d10_0 .net "rem_words_w", 31 0, L_0x55bac3ff6ac0;  1 drivers
v0x55bac3ee0db0_0 .net "resetn", 0 0, v0x55bac3fdd3d0_0;  alias, 1 drivers
v0x55bac3ee09c0_0 .net "rready_o", 0 0, L_0x55bac3ff8220;  alias, 1 drivers
v0x55bac3ee0a60_0 .net "rready_w", 0 0, v0x55bac3f12e60_0;  1 drivers
v0x55bac3ed73a0_0 .net "rresp_i", 1 0, L_0x7f44664d07b8;  alias, 1 drivers
v0x55bac3ed7440_0 .net "rvalid_i", 0 0, v0x55bac3fdc3c0_0;  alias, 1 drivers
v0x55bac3f049f0_0 .net "rx_data_ok", 0 0, L_0x55bac3ff7d60;  1 drivers
v0x55bac3f04a90_0 .net "rx_empty", 0 0, L_0x55bac3ff66f0;  1 drivers
v0x55bac3f04610_0 .net "rx_level_i", 4 0, L_0x55bac3ff5130;  alias, 1 drivers
v0x55bac3f046b0_0 .net "start_pulse", 0 0, L_0x55bac3ff6910;  1 drivers
v0x55bac3f04230_0 .var "state", 2 0;
v0x55bac3f04310_0 .net "tx_full", 0 0, L_0x55bac3ff65b0;  1 drivers
v0x55bac3f078c0_0 .net "tx_level_i", 4 0, L_0x55bac3ff4d50;  alias, 1 drivers
v0x55bac3f07960_0 .net "tx_space_ok", 0 0, L_0x55bac3ff7be0;  1 drivers
v0x55bac3f074e0_0 .net "wdata_o", 31 0, L_0x55bac3ff8660;  alias, 1 drivers
v0x55bac3f075c0_0 .net "wdata_w", 31 0, v0x55bac3edf8f0_0;  1 drivers
v0x55bac3f03ee0_0 .net "wr_done", 0 0, v0x55bac3ecda30_0;  1 drivers
v0x55bac3f03fb0_0 .net "wr_en_w", 0 0, v0x55bac3ec8d60_0;  1 drivers
v0x55bac3f07100_0 .var "wr_start", 0 0;
v0x55bac3f071d0_0 .net "wready_i", 0 0, v0x55bac3fdc570_0;  alias, 1 drivers
v0x55bac3f06d20_0 .net "wstrb_o", 3 0, L_0x55bac3ff85f0;  alias, 1 drivers
v0x55bac3f06dc0_0 .net "wstrb_w", 3 0, v0x55bac3edec20_0;  1 drivers
v0x55bac3f06940_0 .net "wvalid_o", 0 0, L_0x55bac3ff8720;  alias, 1 drivers
v0x55bac3f069e0_0 .net "wvalid_w", 0 0, v0x55bac3ede720_0;  1 drivers
L_0x55bac3ff65b0 .cmp/eq 5, L_0x55bac3ff4d50, L_0x7f44664cf840;
L_0x55bac3ff66f0 .cmp/eq 5, L_0x55bac3ff5130, L_0x7f44664cf888;
L_0x55bac3ff6a20 .part v0x55bac3ee23c0_0, 2, 30;
L_0x55bac3ff6ac0 .concat [ 30 2 0 0], L_0x55bac3ff6a20, L_0x7f44664cf8d0;
L_0x55bac3ff6e10 .cmp/eq 4, v0x55bac3f21580_0, L_0x7f44664cf918;
L_0x55bac3ff6f00 .functor MUXZ 4, v0x55bac3f21580_0, L_0x7f44664cf960, L_0x55bac3ff6e10, C4<>;
L_0x55bac3ff7090 .concat [ 4 28 0 0], L_0x55bac3ff6f00, L_0x7f44664cf9a8;
L_0x55bac3ff71d0 .cmp/gt 32, L_0x55bac3ff7090, L_0x55bac3ff6ac0;
L_0x55bac3ff7360 .part L_0x55bac3ff6ac0, 0, 4;
L_0x55bac3ff7400 .functor MUXZ 4, L_0x55bac3ff6f00, L_0x55bac3ff7360, L_0x55bac3ff71d0, C4<>;
L_0x55bac3ff7550 .concat [ 4 28 0 0], L_0x55bac3ff7400, L_0x7f44664cf9f0;
L_0x55bac3ff7690 .part L_0x55bac3ff7550, 0, 30;
L_0x55bac3ff77f0 .concat [ 2 30 0 0], L_0x7f44664cfa38, L_0x55bac3ff7690;
L_0x55bac3ff7930 .concat [ 4 1 0 0], L_0x55bac3ff7400, L_0x7f44664cfa80;
L_0x55bac3ff7aa0 .arith/sub 5, L_0x7f44664cfac8, L_0x55bac3ff7930;
L_0x55bac3ff7be0 .cmp/ge 5, L_0x55bac3ff7aa0, L_0x55bac3ff4d50;
L_0x55bac3ff7d60 .cmp/ge 5, L_0x55bac3ff5130, L_0x55bac3ff7930;
L_0x55bac3ff7e00 .part v0x55bac3effda0_0, 0, 16;
L_0x55bac3ff7fb0 .part v0x55bac3effda0_0, 0, 16;
S_0x55bac3f29b70 .scope module, "u_axi_read_block" "axi_read_block" 7 156, 7 338 0, S_0x55bac3f2bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x55bac3bcb760 .param/l "ADDR" 1 7 360, C4<01>;
P_0x55bac3bcb7a0 .param/l "DATA" 1 7 360, C4<10>;
P_0x55bac3bcb7e0 .param/l "IDLE" 1 7 360, C4<00>;
P_0x55bac3bcb820 .param/l "RESP" 1 7 360, C4<11>;
v0x55bac3f29e10_0 .net "addr", 31 0, v0x55bac3eff6e0_0;  1 drivers
v0x55bac3f46430_0 .var "addr_reg", 31 0;
v0x55bac3f45b40_0 .var "araddr", 31 0;
v0x55bac3f45c00_0 .net "arready", 0 0, v0x55bac3fdbc50_0;  alias, 1 drivers
v0x55bac3f45650_0 .var "arvalid", 0 0;
v0x55bac3f44000_0 .var "arvalid_r", 0 0;
v0x55bac3f440c0_0 .var "busy", 0 0;
v0x55bac3f0d580_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3f0d620_0 .var "count", 15 0;
v0x55bac3f1ead0_0 .var "data_out", 31 0;
v0x55bac3f18890_0 .var "done", 0 0;
v0x55bac3f18950_0 .net "full", 0 0, L_0x55bac3ff65b0;  alias, 1 drivers
v0x55bac3f18100_0 .net "rdata", 31 0, L_0x7f44664d08d8;  alias, 1 drivers
v0x55bac3f12da0_0 .net "reset", 0 0, L_0x55bac3ff7780;  1 drivers
v0x55bac3f12e60_0 .var "rready", 0 0;
v0x55bac3f11050_0 .net "rvalid", 0 0, v0x55bac3fdc3c0_0;  alias, 1 drivers
v0x55bac3f110f0_0 .net "start", 0 0, v0x55bac3ee27a0_0;  1 drivers
v0x55bac3f0e4b0_0 .var "state", 1 0;
v0x55bac3ecf910_0 .net "transfer_size", 15 0, L_0x55bac3ff7e00;  1 drivers
v0x55bac3ec8d60_0 .var "wr_en", 0 0;
S_0x55bac3f2a760 .scope module, "u_axi_write_block" "axi_write_block" 7 175, 7 431 0, S_0x55bac3f2bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x55bac3f7ffc0 .param/l "ADDR" 1 7 460, C4<01>;
P_0x55bac3f80000 .param/l "DATA" 1 7 460, C4<10>;
P_0x55bac3f80040 .param/l "IDLE" 1 7 460, C4<00>;
P_0x55bac3f80080 .param/l "RESP" 1 7 460, C4<11>;
v0x55bac3ecf530_0 .net "addr", 31 0, v0x55bac3eff6e0_0;  alias, 1 drivers
v0x55bac3ecf010_0 .var "addr_reg", 31 0;
v0x55bac3ecf0d0_0 .var "awaddr", 31 0;
v0x55bac3eceb90_0 .net "awready", 0 0, v0x55bac3fdbef0_0;  alias, 1 drivers
v0x55bac3ecec50_0 .var "awvalid", 0 0;
v0x55bac3ece710_0 .var "awvalid_r", 0 0;
v0x55bac3ece7d0_0 .var "bready", 0 0;
v0x55bac3ece290_0 .var "busy", 0 0;
v0x55bac3ece350_0 .net "bvalid", 0 0, v0x55bac3fdc170_0;  alias, 1 drivers
v0x55bac3ecde10_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3ecdeb0_0 .var "count", 15 0;
v0x55bac3ecd990_0 .net "data_in", 31 0, L_0x55bac3ff50c0;  alias, 1 drivers
v0x55bac3ecda30_0 .var "done", 0 0;
v0x55bac3ecd5a0_0 .net "empty", 0 0, L_0x55bac3ff66f0;  alias, 1 drivers
v0x55bac3ecd640_0 .var "have_word", 0 0;
v0x55bac3ec8920_0 .var "hold_bready", 0 0;
v0x55bac3ec89e0_0 .var "rd_en", 0 0;
v0x55bac3ee1780_0 .var "rd_pending", 0 0;
v0x55bac3ee1840_0 .net "reset", 0 0, L_0x55bac3ff7f40;  1 drivers
v0x55bac3ee12e0_0 .net "start", 0 0, v0x55bac3f07100_0;  1 drivers
v0x55bac3ee13a0_0 .var "state", 1 0;
v0x55bac3ee0240_0 .net "transfer_size", 15 0, L_0x55bac3ff7fb0;  1 drivers
v0x55bac3edf8f0_0 .var "wdata", 31 0;
v0x55bac3edefa0_0 .var "word_q", 31 0;
v0x55bac3edeb60_0 .net "wready", 0 0, v0x55bac3fdc570_0;  alias, 1 drivers
v0x55bac3edec20_0 .var "wstrb", 3 0;
v0x55bac3ede720_0 .var "wvalid", 0 0;
v0x55bac3ede7e0_0 .var "wvalid_r", 0 0;
S_0x55bac3f2ab40 .scope module, "u_fifo_rx" "fifo_rx" 4 360, 8 2 0, S_0x55bac3f2c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55bac3fc1e20 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x55bac3fc1e60 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x55bac3ff50c0 .functor BUFZ 32, v0x55bac3f855b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff5130 .functor BUFZ 5, v0x55bac3f05da0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f44664cf7b0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55bac3f06640_0 .net/2u *"_ivl_0", 4 0, L_0x7f44664cf7b0;  1 drivers
L_0x7f44664cf7f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bac3f06180_0 .net/2u *"_ivl_4", 4 0, L_0x7f44664cf7f8;  1 drivers
v0x55bac3f06260_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3f05da0_0 .var "count", 4 0;
v0x55bac3f05e60_0 .net "empty_o", 0 0, L_0x55bac3ff4f80;  alias, 1 drivers
v0x55bac3f828a0_0 .net "full_o", 0 0, L_0x55bac3ff4e50;  alias, 1 drivers
v0x55bac3f82940_0 .net "level_o", 4 0, L_0x55bac3ff5130;  alias, 1 drivers
v0x55bac3f82620 .array "mem", 15 0, 31 0;
v0x55bac3f826c0_0 .net "rd_data_o", 31 0, L_0x55bac3ff50c0;  alias, 1 drivers
v0x55bac3f855b0_0 .var "rd_data_r", 31 0;
v0x55bac3f85690_0 .net "rd_en_i", 0 0, L_0x55bac3ff52a0;  1 drivers
v0x55bac3f27df0_0 .var "rd_ptr", 3 0;
v0x55bac3f27ed0_0 .net "resetn", 0 0, v0x55bac3fdd3d0_0;  alias, 1 drivers
v0x55bac3ef7660_0 .net "wr_data_i", 31 0, v0x55bac3fcbb40_0;  alias, 1 drivers
v0x55bac3ef7720_0 .net "wr_en_i", 0 0, v0x55bac3fcbc80_0;  alias, 1 drivers
v0x55bac3f034d0_0 .var "wr_ptr", 3 0;
L_0x55bac3ff4e50 .cmp/eq 5, v0x55bac3f05da0_0, L_0x7f44664cf7b0;
L_0x55bac3ff4f80 .cmp/eq 5, v0x55bac3f05da0_0, L_0x7f44664cf7f8;
S_0x55bac3f2af20 .scope module, "u_fifo_tx" "fifo_tx" 4 342, 9 2 0, S_0x55bac3f2c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55bac3f809d0 .param/l "DEPTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x55bac3f80a10 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x55bac3ff4d50 .functor BUFZ 5, v0x55bac3f3fa80_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f44664cf720 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55bac3efa1c0_0 .net/2u *"_ivl_0", 4 0, L_0x7f44664cf720;  1 drivers
L_0x7f44664cf768 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ef9910_0 .net/2u *"_ivl_4", 4 0, L_0x7f44664cf768;  1 drivers
v0x55bac3ef99f0_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3f3fa80_0 .var "count", 4 0;
v0x55bac3f3fb20_0 .net "empty_o", 0 0, L_0x55bac3ff4b50;  alias, 1 drivers
v0x55bac3f3eed0_0 .net "full_o", 0 0, L_0x55bac3ff4a10;  alias, 1 drivers
v0x55bac3f3ef70_0 .net "level_o", 4 0, L_0x55bac3ff4d50;  alias, 1 drivers
v0x55bac3f4b7d0 .array "mem", 15 0, 31 0;
v0x55bac3f4b870_0 .net "rd_data_o", 31 0, v0x55bac3f4aa60_0;  alias, 1 drivers
v0x55bac3f4aa60_0 .var "rd_data_r", 31 0;
v0x55bac3f4ab20_0 .net "rd_en_i", 0 0, L_0x55bac3ffc020;  alias, 1 drivers
v0x55bac3f49900_0 .var "rd_ptr", 3 0;
v0x55bac3f499c0_0 .net "resetn", 0 0, v0x55bac3fdd3d0_0;  alias, 1 drivers
v0x55bac3f487a0_0 .net "wr_data_i", 31 0, L_0x55bac3ff48d0;  alias, 1 drivers
v0x55bac3f48880_0 .net "wr_en_i", 0 0, L_0x55bac3ff47c0;  alias, 1 drivers
v0x55bac3f47640_0 .var "wr_ptr", 3 0;
L_0x55bac3ff4a10 .cmp/eq 5, v0x55bac3f3fa80_0, L_0x7f44664cf720;
L_0x55bac3ff4b50 .cmp/eq 5, v0x55bac3f3fa80_0, L_0x7f44664cf768;
S_0x55bac3f2b300 .scope module, "u_qspi_fsm" "qspi_fsm" 4 581, 10 7 0, S_0x55bac3f2c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x55bac3bc7c40 .param/l "ADDR_BIT" 1 10 229, C4<0011>;
P_0x55bac3bc7c80 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x55bac3bc7cc0 .param/l "CMD_BIT" 1 10 228, C4<0010>;
P_0x55bac3bc7d00 .param/l "CS_DELAY_SHIFT" 1 10 256, +C4<00000000000000000000000000000100>;
P_0x55bac3bc7d40 .param/l "CS_DONE" 1 10 234, C4<1000>;
P_0x55bac3bc7d80 .param/l "CS_HOLD" 1 10 233, C4<0111>;
P_0x55bac3bc7dc0 .param/l "CS_SETUP" 1 10 227, C4<0001>;
P_0x55bac3bc7e00 .param/l "DATA_BIT" 1 10 232, C4<0110>;
P_0x55bac3bc7e40 .param/l "DUMMY_BIT" 1 10 231, C4<0101>;
P_0x55bac3bc7e80 .param/l "ERASE" 1 10 235, C4<1001>;
P_0x55bac3bc7ec0 .param/l "IDLE" 1 10 226, C4<0000>;
P_0x55bac3bc7f00 .param/l "MODE_BIT" 1 10 230, C4<0100>;
P_0x55bac3bc7f40 .param/l "POST_WRITE_HOLD_CYCLES" 1 10 252, +C4<00000000000000000000000001000000>;
P_0x55bac3bc7f80 .param/l "RD_SETUP" 1 10 237, C4<1011>;
P_0x55bac3bc7fc0 .param/l "WR_SETUP" 1 10 236, C4<1010>;
L_0x55bac3ffc710 .functor XNOR 1, v0x55bac3fcc220_0, L_0x55bac3ffac40, C4<0>, C4<0>;
L_0x55bac3ffc810 .functor AND 1, v0x55bac3fcbfa0_0, L_0x55bac3ffc710, C4<1>, C4<1>;
L_0x55bac3ffc880 .functor XOR 1, v0x55bac3fcc220_0, L_0x55bac3ffac40, C4<0>, C4<0>;
L_0x55bac3ffc940 .functor AND 1, v0x55bac3fcbfa0_0, L_0x55bac3ffc880, C4<1>, C4<1>;
L_0x55bac3ffccc0 .functor BUFZ 1, L_0x55bac3ffca50, C4<0>, C4<0>, C4<0>;
L_0x55bac3ffd190 .functor AND 1, L_0x55bac3ffdf30, L_0x55bac3ffe0f0, C4<1>, C4<1>;
L_0x55bac3ffe4a0 .functor OR 1, L_0x55bac3ffd190, L_0x55bac3ffe280, C4<0>, C4<0>;
L_0x55bac3ffe9b0 .functor AND 1, L_0x55bac3ffe690, L_0x55bac3ffe870, C4<1>, C4<1>;
L_0x55bac3ffecb0 .functor AND 1, L_0x55bac3ffe9b0, L_0x55bac3ffeb10, C4<1>, C4<1>;
L_0x55bac3ffeeb0 .functor AND 1, L_0x55bac3ffecb0, L_0x55bac3ffedc0, C4<1>, C4<1>;
L_0x55bac3ff9430 .functor AND 1, L_0x55bac3ffeeb0, L_0x55bac3fff3d0, C4<1>, C4<1>;
L_0x55bac3fff580 .functor AND 1, L_0x55bac3ff9430, L_0x55bac3ffccc0, C4<1>, C4<1>;
L_0x55bac3fff890 .functor AND 1, L_0x55bac3fff580, L_0x55bac3fffa70, C4<1>, C4<1>;
L_0x55bac3fffe20 .functor AND 1, L_0x55bac3fff890, L_0x55bac3fffc50, C4<1>, C4<1>;
L_0x55bac3fff690 .functor AND 1, L_0x55bac3ffffb0, L_0x55bac3ffccc0, C4<1>, C4<1>;
L_0x55bac4000450 .functor AND 1, L_0x55bac3fff690, L_0x55bac4000560, C4<1>, C4<1>;
L_0x55bac4000a00 .functor AND 1, L_0x55bac4000450, L_0x55bac40008d0, C4<1>, C4<1>;
L_0x55bac4000d50 .functor AND 1, L_0x55bac4000a00, L_0x55bac4000ac0, C4<1>, C4<1>;
L_0x55bac4000fa0 .functor AND 1, L_0x55bac4000d50, L_0x55bac4000f00, C4<1>, C4<1>;
L_0x55bac4001350 .functor AND 1, L_0x55bac4000fa0, L_0x55bac40010b0, C4<1>, C4<1>;
L_0x55bac40014c0 .functor OR 1, L_0x55bac3fffe20, L_0x55bac4001350, C4<0>, C4<0>;
L_0x55bac4001620 .functor AND 1, L_0x55bac4000e60, L_0x55bac3ffccc0, C4<1>, C4<1>;
L_0x55bac4001af0 .functor AND 1, L_0x55bac4001620, L_0x55bac4001bb0, C4<1>, C4<1>;
L_0x55bac4002010 .functor AND 1, L_0x55bac4001af0, L_0x55bac4001f20, C4<1>, C4<1>;
L_0x55bac4002480 .functor AND 1, L_0x55bac4002010, L_0x55bac40021f0, C4<1>, C4<1>;
L_0x55bac4002630 .functor AND 1, L_0x55bac4002480, L_0x55bac4002590, C4<1>, C4<1>;
L_0x55bac4002820 .functor OR 1, L_0x55bac40014c0, L_0x55bac4002630, C4<0>, C4<0>;
L_0x55bac4002bd0 .functor AND 1, L_0x55bac4002930, L_0x55bac3ffccc0, C4<1>, C4<1>;
L_0x55bac4002e70 .functor AND 1, L_0x55bac4002bd0, L_0x55bac4002d80, C4<1>, C4<1>;
L_0x55bac4003230 .functor AND 1, L_0x55bac4002e70, L_0x55bac4002f80, C4<1>, C4<1>;
L_0x55bac4003440 .functor AND 1, L_0x55bac4003230, L_0x55bac4002c90, C4<1>, C4<1>;
L_0x55bac4003500 .functor OR 1, L_0x55bac4002820, L_0x55bac4003440, C4<0>, C4<0>;
L_0x55bac4003bb0 .functor AND 1, L_0x55bac4003720, L_0x55bac4003e90, C4<1>, C4<1>;
L_0x55bac4004110 .functor AND 1, L_0x55bac4003bb0, L_0x55bac40043c0, C4<1>, C4<1>;
L_0x55bac4004910 .functor AND 1, L_0x55bac4004110, L_0x55bac4004670, C4<1>, C4<1>;
L_0x55bac4004a20 .functor OR 1, L_0x55bac4003500, L_0x55bac4004910, C4<0>, C4<0>;
L_0x55bac4004550 .functor AND 1, L_0x55bac3ffe5f0, L_0x55bac4004a20, C4<1>, C4<1>;
L_0x7f44664cfe70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55bac3f0ddb0_0 .net/2u *"_ivl_0", 1 0, L_0x7f44664cfe70;  1 drivers
L_0x7f44664cff48 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55bac3f0deb0_0 .net/2u *"_ivl_10", 5 0, L_0x7f44664cff48;  1 drivers
L_0x7f44664d0188 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ed3840_0 .net/2u *"_ivl_100", 5 0, L_0x7f44664d0188;  1 drivers
v0x55bac3ed3900_0 .net *"_ivl_102", 0 0, L_0x55bac3ffe870;  1 drivers
v0x55bac3ed15c0_0 .net *"_ivl_105", 0 0, L_0x55bac3ffe9b0;  1 drivers
v0x55bac3ed16b0_0 .net *"_ivl_107", 0 0, L_0x55bac3ffeb10;  1 drivers
v0x55bac3ecb8c0_0 .net *"_ivl_109", 0 0, L_0x55bac3ffecb0;  1 drivers
L_0x7f44664d01d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ecb960_0 .net/2u *"_ivl_110", 3 0, L_0x7f44664d01d0;  1 drivers
v0x55bac3ecae40_0 .net *"_ivl_112", 0 0, L_0x55bac3ffedc0;  1 drivers
v0x55bac3ecaee0_0 .net *"_ivl_115", 0 0, L_0x55bac3ffeeb0;  1 drivers
L_0x7f44664d0218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ec8430_0 .net/2u *"_ivl_116", 31 0, L_0x7f44664d0218;  1 drivers
v0x55bac3ec8510_0 .net *"_ivl_118", 0 0, L_0x55bac3fff3d0;  1 drivers
L_0x7f44664cff90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ee1c20_0 .net/2u *"_ivl_12", 5 0, L_0x7f44664cff90;  1 drivers
v0x55bac3ee1d00_0 .net *"_ivl_121", 0 0, L_0x55bac3ff9430;  1 drivers
v0x55bac3edfd30_0 .net *"_ivl_123", 0 0, L_0x55bac3fff580;  1 drivers
L_0x7f44664d0260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55bac3edfdf0_0 .net/2u *"_ivl_124", 2 0, L_0x7f44664d0260;  1 drivers
v0x55bac3edf3e0_0 .net *"_ivl_126", 5 0, L_0x55bac3fff700;  1 drivers
v0x55bac3edf4c0_0 .net *"_ivl_128", 5 0, L_0x55bac3fff7f0;  1 drivers
L_0x7f44664d02a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55bac3edcfc0_0 .net/2u *"_ivl_130", 5 0, L_0x7f44664d02a8;  1 drivers
v0x55bac3edd080_0 .net *"_ivl_132", 0 0, L_0x55bac3fffa70;  1 drivers
v0x55bac3edcab0_0 .net *"_ivl_135", 0 0, L_0x55bac3fff890;  1 drivers
v0x55bac3edcb50_0 .net *"_ivl_137", 0 0, L_0x55bac3fffc50;  1 drivers
v0x55bac3edc630_0 .net *"_ivl_139", 0 0, L_0x55bac3fffe20;  1 drivers
v0x55bac3edc6f0_0 .net *"_ivl_14", 5 0, L_0x55bac3ffc300;  1 drivers
L_0x7f44664d02f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55bac3ed9ce0_0 .net/2u *"_ivl_140", 3 0, L_0x7f44664d02f0;  1 drivers
v0x55bac3ed9dc0_0 .net *"_ivl_142", 0 0, L_0x55bac3ffffb0;  1 drivers
v0x55bac3ed97d0_0 .net *"_ivl_145", 0 0, L_0x55bac3fff690;  1 drivers
L_0x7f44664d0338 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ed9890_0 .net/2u *"_ivl_146", 2 0, L_0x7f44664d0338;  1 drivers
v0x55bac3ed92c0_0 .net *"_ivl_148", 5 0, L_0x55bac4000130;  1 drivers
v0x55bac3ed93a0_0 .net *"_ivl_150", 5 0, L_0x55bac40003b0;  1 drivers
v0x55bac3ed8db0_0 .net *"_ivl_152", 0 0, L_0x55bac4000560;  1 drivers
v0x55bac3ed8e50_0 .net *"_ivl_155", 0 0, L_0x55bac4000450;  1 drivers
v0x55bac3ed88a0_0 .net *"_ivl_157", 0 0, L_0x55bac40008d0;  1 drivers
v0x55bac3ed8960_0 .net *"_ivl_159", 0 0, L_0x55bac4000a00;  1 drivers
L_0x7f44664d0380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ed8390_0 .net/2u *"_ivl_160", 3 0, L_0x7f44664d0380;  1 drivers
v0x55bac3ed8450_0 .net *"_ivl_162", 0 0, L_0x55bac4000ac0;  1 drivers
v0x55bac3ed7e80_0 .net *"_ivl_165", 0 0, L_0x55bac4000d50;  1 drivers
L_0x7f44664d03c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ed7f20_0 .net/2u *"_ivl_166", 31 0, L_0x7f44664d03c8;  1 drivers
v0x55bac3ed7970_0 .net *"_ivl_168", 0 0, L_0x55bac4000f00;  1 drivers
v0x55bac3ed7a10_0 .net *"_ivl_171", 0 0, L_0x55bac4000fa0;  1 drivers
v0x55bac3ed6df0_0 .net *"_ivl_173", 0 0, L_0x55bac40010b0;  1 drivers
v0x55bac3ed6eb0_0 .net *"_ivl_175", 0 0, L_0x55bac4001350;  1 drivers
v0x55bac3ed5a80_0 .net *"_ivl_177", 0 0, L_0x55bac40014c0;  1 drivers
L_0x7f44664d0410 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55bac3ed5b20_0 .net/2u *"_ivl_178", 3 0, L_0x7f44664d0410;  1 drivers
v0x55bac3ec94d0_0 .net *"_ivl_180", 0 0, L_0x55bac4000e60;  1 drivers
v0x55bac3ec9570_0 .net *"_ivl_183", 0 0, L_0x55bac4001620;  1 drivers
L_0x7f44664d0458 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55bac3f2eef0_0 .net/2u *"_ivl_184", 2 0, L_0x7f44664d0458;  1 drivers
v0x55bac3f2efd0_0 .net *"_ivl_186", 5 0, L_0x55bac4001830;  1 drivers
v0x55bac3f2d890_0 .net *"_ivl_188", 5 0, L_0x55bac4001a50;  1 drivers
L_0x7f44664d04a0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55bac3f2d950_0 .net/2u *"_ivl_190", 5 0, L_0x7f44664d04a0;  1 drivers
v0x55bac3f4dd10_0 .net *"_ivl_192", 0 0, L_0x55bac4001bb0;  1 drivers
v0x55bac3f4ddd0_0 .net *"_ivl_195", 0 0, L_0x55bac4001af0;  1 drivers
L_0x7f44664d04e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55bac3f62da0_0 .net/2u *"_ivl_196", 3 0, L_0x7f44664d04e8;  1 drivers
v0x55bac3f62e80_0 .net *"_ivl_198", 0 0, L_0x55bac4001f20;  1 drivers
v0x55bac3efbb10_0 .net *"_ivl_2", 0 0, L_0x55bac3ffbac0;  1 drivers
v0x55bac3efbbd0_0 .net *"_ivl_20", 0 0, L_0x55bac3ffc710;  1 drivers
v0x55bac3ecd1b0_0 .net *"_ivl_201", 0 0, L_0x55bac4002010;  1 drivers
L_0x7f44664d0530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3ecd270_0 .net/2u *"_ivl_202", 31 0, L_0x7f44664d0530;  1 drivers
v0x55bac3ee3c70_0 .net *"_ivl_204", 0 0, L_0x55bac40021f0;  1 drivers
v0x55bac3ee3d30_0 .net *"_ivl_207", 0 0, L_0x55bac4002480;  1 drivers
v0x55bac3b99320_0 .net *"_ivl_209", 0 0, L_0x55bac4002590;  1 drivers
v0x55bac3b993e0_0 .net *"_ivl_211", 0 0, L_0x55bac4002630;  1 drivers
v0x55bac3b994a0_0 .net *"_ivl_213", 0 0, L_0x55bac4002820;  1 drivers
L_0x7f44664d0578 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55bac3b99560_0 .net/2u *"_ivl_214", 3 0, L_0x7f44664d0578;  1 drivers
v0x55bac3b99640_0 .net *"_ivl_216", 0 0, L_0x55bac4002930;  1 drivers
v0x55bac3b19770_0 .net *"_ivl_219", 0 0, L_0x55bac4002bd0;  1 drivers
L_0x7f44664d05c0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55bac3b996e0_0 .net/2u *"_ivl_220", 3 0, L_0x7f44664d05c0;  1 drivers
v0x55bac3b0f180_0 .net *"_ivl_222", 0 0, L_0x55bac4002d80;  1 drivers
v0x55bac3b0f240_0 .net *"_ivl_225", 0 0, L_0x55bac4002e70;  1 drivers
L_0x7f44664d0608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3b0f300_0 .net/2u *"_ivl_226", 31 0, L_0x7f44664d0608;  1 drivers
v0x55bac3b0f3e0_0 .net *"_ivl_228", 0 0, L_0x55bac4002f80;  1 drivers
v0x55bac3b0f4a0_0 .net *"_ivl_231", 0 0, L_0x55bac4003230;  1 drivers
v0x55bac3b0f560_0 .net *"_ivl_233", 0 0, L_0x55bac4002c90;  1 drivers
v0x55bac3c2e100_0 .net *"_ivl_235", 0 0, L_0x55bac4003440;  1 drivers
v0x55bac3c2e1a0_0 .net *"_ivl_237", 0 0, L_0x55bac4003500;  1 drivers
L_0x7f44664d0650 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55bac3c2e260_0 .net/2u *"_ivl_238", 3 0, L_0x7f44664d0650;  1 drivers
v0x55bac3c2e340_0 .net *"_ivl_24", 0 0, L_0x55bac3ffc880;  1 drivers
v0x55bac3c2e400_0 .net *"_ivl_240", 0 0, L_0x55bac4003720;  1 drivers
L_0x7f44664d0698 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55bac3c2e4c0_0 .net/2u *"_ivl_242", 2 0, L_0x7f44664d0698;  1 drivers
v0x55bac3bd90a0_0 .net *"_ivl_244", 5 0, L_0x55bac40039e0;  1 drivers
v0x55bac3bd9160_0 .net *"_ivl_246", 5 0, L_0x55bac4003b10;  1 drivers
L_0x7f44664d06e0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55bac3bd9240_0 .net/2u *"_ivl_248", 5 0, L_0x7f44664d06e0;  1 drivers
v0x55bac3bd9320_0 .net *"_ivl_250", 0 0, L_0x55bac4003e90;  1 drivers
v0x55bac3bd93e0_0 .net *"_ivl_253", 0 0, L_0x55bac4003bb0;  1 drivers
L_0x7f44664d0728 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bac3bd94a0_0 .net/2u *"_ivl_254", 31 0, L_0x7f44664d0728;  1 drivers
v0x55bac3b23550_0 .net *"_ivl_256", 31 0, L_0x55bac4004070;  1 drivers
v0x55bac3b23610_0 .net *"_ivl_258", 0 0, L_0x55bac40043c0;  1 drivers
v0x55bac3b236d0_0 .net *"_ivl_261", 0 0, L_0x55bac4004110;  1 drivers
v0x55bac3b23790_0 .net *"_ivl_263", 0 0, L_0x55bac4004670;  1 drivers
v0x55bac3b23850_0 .net *"_ivl_265", 0 0, L_0x55bac4004910;  1 drivers
v0x55bac3b23910_0 .net *"_ivl_267", 0 0, L_0x55bac4004a20;  1 drivers
v0x55bac3c6cbe0_0 .net *"_ivl_37", 0 0, L_0x55bac3ffce20;  1 drivers
v0x55bac3c6ccc0_0 .net *"_ivl_39", 0 0, L_0x55bac3ffcec0;  1 drivers
L_0x7f44664cfeb8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55bac3c6cda0_0 .net/2u *"_ivl_4", 5 0, L_0x7f44664cfeb8;  1 drivers
o0x7f446651f5a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55bac3c6ce80_0 name=_ivl_40
v0x55bac3c6cf60_0 .net *"_ivl_45", 0 0, L_0x55bac3ffd0a0;  1 drivers
v0x55bac3b77580_0 .net *"_ivl_47", 0 0, L_0x55bac3ffd200;  1 drivers
o0x7f446651f638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55bac3b77660_0 name=_ivl_48
v0x55bac3b77740_0 .net *"_ivl_53", 0 0, L_0x55bac3ffd480;  1 drivers
v0x55bac3b77820_0 .net *"_ivl_55", 0 0, L_0x55bac3ffd520;  1 drivers
o0x7f446651f6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55bac3b77900_0 name=_ivl_56
L_0x7f44664cff00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55bac3c89f10_0 .net/2u *"_ivl_6", 1 0, L_0x7f44664cff00;  1 drivers
v0x55bac3c89ff0_0 .net *"_ivl_61", 0 0, L_0x55bac3ffd7e0;  1 drivers
v0x55bac3c8a0d0_0 .net *"_ivl_63", 0 0, L_0x55bac3ffd9b0;  1 drivers
o0x7f446651f788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55bac3c8a1b0_0 name=_ivl_64
L_0x7f44664cffd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3c8a290_0 .net/2u *"_ivl_68", 5 0, L_0x7f44664cffd8;  1 drivers
v0x55bac3fc8770_0 .net *"_ivl_70", 7 0, L_0x55bac3ffd910;  1 drivers
v0x55bac3fc8810_0 .net *"_ivl_74", 3 0, L_0x55bac3ffdc40;  1 drivers
L_0x7f44664d0020 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fc88b0_0 .net *"_ivl_76", 3 0, L_0x7f44664d0020;  1 drivers
L_0x7f44664d0068 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fc8950_0 .net/2u *"_ivl_78", 3 0, L_0x7f44664d0068;  1 drivers
v0x55bac3fc89f0_0 .net *"_ivl_8", 0 0, L_0x55bac3ffc1d0;  1 drivers
v0x55bac3fc8a90_0 .net *"_ivl_80", 0 0, L_0x55bac3ffdf30;  1 drivers
L_0x7f44664d00b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fc8b30_0 .net/2u *"_ivl_82", 7 0, L_0x7f44664d00b0;  1 drivers
v0x55bac3fc8bd0_0 .net *"_ivl_84", 0 0, L_0x55bac3ffe0f0;  1 drivers
v0x55bac3fc8c70_0 .net *"_ivl_87", 0 0, L_0x55bac3ffd190;  1 drivers
L_0x7f44664d00f8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55bac3fc8d10_0 .net/2u *"_ivl_88", 3 0, L_0x7f44664d00f8;  1 drivers
v0x55bac3fc8db0_0 .net *"_ivl_90", 0 0, L_0x55bac3ffe280;  1 drivers
v0x55bac3fc8e50_0 .net *"_ivl_95", 0 0, L_0x55bac3ffe5f0;  1 drivers
L_0x7f44664d0140 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55bac3fc8ef0_0 .net/2u *"_ivl_96", 3 0, L_0x7f44664d0140;  1 drivers
v0x55bac3fc8f90_0 .net *"_ivl_98", 0 0, L_0x55bac3ffe690;  1 drivers
v0x55bac3fc9030_0 .net "addr", 31 0, L_0x55bac3ffaec0;  alias, 1 drivers
v0x55bac3fc90d0_0 .net "addr_bits", 5 0, L_0x55bac3ffc490;  1 drivers
v0x55bac3fc9170_0 .net "addr_bytes_sel", 1 0, L_0x55bac3ffa4f0;  alias, 1 drivers
v0x55bac3fc9210_0 .var "addr_lanes_eff", 2 0;
v0x55bac3fc92b0_0 .net "addr_lanes_sel", 1 0, L_0x55bac3ffa230;  alias, 1 drivers
v0x55bac3fc9350_0 .var "bit_cnt", 5 0;
v0x55bac3fc93f0_0 .var "bit_cnt_n", 5 0;
v0x55bac3fc9490_0 .net "bit_tick", 0 0, L_0x55bac3ffccc0;  1 drivers
v0x55bac3fc9530_0 .var "byte_cnt", 31 0;
v0x55bac3fc9de0_0 .var "byte_cnt_n", 31 0;
v0x55bac3fc9e80_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3fc9f20_0 .net "clk_div", 31 0, L_0x55bac3ffb380;  alias, 1 drivers
v0x55bac3fc9fc0_0 .var "cmd_lanes_eff", 2 0;
v0x55bac3fca060_0 .net "cmd_lanes_sel", 1 0, L_0x55bac3ff9b30;  alias, 1 drivers
v0x55bac3fca100_0 .net "cmd_opcode", 7 0, L_0x55bac3ffaba0;  alias, 1 drivers
v0x55bac3fca1a0_0 .net "cpha", 0 0, L_0x55bac3ffb630;  alias, 1 drivers
v0x55bac3fca240_0 .net "cpol", 0 0, L_0x55bac3ffac40;  alias, 1 drivers
v0x55bac3fca2e0_0 .net "cs_auto", 0 0, L_0x55bac3ffa9a0;  alias, 1 drivers
v0x55bac3fca380_0 .var "cs_cnt", 7 0;
v0x55bac3fca420_0 .var "cs_cnt_n", 7 0;
v0x55bac3fca4c0_0 .net "cs_delay", 1 0, L_0x55bac3ffa0f0;  alias, 1 drivers
v0x55bac3fca560_0 .net "cs_delay_cycles", 7 0, L_0x55bac3ffddf0;  1 drivers
v0x55bac3fca600_0 .var "cs_n", 0 0;
v0x55bac3fca6a0_0 .var "cs_n_n", 0 0;
v0x55bac3fca740_0 .var "data_lanes_eff", 2 0;
v0x55bac3fca7e0_0 .net "data_lanes_sel", 1 0, L_0x55bac3ffa370;  alias, 1 drivers
v0x55bac3fca880_0 .net "dir", 0 0, L_0x55bac3ffa840;  alias, 1 drivers
v0x55bac3fca920_0 .net "done", 0 0, L_0x55bac3ffe4a0;  alias, 1 drivers
v0x55bac3fca9c0_0 .var "dummy_cnt", 3 0;
v0x55bac3fcaa60_0 .var "dummy_cnt_n", 3 0;
v0x55bac3fcab00_0 .net "dummy_cycles", 3 0, L_0x55bac3ffa710;  alias, 1 drivers
v0x55bac3fcaba0_0 .var "in_bits", 3 0;
v0x55bac3fcac40_0 .net8 "io0", 0 0, p0x7f4466520028;  1 drivers, strength-aware
v0x55bac3fcace0_0 .net8 "io1", 0 0, p0x7f4466520058;  1 drivers, strength-aware
v0x55bac3fcad80_0 .net8 "io2", 0 0, p0x7f4466520088;  1 drivers, strength-aware
v0x55bac3fcae20_0 .net8 "io3", 0 0, p0x7f44665200b8;  1 drivers, strength-aware
v0x55bac3fcaec0_0 .net "io_di", 3 0, L_0x55bac3ffcd30;  1 drivers
v0x55bac3fcaf60_0 .var "io_oe", 3 0;
v0x55bac3fcb000_0 .var "io_oe_n", 3 0;
v0x55bac3fcb0a0_0 .var "is_write_cmd", 0 0;
v0x55bac3fcb140_0 .var "is_write_cmd_n", 0 0;
v0x55bac3fcb1e0_0 .var "lanes", 2 0;
v0x55bac3fcb280_0 .var "lanes_n", 2 0;
v0x55bac3fcb320_0 .net "leading_edge", 0 0, L_0x55bac3ffc810;  1 drivers
v0x55bac3fcb3c0_0 .net "len_bytes", 31 0, L_0x55bac3ffb030;  alias, 1 drivers
v0x55bac3fcb460_0 .net "mode_bits", 7 0, L_0x55bac3ffad90;  alias, 1 drivers
v0x55bac3fcb500_0 .net "mode_en", 0 0, L_0x55bac3ffa590;  alias, 1 drivers
v0x55bac3fcb5a0_0 .var "out_bits", 3 0;
v0x55bac3fcb640_0 .var "post_hold_write", 0 0;
v0x55bac3fcb6e0_0 .var "post_hold_write_n", 0 0;
v0x55bac3fcb780_0 .net "quad_en", 0 0, L_0x55bac3ffa8e0;  alias, 1 drivers
v0x55bac3fcb820_0 .var "rd_warmup", 0 0;
v0x55bac3fcb8c0_0 .var "rd_warmup_cnt", 3 0;
v0x55bac3fcb960_0 .var "rd_warmup_cnt_n", 3 0;
v0x55bac3fcba00_0 .var "rd_warmup_n", 0 0;
v0x55bac3fcbaa0_0 .net "resetn", 0 0, v0x55bac3fdd3d0_0;  alias, 1 drivers
v0x55bac3fcbb40_0 .var "rx_data_fifo", 31 0;
v0x55bac3fcbbe0_0 .net "rx_full", 0 0, L_0x55bac3ff4e50;  alias, 1 drivers
v0x55bac3fcbc80_0 .var "rx_wen", 0 0;
v0x55bac3fcbd20_0 .net "sample_pulse", 0 0, L_0x55bac3ffca50;  1 drivers
v0x55bac3fcbdc0_0 .net "sclk", 0 0, L_0x55bac3ffc620;  alias, 1 drivers
v0x55bac3fcbe60_0 .var "sclk_armed", 0 0;
v0x55bac3fcbf00_0 .var "sclk_cnt", 31 0;
v0x55bac3fcbfa0_0 .var "sclk_edge", 0 0;
v0x55bac3fcc040_0 .var "sclk_en", 0 0;
v0x55bac3fcc0e0_0 .var "sclk_en_n", 0 0;
v0x55bac3fcc180_0 .var "sclk_q", 0 0;
v0x55bac3fcc220_0 .var "sclk_q_prev", 0 0;
v0x55bac3fcc2c0_0 .net "shift_pulse", 0 0, L_0x55bac3ffcb90;  1 drivers
v0x55bac3fcc360_0 .var "shreg", 31 0;
v0x55bac3fcc400_0 .var "shreg_n", 31 0;
v0x55bac3fcc4a0_0 .net "start", 0 0, L_0x55bac3ff9f90;  alias, 1 drivers
v0x55bac3fcc540_0 .var "state", 3 0;
v0x55bac3fcc5e0_0 .var "state_n", 3 0;
v0x55bac3fcc680_0 .net "trailing_edge", 0 0, L_0x55bac3ffc940;  1 drivers
v0x55bac3fcc720_0 .net "tx_data_fifo", 31 0, L_0x55bac3ffb6f0;  alias, 1 drivers
v0x55bac3fcc7c0_0 .net "tx_empty", 0 0, L_0x55bac3ffb830;  alias, 1 drivers
v0x55bac3fcc860_0 .net "tx_ren", 0 0, L_0x55bac4004550;  alias, 1 drivers
v0x55bac3fcc900_0 .net "xip_cont_read", 0 0, L_0x55bac3ffaab0;  alias, 1 drivers
E_0x55bac3ca6a10/0 .event edge, v0x55bac3fcc540_0, v0x55bac3fcb1e0_0, v0x55bac3fcc360_0, v0x55bac3fc9350_0;
E_0x55bac3ca6a10/1 .event edge, v0x55bac3fc9530_0, v0x55bac3fca9c0_0, v0x55bac3fca600_0, v0x55bac3fca380_0;
E_0x55bac3ca6a10/2 .event edge, v0x55bac3fcb0a0_0, v0x55bac3fcb640_0, v0x55bac3fcb820_0, v0x55bac3fcb8c0_0;
E_0x55bac3ca6a10/3 .event edge, v0x55bac3fcc4a0_0, v0x55bac3fc9fc0_0, v0x55bac3fca100_0, v0x55bac3fca4c0_0;
E_0x55bac3ca6a10/4 .event edge, v0x55bac3fca880_0, v0x55bac3fcbd20_0, v0x55bac3fc9490_0, v0x55bac3fc93f0_0;
E_0x55bac3ca6a10/5 .event edge, v0x55bac3fc90d0_0, v0x55bac3fc9210_0, v0x55bac3fc9170_0, v0x55bac3fc9030_0;
E_0x55bac3ca6a10/6 .event edge, v0x55bac3fcb500_0, v0x55bac3fca740_0, v0x55bac3fcb460_0, v0x55bac3fcab00_0;
E_0x55bac3ca6a10/7 .event edge, v0x55bac3fcb3c0_0, v0x55bac3fca560_0, v0x55bac3fcc2c0_0, v0x55bac3fcc720_0;
E_0x55bac3ca6a10/8 .event edge, v0x55bac3fcaba0_0, v0x55bac3f37d20_0, v0x55bac3fcc400_0, v0x55bac3fc9de0_0;
E_0x55bac3ca6a10/9 .event edge, v0x55bac3fcc900_0, v0x55bac3fca2e0_0, v0x55bac3fcc7c0_0;
E_0x55bac3ca6a10 .event/or E_0x55bac3ca6a10/0, E_0x55bac3ca6a10/1, E_0x55bac3ca6a10/2, E_0x55bac3ca6a10/3, E_0x55bac3ca6a10/4, E_0x55bac3ca6a10/5, E_0x55bac3ca6a10/6, E_0x55bac3ca6a10/7, E_0x55bac3ca6a10/8, E_0x55bac3ca6a10/9;
E_0x55bac3af8420 .event edge, v0x55bac3fcb1e0_0, v0x55bac3fcc360_0, v0x55bac3fcaec0_0;
E_0x55bac3c9f2c0/0 .event edge, v0x55bac3fca100_0, v0x55bac3fcb780_0, v0x55bac3fca060_0, v0x55bac3fc92b0_0;
E_0x55bac3c9f2c0/1 .event edge, v0x55bac3fca7e0_0;
E_0x55bac3c9f2c0 .event/or E_0x55bac3c9f2c0/0, E_0x55bac3c9f2c0/1;
L_0x55bac3ffbac0 .cmp/eq 2, L_0x55bac3ffa4f0, L_0x7f44664cfe70;
L_0x55bac3ffc1d0 .cmp/eq 2, L_0x55bac3ffa4f0, L_0x7f44664cff00;
L_0x55bac3ffc300 .functor MUXZ 6, L_0x7f44664cff90, L_0x7f44664cff48, L_0x55bac3ffc1d0, C4<>;
L_0x55bac3ffc490 .functor MUXZ 6, L_0x55bac3ffc300, L_0x7f44664cfeb8, L_0x55bac3ffbac0, C4<>;
L_0x55bac3ffc620 .functor MUXZ 1, L_0x55bac3ffac40, v0x55bac3fcc180_0, v0x55bac3fcc040_0, C4<>;
L_0x55bac3ffca50 .functor MUXZ 1, L_0x55bac3ffc810, L_0x55bac3ffc940, L_0x55bac3ffb630, C4<>;
L_0x55bac3ffcb90 .functor MUXZ 1, L_0x55bac3ffc940, L_0x55bac3ffc810, L_0x55bac3ffb630, C4<>;
L_0x55bac3ffcd30 .concat [ 1 1 1 1], p0x7f4466520028, p0x7f4466520058, p0x7f4466520088, p0x7f44665200b8;
L_0x55bac3ffce20 .part v0x55bac3fcaf60_0, 0, 1;
L_0x55bac3ffcec0 .part v0x55bac3fcb5a0_0, 0, 1;
L_0x55bac3ffcf60 .functor MUXZ 1, o0x7f446651f5a8, L_0x55bac3ffcec0, L_0x55bac3ffce20, C4<>;
L_0x55bac3ffd0a0 .part v0x55bac3fcaf60_0, 1, 1;
L_0x55bac3ffd200 .part v0x55bac3fcb5a0_0, 1, 1;
L_0x55bac3ffd2f0 .functor MUXZ 1, o0x7f446651f638, L_0x55bac3ffd200, L_0x55bac3ffd0a0, C4<>;
L_0x55bac3ffd480 .part v0x55bac3fcaf60_0, 2, 1;
L_0x55bac3ffd520 .part v0x55bac3fcb5a0_0, 2, 1;
L_0x55bac3ffd650 .functor MUXZ 1, o0x7f446651f6c8, L_0x55bac3ffd520, L_0x55bac3ffd480, C4<>;
L_0x55bac3ffd7e0 .part v0x55bac3fcaf60_0, 3, 1;
L_0x55bac3ffd9b0 .part v0x55bac3fcb5a0_0, 3, 1;
L_0x55bac3ffda50 .functor MUXZ 1, o0x7f446651f788, L_0x55bac3ffd9b0, L_0x55bac3ffd7e0, C4<>;
L_0x55bac3ffd910 .concat [ 2 6 0 0], L_0x55bac3ffa0f0, L_0x7f44664cffd8;
L_0x55bac3ffdc40 .part L_0x55bac3ffd910, 0, 4;
L_0x55bac3ffddf0 .concat [ 4 4 0 0], L_0x7f44664d0020, L_0x55bac3ffdc40;
L_0x55bac3ffdf30 .cmp/eq 4, v0x55bac3fcc540_0, L_0x7f44664d0068;
L_0x55bac3ffe0f0 .cmp/eq 8, v0x55bac3fca380_0, L_0x7f44664d00b0;
L_0x55bac3ffe280 .cmp/eq 4, v0x55bac3fcc540_0, L_0x7f44664d00f8;
L_0x55bac3ffe5f0 .reduce/nor L_0x55bac3ffa840;
L_0x55bac3ffe690 .cmp/eq 4, v0x55bac3fcc540_0, L_0x7f44664d0140;
L_0x55bac3ffe870 .cmp/eq 6, L_0x55bac3ffc490, L_0x7f44664d0188;
L_0x55bac3ffeb10 .reduce/nor L_0x55bac3ffa590;
L_0x55bac3ffedc0 .cmp/eq 4, L_0x55bac3ffa710, L_0x7f44664d01d0;
L_0x55bac3fff3d0 .cmp/ne 32, L_0x55bac3ffb030, L_0x7f44664d0218;
L_0x55bac3fff700 .concat [ 3 3 0 0], v0x55bac3fcb1e0_0, L_0x7f44664d0260;
L_0x55bac3fff7f0 .arith/sum 6, v0x55bac3fc9350_0, L_0x55bac3fff700;
L_0x55bac3fffa70 .cmp/ge 6, L_0x55bac3fff7f0, L_0x7f44664d02a8;
L_0x55bac3fffc50 .reduce/nor L_0x55bac3ffb830;
L_0x55bac3ffffb0 .cmp/eq 4, v0x55bac3fcc540_0, L_0x7f44664d02f0;
L_0x55bac4000130 .concat [ 3 3 0 0], v0x55bac3fcb1e0_0, L_0x7f44664d0338;
L_0x55bac40003b0 .arith/sum 6, v0x55bac3fc9350_0, L_0x55bac4000130;
L_0x55bac4000560 .cmp/ge 6, L_0x55bac40003b0, L_0x55bac3ffc490;
L_0x55bac40008d0 .reduce/nor L_0x55bac3ffa590;
L_0x55bac4000ac0 .cmp/eq 4, L_0x55bac3ffa710, L_0x7f44664d0380;
L_0x55bac4000f00 .cmp/ne 32, L_0x55bac3ffb030, L_0x7f44664d03c8;
L_0x55bac40010b0 .reduce/nor L_0x55bac3ffb830;
L_0x55bac4000e60 .cmp/eq 4, v0x55bac3fcc540_0, L_0x7f44664d0410;
L_0x55bac4001830 .concat [ 3 3 0 0], v0x55bac3fcb1e0_0, L_0x7f44664d0458;
L_0x55bac4001a50 .arith/sum 6, v0x55bac3fc9350_0, L_0x55bac4001830;
L_0x55bac4001bb0 .cmp/ge 6, L_0x55bac4001a50, L_0x7f44664d04a0;
L_0x55bac4001f20 .cmp/eq 4, L_0x55bac3ffa710, L_0x7f44664d04e8;
L_0x55bac40021f0 .cmp/ne 32, L_0x55bac3ffb030, L_0x7f44664d0530;
L_0x55bac4002590 .reduce/nor L_0x55bac3ffb830;
L_0x55bac4002930 .cmp/eq 4, v0x55bac3fcc540_0, L_0x7f44664d0578;
L_0x55bac4002d80 .cmp/eq 4, v0x55bac3fca9c0_0, L_0x7f44664d05c0;
L_0x55bac4002f80 .cmp/ne 32, L_0x55bac3ffb030, L_0x7f44664d0608;
L_0x55bac4002c90 .reduce/nor L_0x55bac3ffb830;
L_0x55bac4003720 .cmp/eq 4, v0x55bac3fcc540_0, L_0x7f44664d0650;
L_0x55bac40039e0 .concat [ 3 3 0 0], v0x55bac3fcb1e0_0, L_0x7f44664d0698;
L_0x55bac4003b10 .arith/sum 6, v0x55bac3fc9350_0, L_0x55bac40039e0;
L_0x55bac4003e90 .cmp/ge 6, L_0x55bac4003b10, L_0x7f44664d06e0;
L_0x55bac4004070 .arith/sum 32, v0x55bac3fc9530_0, L_0x7f44664d0728;
L_0x55bac40043c0 .cmp/gt 32, L_0x55bac3ffb030, L_0x55bac4004070;
L_0x55bac4004670 .reduce/nor L_0x55bac3ffb830;
S_0x55bac3f2b6e0 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 63, 10 63 0, S_0x55bac3f2b300;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x55bac3f2b6e0
v0x55bac3f451f0_0 .var "sel", 1 0;
TD_top_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x55bac3f451f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0x55bac3fcb780_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %end;
S_0x55bac3f448a0 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 74, 10 74 0, S_0x55bac3f2b300;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x55bac3f448a0
v0x55bac3f43b60_0 .var "lanes", 2 0;
TD_top_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x55bac3f43b60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %end;
S_0x55bac3f11c10 .scope function.vec4.s8, "rev8" "rev8" 10 185, 10 185 0, S_0x55bac3f2b300;
 .timescale 0 0;
v0x55bac3f0f9b0_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x55bac3f11c10
TD_top_tb.dut.u_qspi_fsm.rev8 ;
    %load/vec4 v0x55bac3f0f9b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55bac3f0f9b0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f0f9b0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f0f9b0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f0f9b0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f0f9b0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f0f9b0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f0f9b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x55bac3fcc9a0 .scope module, "u_xip_engine" "xip_engine" 4 486, 11 18 0, S_0x55bac3f2c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x55bac3fccb30 .param/l "ADDR_WIDTH" 0 11 19, +C4<00000000000000000000000000100000>;
P_0x55bac3fccb70 .param/l "S_IDLE" 1 11 136, C4<000>;
P_0x55bac3fccbb0 .param/l "S_RD_CAP" 1 11 142, C4<110>;
P_0x55bac3fccbf0 .param/l "S_RD_POP" 1 11 138, C4<010>;
P_0x55bac3fccc30 .param/l "S_RD_RESP" 1 11 139, C4<011>;
P_0x55bac3fccc70 .param/l "S_RD_WAIT" 1 11 137, C4<001>;
P_0x55bac3fcccb0 .param/l "S_RD_WAIT2" 1 11 143, C4<111>;
P_0x55bac3fcccf0 .param/l "S_WR_RESP" 1 11 141, C4<101>;
P_0x55bac3fccd30 .param/l "S_WR_WAIT" 1 11 140, C4<100>;
L_0x55bac3ff8d00 .functor BUFZ 2, v0x55bac3fcef30_0, C4<00>, C4<00>, C4<00>;
L_0x55bac3ff8d70 .functor BUFZ 2, v0x55bac3fcd980_0, C4<00>, C4<00>, C4<00>;
L_0x55bac3ff8de0 .functor BUFZ 1, v0x55bac3fcf6b0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff8e50 .functor BUFZ 4, v0x55bac3fcf1b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55bac3ff8ec0 .functor NOT 1, v0x55bac3fcf390_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff8f30 .functor BUFZ 1, v0x55bac3fcf9d0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff8fa0 .functor BUFZ 1, v0x55bac3fcedf0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff9060 .functor BUFZ 1, v0x55bac3fd06f0_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff90d0 .functor BUFZ 8, v0x55bac3fcf7f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55bac3ff91a0 .functor BUFZ 8, v0x55bac3fcf570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55bac3ff9210 .functor BUFZ 32, v0x55bac3fcdb60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff92f0 .functor BUFZ 32, v0x55bac3fce710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bac3ff9390 .functor BUFZ 1, v0x55bac3fcec10_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff9280 .functor BUFZ 1, v0x55bac3fcea30_0, C4<0>, C4<0>, C4<0>;
L_0x55bac3ff9610 .functor AND 1, L_0x55bac3ff9510, L_0x55bac3ff0b60, C4<1>, C4<1>;
L_0x55bac3ff9840 .functor AND 1, L_0x55bac3ff9610, L_0x55bac3ff9710, C4<1>, C4<1>;
L_0x55bac3ff9a70 .functor AND 1, L_0x55bac3ff9930, L_0x55bac3ff0b60, C4<1>, C4<1>;
L_0x55bac3ff9bd0 .functor AND 1, L_0x55bac3ff9a70, L_0x55bac3ff2110, C4<1>, C4<1>;
L_0x55bac3ff9d60 .functor AND 1, L_0x55bac3ff9bd0, L_0x55bac3ff9c90, C4<1>, C4<1>;
L_0x55bac3ff9ed0 .functor BUFZ 1, L_0x55bac3ff9d60, C4<0>, C4<0>, C4<0>;
L_0x7f44664cfbe8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fcd340_0 .net/2u *"_ivl_36", 2 0, L_0x7f44664cfbe8;  1 drivers
v0x55bac3fcd3e0_0 .net *"_ivl_38", 0 0, L_0x55bac3ff9510;  1 drivers
v0x55bac3fcd480_0 .net *"_ivl_41", 0 0, L_0x55bac3ff9610;  1 drivers
v0x55bac3fcd520_0 .net *"_ivl_43", 0 0, L_0x55bac3ff9710;  1 drivers
L_0x7f44664cfc30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55bac3fcd5c0_0 .net/2u *"_ivl_46", 2 0, L_0x7f44664cfc30;  1 drivers
v0x55bac3fcd660_0 .net *"_ivl_48", 0 0, L_0x55bac3ff9930;  1 drivers
v0x55bac3fcd700_0 .net *"_ivl_51", 0 0, L_0x55bac3ff9a70;  1 drivers
v0x55bac3fcd7a0_0 .net *"_ivl_53", 0 0, L_0x55bac3ff9bd0;  1 drivers
v0x55bac3fcd840_0 .net *"_ivl_55", 0 0, L_0x55bac3ff9c90;  1 drivers
v0x55bac3fcd8e0_0 .net "addr_bytes_o", 1 0, L_0x55bac3ff8d70;  1 drivers
v0x55bac3fcd980_0 .var "addr_bytes_r", 1 0;
L_0x7f44664cfb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac3fcda20_0 .net "addr_lanes_o", 1 0, L_0x7f44664cfb58;  1 drivers
v0x55bac3fcdac0_0 .net "addr_o", 31 0, L_0x55bac3ff9210;  1 drivers
v0x55bac3fcdb60_0 .var "addr_r", 31 0;
v0x55bac3fcdc00_0 .net "ar_ready_w", 0 0, L_0x55bac3ff9840;  1 drivers
v0x55bac3fcdca0_0 .net "araddr_i", 31 0, v0x55bac3fdd630_0;  alias, 1 drivers
v0x55bac3fcdd40_0 .var "arready_o", 0 0;
v0x55bac3fcdde0_0 .net "arvalid_i", 0 0, v0x55bac3fdd830_0;  alias, 1 drivers
v0x55bac3fcde80_0 .net "aw_ready_w", 0 0, L_0x55bac3ff9d60;  1 drivers
v0x55bac3fcdf20_0 .net "awaddr_i", 31 0, o0x7f4466521228;  alias, 0 drivers
v0x55bac3fcdfc0_0 .var "awready_o", 0 0;
v0x55bac3fce060_0 .net "awvalid_i", 0 0, L_0x7f44664d0800;  alias, 1 drivers
v0x55bac3fce100_0 .net "bready_i", 0 0, L_0x7f44664d0890;  alias, 1 drivers
v0x55bac3fce1a0_0 .var "bresp_o", 1 0;
v0x55bac3fce240_0 .net "busy_o", 0 0, v0x55bac3fce2e0_0;  alias, 1 drivers
v0x55bac3fce2e0_0 .var "busy_r", 0 0;
v0x55bac3fce380_0 .var "bvalid_o", 0 0;
v0x55bac3fce420_0 .net "clk", 0 0, v0x55bac3fdb6b0_0;  alias, 1 drivers
v0x55bac3fce5d0_0 .net "clk_div_i", 2 0, L_0x55bac3ff15d0;  alias, 1 drivers
v0x55bac3fce670_0 .net "clk_div_o", 31 0, L_0x55bac3ff92f0;  1 drivers
v0x55bac3fce710_0 .var "clk_div_r", 31 0;
v0x55bac3fce7b0_0 .net "cmd_busy_i", 0 0, v0x55bac3f35db0_0;  alias, 1 drivers
L_0x7f44664cfb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bac3fce850_0 .net "cmd_lanes_o", 1 0, L_0x7f44664cfb10;  1 drivers
v0x55bac3fce8f0_0 .net "cpha_i", 0 0, L_0x55bac3ff0c90;  alias, 1 drivers
v0x55bac3fce990_0 .net "cpha_o", 0 0, L_0x55bac3ff9280;  1 drivers
v0x55bac3fcea30_0 .var "cpha_r", 0 0;
v0x55bac3fcead0_0 .net "cpol_i", 0 0, L_0x55bac3ff0dd0;  alias, 1 drivers
v0x55bac3fceb70_0 .net "cpol_o", 0 0, L_0x55bac3ff9390;  1 drivers
v0x55bac3fcec10_0 .var "cpol_r", 0 0;
v0x55bac3fcecb0_0 .net "cs_auto_i", 0 0, L_0x55bac3ff1670;  alias, 1 drivers
v0x55bac3fced50_0 .net "cs_auto_o", 0 0, L_0x55bac3ff8fa0;  1 drivers
v0x55bac3fcedf0_0 .var "cs_auto_r", 0 0;
v0x55bac3fcee90_0 .net "data_lanes_o", 1 0, L_0x55bac3ff8d00;  1 drivers
v0x55bac3fcef30_0 .var "data_lanes_r", 1 0;
v0x55bac3fcefd0_0 .net "dir_o", 0 0, L_0x55bac3ff8ec0;  1 drivers
v0x55bac3fcf070_0 .net "done_i", 0 0, L_0x55bac3ffe4a0;  alias, 1 drivers
v0x55bac3fcf110_0 .net "dummy_cycles_o", 3 0, L_0x55bac3ff8e50;  1 drivers
v0x55bac3fcf1b0_0 .var "dummy_cycles_r", 3 0;
v0x55bac3fcf250_0 .net "fifo_rx_data_i", 31 0, L_0x55bac3ff50c0;  alias, 1 drivers
v0x55bac3fcf2f0_0 .var "fifo_rx_re_o", 0 0;
v0x55bac3fcf390_0 .var "is_write_r", 0 0;
L_0x7f44664cfba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bac3fcf430_0 .net "len_o", 31 0, L_0x7f44664cfba0;  1 drivers
v0x55bac3fcf4d0_0 .net "mode_bits_o", 7 0, L_0x55bac3ff91a0;  1 drivers
v0x55bac3fcf570_0 .var "mode_bits_r", 7 0;
v0x55bac3fcf610_0 .net "mode_en_o", 0 0, L_0x55bac3ff8de0;  1 drivers
v0x55bac3fcf6b0_0 .var "mode_en_r", 0 0;
v0x55bac3fcf750_0 .net "opcode_o", 7 0, L_0x55bac3ff90d0;  1 drivers
v0x55bac3fcf7f0_0 .var "opcode_r", 7 0;
v0x55bac3fcf890_0 .net "quad_en_i", 0 0, L_0x55bac3ff0d30;  alias, 1 drivers
v0x55bac3fcf930_0 .net "quad_en_o", 0 0, L_0x55bac3ff8f30;  1 drivers
v0x55bac3fcf9d0_0 .var "quad_en_r", 0 0;
v0x55bac3fcfa70_0 .var "rdata_o", 31 0;
v0x55bac3fcfb10_0 .net "resetn", 0 0, v0x55bac3fdd3d0_0;  alias, 1 drivers
v0x55bac3fcfbb0_0 .net "rready_i", 0 0, v0x55bac3fdda30_0;  alias, 1 drivers
v0x55bac3fcfc50_0 .var "rresp_o", 1 0;
v0x55bac3fcfcf0_0 .var "rvalid_o", 0 0;
v0x55bac3fcfd90_0 .var "start_o", 0 0;
v0x55bac3fcfe30_0 .var "state", 2 0;
v0x55bac3fcfed0_0 .var "tx_data_o", 31 0;
v0x55bac3fcff70_0 .var "tx_empty_o", 0 0;
v0x55bac3fd0010_0 .net "tx_ren_i", 0 0, L_0x55bac4004550;  alias, 1 drivers
v0x55bac3fd00b0_0 .net "w_ready_w", 0 0, L_0x55bac3ff9ed0;  1 drivers
v0x55bac3fd0150_0 .net "wdata_i", 31 0, o0x7f4466521a08;  alias, 0 drivers
v0x55bac3fd01f0_0 .var "wdata_r", 31 0;
v0x55bac3fd0290_0 .var "wready_o", 0 0;
v0x55bac3fd0330_0 .net "wstrb_i", 3 0, o0x7f4466521a98;  alias, 0 drivers
v0x55bac3fd03d0_0 .net "wvalid_i", 0 0, L_0x7f44664d0848;  alias, 1 drivers
v0x55bac3fd0470_0 .var "xip_active_o", 0 0;
v0x55bac3fd0510_0 .net "xip_addr_bytes_i", 1 0, L_0x55bac3ff1a70;  alias, 1 drivers
v0x55bac3fd05b0_0 .net "xip_cont_read_i", 0 0, L_0x55bac3ff1da0;  alias, 1 drivers
v0x55bac3fd0650_0 .net "xip_cont_read_o", 0 0, L_0x55bac3ff9060;  1 drivers
v0x55bac3fd06f0_0 .var "xip_cont_read_r", 0 0;
v0x55bac3fd0790_0 .net "xip_data_lanes_i", 1 0, L_0x55bac3ff1b10;  alias, 1 drivers
v0x55bac3fd0830_0 .net "xip_dummy_cycles_i", 3 0, L_0x55bac3ff1d00;  alias, 1 drivers
v0x55bac3fd08d0_0 .net "xip_en_i", 0 0, L_0x55bac3ff0b60;  alias, 1 drivers
v0x55bac3fd0970_0 .net "xip_mode_bits_i", 7 0, L_0x55bac3ff2540;  alias, 1 drivers
v0x55bac3fd0a10_0 .net "xip_mode_en_i", 0 0, L_0x55bac3ff2070;  alias, 1 drivers
v0x55bac3fd0ab0_0 .net "xip_read_op_i", 7 0, L_0x55bac3ff22d0;  alias, 1 drivers
v0x55bac3fd0b50_0 .net "xip_write_en_i", 0 0, L_0x55bac3ff2110;  alias, 1 drivers
v0x55bac3fd0bf0_0 .net "xip_write_op_i", 7 0, L_0x55bac3ff2370;  alias, 1 drivers
L_0x55bac3ff9510 .cmp/eq 3, v0x55bac3fcfe30_0, L_0x7f44664cfbe8;
L_0x55bac3ff9710 .reduce/nor v0x55bac3f35db0_0;
L_0x55bac3ff9930 .cmp/eq 3, v0x55bac3fcfe30_0, L_0x7f44664cfc30;
L_0x55bac3ff9c90 .reduce/nor v0x55bac3f35db0_0;
S_0x55bac3f2f310 .scope module, "flash" "qspi_device" 3 127, 12 10 0, S_0x55bac3ec6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x55bac3fd3530 .param/l "ADDR_BITS" 0 12 20, +C4<00000000000000000000000000011000>;
P_0x55bac3fd3570 .param/l "CS_HIGH_MIN_NS" 0 12 55, +C4<00000000000000000000000000000000>;
P_0x55bac3fd35b0 .param/l "ERASE_TIME" 0 12 23, +C4<00000000000000000000000001100100>;
P_0x55bac3fd35f0 .param/l "MEM_SIZE" 0 12 19, +C4<00000000000100000000000000000000>;
P_0x55bac3fd3630 .param/l "PAGE_SIZE" 0 12 21, +C4<00000000000000000000000100000000>;
P_0x55bac3fd3670 .param/l "SECTOR_SIZE" 0 12 22, +C4<00000000000000000001000000000000>;
P_0x55bac3fd36b0 .param/l "ST_ADDR" 1 12 65, C4<0010>;
P_0x55bac3fd36f0 .param/l "ST_CMD" 1 12 64, C4<0001>;
P_0x55bac3fd3730 .param/l "ST_DATA_READ" 1 12 68, C4<0101>;
P_0x55bac3fd3770 .param/l "ST_DATA_WRITE" 1 12 69, C4<0110>;
P_0x55bac3fd37b0 .param/l "ST_DUMMY" 1 12 67, C4<0100>;
P_0x55bac3fd37f0 .param/l "ST_ERASE" 1 12 70, C4<0111>;
P_0x55bac3fd3830 .param/l "ST_IDLE" 1 12 63, C4<0000>;
P_0x55bac3fd3870 .param/l "ST_ID_READ" 1 12 72, C4<1001>;
P_0x55bac3fd38b0 .param/l "ST_MODE" 1 12 66, C4<0011>;
P_0x55bac3fd38f0 .param/l "ST_STATUS" 1 12 71, C4<1000>;
v0x55bac3fd9290_0 .net *"_ivl_11", 0 0, L_0x55bac4005480;  1 drivers
v0x55bac3fd9330_0 .net *"_ivl_13", 0 0, L_0x55bac4005570;  1 drivers
o0x7f4466523508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55bac3fd93d0_0 name=_ivl_14
v0x55bac3fd9470_0 .net *"_ivl_19", 0 0, L_0x55bac40057f0;  1 drivers
v0x55bac3fd9510_0 .net *"_ivl_21", 0 0, L_0x55bac40058e0;  1 drivers
o0x7f4466523598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55bac3fd95b0_0 name=_ivl_22
v0x55bac3fd9650_0 .net *"_ivl_27", 0 0, L_0x55bac4005ac0;  1 drivers
v0x55bac3fd96f0_0 .net *"_ivl_29", 0 0, L_0x55bac4005bf0;  1 drivers
v0x55bac3fd9790_0 .net *"_ivl_3", 0 0, L_0x55bac4005200;  1 drivers
o0x7f4466523658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55bac3fd9830_0 name=_ivl_30
v0x55bac3fd98d0_0 .net *"_ivl_5", 0 0, L_0x55bac40052a0;  1 drivers
o0x7f44665236b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55bac3fd9970_0 name=_ivl_6
v0x55bac3fd9a10_0 .var "addr_reg", 23 0;
v0x55bac3fd9ab0_0 .var "bit_cnt", 31 0;
v0x55bac3fd9b50_0 .var "byte_cnt", 31 0;
v0x55bac3fd9bf0_0 .var "cmd_reg", 7 0;
v0x55bac3fd9c90_0 .var "continuous_read", 0 0;
v0x55bac3fd9d30_0 .var "cs_high_accum_t", 63 0;
v0x55bac3fd9dd0_0 .var "cs_high_last_t", 63 0;
v0x55bac3fd9e70_0 .var "cs_high_start_t", 63 0;
v0x55bac3fd9f10_0 .var "dummy_cycles", 4 0;
v0x55bac3fd9ff0_0 .var "erase_counter", 31 0;
v0x55bac3fda0d0_0 .var "id_idx", 1 0;
v0x55bac3fda1b0_0 .var "id_reg", 23 0;
v0x55bac3fda290_0 .net "io_di", 3 0, L_0x55bac4005160;  1 drivers
v0x55bac3fda370_0 .var "io_do", 3 0;
v0x55bac3fda450_0 .var "io_oe", 3 0;
v0x55bac3fda530_0 .var "lanes", 3 0;
v0x55bac3fda610_0 .var "last_cmd_wren", 0 0;
v0x55bac3fda6d0 .array "memory", 1048575 0, 7 0;
v0x55bac3fda790_0 .var "mode_bits", 7 0;
v0x55bac3fda870_0 .var "nxt_addr_reg", 31 0;
v0x55bac3fda950_0 .var "nxt_bit_cnt", 31 0;
v0x55bac3fdaa30_0 .var "nxt_cmd_reg", 7 0;
v0x55bac3fdab10_0 .net "qspi_cs_n", 0 0, L_0x55bac4004ed0;  alias, 1 drivers
v0x55bac3fdabb0_0 .net8 "qspi_io0", 0 0, p0x7f4466523ad8;  1 drivers, strength-aware
v0x55bac3fdac50_0 .net8 "qspi_io1", 0 0, p0x7f4466523b08;  1 drivers, strength-aware
v0x55bac3fdad10_0 .net8 "qspi_io2", 0 0, p0x7f4466523b38;  1 drivers, strength-aware
v0x55bac3fdadd0_0 .net8 "qspi_io3", 0 0, p0x7f4466523b68;  1 drivers, strength-aware
v0x55bac3fdae90_0 .net "qspi_sclk", 0 0, L_0x55bac4004d90;  alias, 1 drivers
v0x55bac3fdaf30_0 .var "shift_in", 7 0;
v0x55bac3fdaff0_0 .var "shift_out", 7 0;
v0x55bac3fdb0d0_0 .var "state", 3 0;
v0x55bac3fdb1b0_0 .var "status_reg", 7 0;
v0x55bac3fdb290_0 .var "wip", 0 0;
E_0x55bac3f867f0/0 .event edge, v0x55bac3fdb290_0, v0x55bac3fdaf30_0, v0x55bac3fda290_0, v0x55bac3fd9ab0_0;
E_0x55bac3f867f0/1 .event edge, v0x55bac3fd9a10_0, v0x55bac3fda530_0;
E_0x55bac3f867f0 .event/or E_0x55bac3f867f0/0, E_0x55bac3f867f0/1;
E_0x55bac3f3f030 .event posedge, v0x55bac3fd2db0_0, v0x55bac3fd7df0_0;
E_0x55bac3c94b30 .event negedge, v0x55bac3fd2db0_0;
E_0x55bac3f46550 .event posedge, v0x55bac3fd2db0_0;
E_0x55bac3f1ebd0 .event posedge, v0x55bac3fd7df0_0;
L_0x55bac4005160 .concat [ 1 1 1 1], p0x7f4466523ad8, p0x7f4466523b08, p0x7f4466523b38, p0x7f4466523b68;
L_0x55bac4005200 .part v0x55bac3fda450_0, 0, 1;
L_0x55bac40052a0 .part v0x55bac3fda370_0, 0, 1;
L_0x55bac4005340 .functor MUXZ 1, o0x7f44665236b8, L_0x55bac40052a0, L_0x55bac4005200, C4<>;
L_0x55bac4005480 .part v0x55bac3fda450_0, 1, 1;
L_0x55bac4005570 .part v0x55bac3fda370_0, 1, 1;
L_0x55bac4005660 .functor MUXZ 1, o0x7f4466523508, L_0x55bac4005570, L_0x55bac4005480, C4<>;
L_0x55bac40057f0 .part v0x55bac3fda450_0, 2, 1;
L_0x55bac40058e0 .part v0x55bac3fda370_0, 2, 1;
L_0x55bac4005980 .functor MUXZ 1, o0x7f4466523598, L_0x55bac40058e0, L_0x55bac40057f0, C4<>;
L_0x55bac4005ac0 .part v0x55bac3fda450_0, 3, 1;
L_0x55bac4005bf0 .part v0x55bac3fda370_0, 3, 1;
L_0x55bac4005d90 .functor MUXZ 1, o0x7f4466523658, L_0x55bac4005bf0, L_0x55bac4005ac0, C4<>;
S_0x55bac3fd8c00 .scope begin, "$unm_blk_215" "$unm_blk_215" 12 84, 12 84 0, S_0x55bac3f2f310;
 .timescale 0 0;
v0x55bac3fd8d90_0 .var/i "i", 31 0;
S_0x55bac3fd8e30 .scope begin, "$unm_blk_241" "$unm_blk_241" 12 210, 12 210 0, S_0x55bac3f2f310;
 .timescale 0 0;
v0x55bac3fd8fc0_0 .var/i "j", 31 0;
S_0x55bac3fd9060 .scope begin, "$unm_blk_252" "$unm_blk_252" 12 255, 12 255 0, S_0x55bac3f2f310;
 .timescale 0 0;
v0x55bac3fd91f0_0 .var/i "j", 31 0;
    .scope S_0x55bac3f293b0;
T_6 ;
    %wait E_0x55bac3fc5fa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3f382c0_0, 0, 1;
    %load/vec4 v0x55bac3c8eab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3f382c0_0, 0, 1;
    %jmp T_6.22;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3f382c0_0, 0, 1;
    %jmp T_6.22;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3f382c0_0, 0, 1;
    %jmp T_6.22;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3f382c0_0, 0, 1;
    %jmp T_6.22;
T_6.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3f382c0_0, 0, 1;
    %jmp T_6.22;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3ef9e80_0, 0, 1;
    %jmp T_6.22;
T_6.22 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bac3f293b0;
T_7 ;
    %wait E_0x55bac3fc5f60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3f3a850_0, 0, 1;
    %load/vec4 v0x55bac3ef9ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55bac3ef9e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x55bac3f382c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3f3a850_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3f39060_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55bac3f38ba0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x55bac3efe890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3f3a850_0, 0, 1;
T_7.4 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55bac3f293b0;
T_8 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3f3ad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3efa930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55bac3f38220_0;
    %load/vec4 v0x55bac3ef9e80_0;
    %and;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3efa930_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55bac3f3a7b0_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3efa930_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bac3f293b0;
T_9 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3f3ad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ec4fc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55bac3c94a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ec4fc0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55bac3ec6230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ec4fc0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55bac3f03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55bac3f293b0;
T_10 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3f3ad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f3dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3efece0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55bac3efb300_0;
    %assign/vec4 v0x55bac3efece0_0, 0;
    %load/vec4 v0x55bac3efece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55bac3f3d7a0_0;
    %assign/vec4 v0x55bac3f3dc60_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55bac3f293b0;
T_11 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3f3ad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f81ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f1f110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3ec3a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f7e970_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55bac3ef6c70_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x55bac3ef9690_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55bac3ef9010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f45400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3ec4810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f28d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3bbb560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3c8c190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f87870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f86710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f02180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f66b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3bda280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ef3c10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %fork t_1, S_0x55bac3f39d20;
    %jmp t_0;
    .scope S_0x55bac3f39d20;
t_1 ;
    %load/vec4 v0x55bac3f81ba0_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %store/vec4 v0x55bac3c8cf00_0, 0, 32;
    %load/vec4 v0x55bac3c8cf00_0;
    %load/vec4 v0x55bac3c98020_0;
    %and;
    %load/vec4 v0x55bac3f81ba0_0;
    %load/vec4 v0x55bac3c98020_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x55bac3c8cf00_0, 0, 32;
    %load/vec4 v0x55bac3efe890_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55bac3c8cf00_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.4, 9;
    %load/vec4 v0x55bac3f81ba0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3c8cf00_0, 4, 1;
T_11.4 ;
    %load/vec4 v0x55bac3c8cf00_0;
    %assign/vec4 v0x55bac3f81ba0_0, 0;
    %end;
    .scope S_0x55bac3f293b0;
t_0 %join;
T_11.2 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x55bac3f39060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_11.8, 8;
    %load/vec4 v0x55bac3f38ba0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v0x55bac3f1f110_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3f1f110_0, 4, 5;
T_11.6 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x55bac3f7e970_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %load/vec4 v0x55bac3c97210_0;
    %and;
    %assign/vec4 v0x55bac3f7e970_0, 0;
T_11.10 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x55bac3ef6c70_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %load/vec4 v0x55bac3c94fb0_0;
    %and;
    %assign/vec4 v0x55bac3ef6c70_0, 0;
T_11.12 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x55bac3ef9690_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %load/vec4 v0x55bac3c976c0_0;
    %and;
    %assign/vec4 v0x55bac3ef9690_0, 0;
T_11.14 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x55bac3ef9010_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %load/vec4 v0x55bac3c95f50_0;
    %and;
    %assign/vec4 v0x55bac3ef9010_0, 0;
T_11.16 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x55bac3f45400_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %load/vec4 v0x55bac3c984d0_0;
    %and;
    %assign/vec4 v0x55bac3f45400_0, 0;
T_11.18 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x55bac3ec4810_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %load/vec4 v0x55bac3c96270_0;
    %and;
    %assign/vec4 v0x55bac3ec4810_0, 0;
T_11.20 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v0x55bac3f28d30_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %assign/vec4 v0x55bac3f28d30_0, 0;
T_11.22 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %load/vec4 v0x55bac3bbb560_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %assign/vec4 v0x55bac3bbb560_0, 0;
T_11.24 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %load/vec4 v0x55bac3c8c190_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %load/vec4 v0x55bac3c96ef0_0;
    %and;
    %assign/vec4 v0x55bac3c8c190_0, 0;
T_11.26 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %load/vec4 v0x55bac3f87870_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %load/vec4 v0x55bac3c95460_0;
    %and;
    %assign/vec4 v0x55bac3f87870_0, 0;
T_11.28 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %load/vec4 v0x55bac3f86710_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %assign/vec4 v0x55bac3f86710_0, 0;
T_11.30 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %load/vec4 v0x55bac3f02180_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %store/vec4 v0x55bac3c981b0_0, 0, 32;
    %store/vec4 v0x55bac3c98340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55bac3f3a0a0;
    %assign/vec4 v0x55bac3f02180_0, 0;
T_11.32 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.34, 8;
    %load/vec4 v0x55bac3ec3a20_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %inv;
    %and;
    %assign/vec4 v0x55bac3ec3a20_0, 0;
T_11.34 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.36, 8;
    %load/vec4 v0x55bac3f66b50_0;
    %load/vec4 v0x55bac3f38ba0_0;
    %inv;
    %and;
    %assign/vec4 v0x55bac3f66b50_0, 0;
T_11.36 ;
    %load/vec4 v0x55bac3c8b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3ec3a20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3bda280_0, 0;
T_11.38 ;
    %load/vec4 v0x55bac3eea190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3ec3a20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ef3c10_0, 0;
T_11.40 ;
    %load/vec4 v0x55bac3f6a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3ec3a20_0, 4, 5;
T_11.42 ;
    %load/vec4 v0x55bac3f0c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3ec3a20_0, 4, 5;
T_11.44 ;
    %load/vec4 v0x55bac3f84450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3ec3a20_0, 4, 5;
T_11.46 ;
    %load/vec4 v0x55bac3f37640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3f66b50_0, 4, 5;
T_11.48 ;
    %load/vec4 v0x55bac3f3bac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3f66b50_0, 4, 5;
T_11.50 ;
    %load/vec4 v0x55bac3ef9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3f66b50_0, 4, 5;
T_11.52 ;
    %load/vec4 v0x55bac3c8e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3f66b50_0, 4, 5;
T_11.54 ;
    %load/vec4 v0x55bac3ef7430_0;
    %load/vec4 v0x55bac3c8eab0_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55bac3f39060_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.56, 8;
    %load/vec4 v0x55bac3f38ba0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3bda280_0, 0;
T_11.58 ;
    %load/vec4 v0x55bac3f38ba0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ef3c10_0, 0;
T_11.60 ;
T_11.56 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55bac3f293b0;
T_12 ;
    %wait E_0x55bac3a94250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %load/vec4 v0x55bac3f38220_0;
    %load/vec4 v0x55bac3ef9e80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55bac3c8eab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.3 ;
    %load/vec4 v0x55bac3f81ba0_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55bac3f37de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f02960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3efe890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3ef9ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3bda280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3ef3c10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.5 ;
    %load/vec4 v0x55bac3f1f110_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.6 ;
    %load/vec4 v0x55bac3ec3a20_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.7 ;
    %load/vec4 v0x55bac3f7e970_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.8 ;
    %load/vec4 v0x55bac3ef6c70_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.9 ;
    %load/vec4 v0x55bac3ef9690_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.10 ;
    %load/vec4 v0x55bac3ef9010_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.11 ;
    %load/vec4 v0x55bac3f45400_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.12 ;
    %load/vec4 v0x55bac3ec4810_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.13 ;
    %load/vec4 v0x55bac3f28d30_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.14 ;
    %load/vec4 v0x55bac3bbb560_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.15 ;
    %load/vec4 v0x55bac3c8c190_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.16 ;
    %load/vec4 v0x55bac3f87870_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.17 ;
    %load/vec4 v0x55bac3f86710_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.18 ;
    %load/vec4 v0x55bac3f02180_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.19 ;
    %load/vec4 v0x55bac3f3dc60_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55bac3f37d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f028a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f37de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3f02960_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.21 ;
    %load/vec4 v0x55bac3f66b50_0;
    %store/vec4 v0x55bac3f3b1d0_0, 0, 32;
    %jmp T_12.23;
T_12.23 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55bac3f2af20;
T_13 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3f499c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3f47640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3f49900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55bac3f3fa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f4aa60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55bac3f48880_0;
    %load/vec4 v0x55bac3f3eed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55bac3f487a0_0;
    %load/vec4 v0x55bac3f47640_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac3f4b7d0, 0, 4;
    %load/vec4 v0x55bac3f47640_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bac3f47640_0, 0;
T_13.2 ;
    %load/vec4 v0x55bac3f4ab20_0;
    %load/vec4 v0x55bac3f3fb20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55bac3f49900_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55bac3f4b7d0, 4;
    %assign/vec4 v0x55bac3f4aa60_0, 0;
    %load/vec4 v0x55bac3f49900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bac3f49900_0, 0;
T_13.4 ;
    %load/vec4 v0x55bac3f48880_0;
    %load/vec4 v0x55bac3f3eed0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55bac3f4ab20_0;
    %load/vec4 v0x55bac3f3fb20_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x55bac3f3fa80_0;
    %assign/vec4 v0x55bac3f3fa80_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x55bac3f3fa80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55bac3f3fa80_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x55bac3f3fa80_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55bac3f3fa80_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55bac3f2ab40;
T_14 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3f27ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3f034d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3f27df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55bac3f05da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f855b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55bac3ef7720_0;
    %load/vec4 v0x55bac3f828a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55bac3ef7660_0;
    %load/vec4 v0x55bac3f034d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac3f82620, 0, 4;
    %load/vec4 v0x55bac3f034d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bac3f034d0_0, 0;
T_14.2 ;
    %load/vec4 v0x55bac3f85690_0;
    %load/vec4 v0x55bac3f05e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55bac3f27df0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55bac3f82620, 4;
    %assign/vec4 v0x55bac3f855b0_0, 0;
    %load/vec4 v0x55bac3f27df0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55bac3f27df0_0, 0;
T_14.4 ;
    %load/vec4 v0x55bac3ef7720_0;
    %load/vec4 v0x55bac3f828a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55bac3f85690_0;
    %load/vec4 v0x55bac3f05e60_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x55bac3f05da0_0;
    %assign/vec4 v0x55bac3f05da0_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x55bac3f05da0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55bac3f05da0_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x55bac3f05da0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55bac3f05da0_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55bac3f28fd0;
T_15 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3c90370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c2ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3b86910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c90b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f35db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c96a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3fbc160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3fc4b80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3b0fd30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3c23130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c95aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3c1efc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3af87a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3a70530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3c91000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3c95dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fc5270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3c8bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c90780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3b19b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c8cda0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3b32480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3bdab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3bdaea0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c2ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3b86910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c90b90_0, 0;
    %load/vec4 v0x55bac3c96a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f35db0_0, 0;
    %load/vec4 v0x55bac3b3af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %load/vec4 v0x55bac3b77b20_0;
    %assign/vec4 v0x55bac3fbc160_0, 0;
    %load/vec4 v0x55bac3f1e260_0;
    %assign/vec4 v0x55bac3fc4b80_0, 0;
    %load/vec4 v0x55bac3b19ed0_0;
    %assign/vec4 v0x55bac3b0fd30_0, 0;
    %load/vec4 v0x55bac3f474a0_0;
    %assign/vec4 v0x55bac3c23130_0, 0;
    %load/vec4 v0x55bac3c95c30_0;
    %assign/vec4 v0x55bac3c95aa0_0, 0;
    %load/vec4 v0x55bac3b99e70_0;
    %assign/vec4 v0x55bac3c1efc0_0, 0;
    %load/vec4 v0x55bac3c1ec10_0;
    %assign/vec4 v0x55bac3af87a0_0, 0;
    %load/vec4 v0x55bac3ada000_0;
    %assign/vec4 v0x55bac3a70530_0, 0;
    %load/vec4 v0x55bac3c96720_0;
    %assign/vec4 v0x55bac3c91000_0, 0;
    %load/vec4 v0x55bac3c960e0_0;
    %assign/vec4 v0x55bac3c95dc0_0, 0;
    %load/vec4 v0x55bac3c756d0_0;
    %assign/vec4 v0x55bac3fc5270_0, 0;
    %load/vec4 v0x55bac3fbd050_0;
    %assign/vec4 v0x55bac3c8bb90_0, 0;
    %load/vec4 v0x55bac3c96bd0_0;
    %assign/vec4 v0x55bac3c90780_0, 0;
    %load/vec4 v0x55bac3c2efd0_0;
    %assign/vec4 v0x55bac3b19b20_0, 0;
    %load/vec4 v0x55bac3c95780_0;
    %assign/vec4 v0x55bac3c8cda0_0, 0;
    %load/vec4 v0x55bac3f27670_0;
    %assign/vec4 v0x55bac3b32480_0, 0;
    %load/vec4 v0x55bac3bda730_0;
    %assign/vec4 v0x55bac3bdab10_0, 0;
    %load/vec4 v0x55bac3c2e870_0;
    %assign/vec4 v0x55bac3bdaea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3c90b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3c2ec20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f35db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3c96a40_0, 0;
T_15.5 ;
    %jmp T_15.4;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f35db0_0, 0;
    %load/vec4 v0x55bac3c2fae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3b86910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f35db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3c96a40_0, 0;
T_15.7 ;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55bac3f29b70;
T_16 ;
    %wait E_0x55bac3c927c0;
    %load/vec4 v0x55bac3f12da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3f0e4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f45b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f45650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f44000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f12e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f1ead0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ec8d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f440c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f18890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3f46430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55bac3f0d620_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55bac3f44000_0;
    %assign/vec4 v0x55bac3f45650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f12e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ec8d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f18890_0, 0;
    %load/vec4 v0x55bac3f0e4b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55bac3f440c0_0, 0;
    %load/vec4 v0x55bac3f0e4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x55bac3f110f0_0;
    %load/vec4 v0x55bac3f18950_0;
    %nor/r;
    %and;
    %load/vec4 v0x55bac3ecf910_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x55bac3f29e10_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3f46430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55bac3f0d620_0, 0;
    %load/vec4 v0x55bac3f29e10_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3f45b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f44000_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bac3f0e4b0_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x55bac3f45650_0;
    %load/vec4 v0x55bac3f45c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f44000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f12e60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55bac3f0e4b0_0, 0;
T_16.9 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x55bac3f11050_0;
    %load/vec4 v0x55bac3f18950_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0x55bac3f18100_0;
    %assign/vec4 v0x55bac3f1ead0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ec8d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f12e60_0, 0;
    %load/vec4 v0x55bac3f0d620_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55bac3f0d620_0, 0;
    %load/vec4 v0x55bac3f0d620_0;
    %addi 4, 0, 16;
    %load/vec4 v0x55bac3ecf910_0;
    %cmp/u;
    %jmp/0xz  T_16.13, 5;
    %load/vec4 v0x55bac3f46430_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55bac3f46430_0, 0;
    %load/vec4 v0x55bac3f46430_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55bac3f45b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f44000_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bac3f0e4b0_0, 0;
    %jmp T_16.14;
T_16.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55bac3f0e4b0_0, 0;
T_16.14 ;
T_16.11 ;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f18890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3f0e4b0_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55bac3f2a760;
T_17 ;
    %wait E_0x55bac3c927c0;
    %load/vec4 v0x55bac3ee1840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3ee13a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3ecf0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ecec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ece710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3edf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ede720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ede7e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55bac3edec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ece7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ec89e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ece290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ecda30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3ecf010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55bac3ecdeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ecd640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ee1780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3edefa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ec8920_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55bac3ece710_0;
    %assign/vec4 v0x55bac3ecec50_0, 0;
    %load/vec4 v0x55bac3ede7e0_0;
    %assign/vec4 v0x55bac3ede720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ece7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ec89e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ecda30_0, 0;
    %load/vec4 v0x55bac3ee13a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55bac3ece290_0, 0;
    %load/vec4 v0x55bac3ee13a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x55bac3ee12e0_0;
    %load/vec4 v0x55bac3ecd5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55bac3ee0240_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x55bac3ecf530_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3ecf010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55bac3ecdeb0_0, 0;
    %load/vec4 v0x55bac3ecf530_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3ecf0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ece710_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bac3ee13a0_0, 0;
T_17.7 ;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x55bac3ecec50_0;
    %load/vec4 v0x55bac3eceb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ece710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ecd640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ee1780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ec89e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55bac3ee13a0_0, 0;
T_17.9 ;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x55bac3ee1780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ee1780_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x55bac3ecd640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v0x55bac3ecd990_0;
    %assign/vec4 v0x55bac3edefa0_0, 0;
    %load/vec4 v0x55bac3ecd990_0;
    %assign/vec4 v0x55bac3edf8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ede7e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55bac3edec20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ecd640_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %load/vec4 v0x55bac3edefa0_0;
    %assign/vec4 v0x55bac3edf8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ede7e0_0, 0;
T_17.14 ;
T_17.12 ;
    %load/vec4 v0x55bac3ede720_0;
    %load/vec4 v0x55bac3edeb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ece7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ec8920_0, 0;
    %load/vec4 v0x55bac3ecdeb0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55bac3ecdeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ede7e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55bac3ee13a0_0, 0;
T_17.15 ;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x55bac3ec8920_0;
    %assign/vec4 v0x55bac3ece7d0_0, 0;
    %load/vec4 v0x55bac3ece350_0;
    %load/vec4 v0x55bac3ece7d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ec8920_0, 0;
    %load/vec4 v0x55bac3ecdeb0_0;
    %load/vec4 v0x55bac3ee0240_0;
    %cmp/u;
    %jmp/0xz  T_17.19, 5;
    %load/vec4 v0x55bac3ecf010_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55bac3ecf0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ece710_0, 0;
    %load/vec4 v0x55bac3ecf010_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55bac3ecf010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ecd640_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bac3ee13a0_0, 0;
    %jmp T_17.20;
T_17.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ecda30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3ee13a0_0, 0;
T_17.20 ;
T_17.17 ;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55bac3f2bf40;
T_18 ;
    %wait E_0x55bac3c927c0;
    %load/vec4 v0x55bac3ee0db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f20400_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55bac3f204a0_0;
    %assign/vec4 v0x55bac3f20400_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55bac3f2bf40;
T_19 ;
    %wait E_0x55bac3c927c0;
    %load/vec4 v0x55bac3ee0db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f20820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3efbeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f212c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f1f600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3f21580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3eff6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3ee23c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3effda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ee27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f07100_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f20820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3ee27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f07100_0, 0;
    %load/vec4 v0x55bac3f204a0_0;
    %nor/r;
    %load/vec4 v0x55bac3f212c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3efbeb0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55bac3f04230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
    %jmp T_19.11;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3efbeb0_0, 0;
    %load/vec4 v0x55bac3f046b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x55bac3f1fa20_0;
    %assign/vec4 v0x55bac3f1f600_0, 0;
    %load/vec4 v0x55bac3effe80_0;
    %assign/vec4 v0x55bac3f21580_0, 0;
    %load/vec4 v0x55bac3f20bd0_0;
    %assign/vec4 v0x55bac3eff6e0_0, 0;
    %load/vec4 v0x55bac3f20080_0;
    %assign/vec4 v0x55bac3ee23c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f212c0_0, 0;
    %load/vec4 v0x55bac3f20780_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_19.15, 8;
T_19.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_19.15, 8;
 ; End of false expr.
    %blend;
T_19.15;
    %assign/vec4 v0x55bac3f04230_0, 0;
T_19.12 ;
    %jmp T_19.11;
T_19.5 ;
    %load/vec4 v0x55bac3ee23c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
    %jmp T_19.17;
T_19.16 ;
    %load/vec4 v0x55bac3f07960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %load/vec4 v0x55bac3f1f6a0_0;
    %assign/vec4 v0x55bac3effda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3ee27a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
T_19.18 ;
T_19.17 ;
    %jmp T_19.11;
T_19.6 ;
    %load/vec4 v0x55bac3ed7440_0;
    %load/vec4 v0x55bac3ee09c0_0;
    %and;
    %load/vec4 v0x55bac3ed73a0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3efbeb0_0, 0;
T_19.20 ;
    %load/vec4 v0x55bac3ecbdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.22, 8;
    %load/vec4 v0x55bac3f1f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.24, 8;
    %load/vec4 v0x55bac3eff6e0_0;
    %load/vec4 v0x55bac3effda0_0;
    %add;
    %assign/vec4 v0x55bac3eff6e0_0, 0;
T_19.24 ;
    %load/vec4 v0x55bac3efbeb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55bac3ee23c0_0;
    %load/vec4 v0x55bac3effda0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_19.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3ee23c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
    %jmp T_19.27;
T_19.26 ;
    %load/vec4 v0x55bac3ee23c0_0;
    %load/vec4 v0x55bac3effda0_0;
    %sub;
    %assign/vec4 v0x55bac3ee23c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
T_19.27 ;
T_19.22 ;
    %jmp T_19.11;
T_19.7 ;
    %load/vec4 v0x55bac3ee23c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v0x55bac3f049f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %load/vec4 v0x55bac3f1f6a0_0;
    %assign/vec4 v0x55bac3effda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f07100_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
T_19.30 ;
T_19.29 ;
    %jmp T_19.11;
T_19.8 ;
    %load/vec4 v0x55bac3f20e80_0;
    %load/vec4 v0x55bac3efc280_0;
    %and;
    %load/vec4 v0x55bac3effb80_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3efbeb0_0, 0;
T_19.32 ;
    %load/vec4 v0x55bac3f03ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.34, 8;
    %load/vec4 v0x55bac3f1f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.36, 8;
    %load/vec4 v0x55bac3eff6e0_0;
    %load/vec4 v0x55bac3effda0_0;
    %add;
    %assign/vec4 v0x55bac3eff6e0_0, 0;
T_19.36 ;
    %load/vec4 v0x55bac3efbeb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55bac3ee23c0_0;
    %load/vec4 v0x55bac3effda0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_19.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3ee23c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
    %jmp T_19.39;
T_19.38 ;
    %load/vec4 v0x55bac3ee23c0_0;
    %load/vec4 v0x55bac3effda0_0;
    %sub;
    %assign/vec4 v0x55bac3ee23c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
T_19.39 ;
T_19.34 ;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3f20820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3f212c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3f04230_0, 0;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55bac3fcc9a0;
T_20 ;
    %wait E_0x55bac3c927c0;
    %load/vec4 v0x55bac3fcfb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fce2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcf2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcdd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcdfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fd0290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcfcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fce380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3fce1a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3fcfc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fcfed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcff70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fd0470_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcf2f0_0, 0;
    %load/vec4 v0x55bac3fcfe30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55bac3fcfcf0_0, 0;
    %load/vec4 v0x55bac3fcfe30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55bac3fce380_0, 0;
    %load/vec4 v0x55bac3fcdc00_0;
    %assign/vec4 v0x55bac3fcdd40_0, 0;
    %load/vec4 v0x55bac3fcde80_0;
    %assign/vec4 v0x55bac3fcdfc0_0, 0;
    %load/vec4 v0x55bac3fd00b0_0;
    %assign/vec4 v0x55bac3fd0290_0, 0;
    %load/vec4 v0x55bac3fcfe30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55bac3fd0470_0, 0;
    %load/vec4 v0x55bac3fcfe30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
    %jmp T_20.11;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fce2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcff70_0, 0;
    %load/vec4 v0x55bac3fcdde0_0;
    %load/vec4 v0x55bac3fcdc00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0x55bac3fcdca0_0;
    %assign/vec4 v0x55bac3fcdb60_0, 0;
    %load/vec4 v0x55bac3fd0ab0_0;
    %assign/vec4 v0x55bac3fcf7f0_0, 0;
    %load/vec4 v0x55bac3fd0970_0;
    %assign/vec4 v0x55bac3fcf570_0, 0;
    %load/vec4 v0x55bac3fd0510_0;
    %assign/vec4 v0x55bac3fcd980_0, 0;
    %load/vec4 v0x55bac3fd0790_0;
    %assign/vec4 v0x55bac3fcef30_0, 0;
    %load/vec4 v0x55bac3fd0830_0;
    %assign/vec4 v0x55bac3fcf1b0_0, 0;
    %load/vec4 v0x55bac3fd0a10_0;
    %assign/vec4 v0x55bac3fcf6b0_0, 0;
    %load/vec4 v0x55bac3fd05b0_0;
    %assign/vec4 v0x55bac3fd06f0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55bac3fce5d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fce710_0, 0;
    %load/vec4 v0x55bac3fcead0_0;
    %assign/vec4 v0x55bac3fcec10_0, 0;
    %load/vec4 v0x55bac3fce8f0_0;
    %assign/vec4 v0x55bac3fcea30_0, 0;
    %load/vec4 v0x55bac3fcf890_0;
    %assign/vec4 v0x55bac3fcf9d0_0, 0;
    %load/vec4 v0x55bac3fcecb0_0;
    %assign/vec4 v0x55bac3fcedf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcf390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fce2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcfd90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x55bac3fce060_0;
    %load/vec4 v0x55bac3fd03d0_0;
    %and;
    %load/vec4 v0x55bac3fcde80_0;
    %and;
    %load/vec4 v0x55bac3fd00b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v0x55bac3fcdf20_0;
    %assign/vec4 v0x55bac3fcdb60_0, 0;
    %load/vec4 v0x55bac3fd0150_0;
    %assign/vec4 v0x55bac3fd01f0_0, 0;
    %load/vec4 v0x55bac3fd0bf0_0;
    %assign/vec4 v0x55bac3fcf7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fcf570_0, 0;
    %load/vec4 v0x55bac3fd0510_0;
    %assign/vec4 v0x55bac3fcd980_0, 0;
    %load/vec4 v0x55bac3fd0790_0;
    %assign/vec4 v0x55bac3fcef30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fcf1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcf6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fd06f0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55bac3fce5d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fce710_0, 0;
    %load/vec4 v0x55bac3fcead0_0;
    %assign/vec4 v0x55bac3fcec10_0, 0;
    %load/vec4 v0x55bac3fce8f0_0;
    %assign/vec4 v0x55bac3fcea30_0, 0;
    %load/vec4 v0x55bac3fcf890_0;
    %assign/vec4 v0x55bac3fcf9d0_0, 0;
    %load/vec4 v0x55bac3fcecb0_0;
    %assign/vec4 v0x55bac3fcedf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcf390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fce2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcfd90_0, 0;
    %load/vec4 v0x55bac3fd0150_0;
    %assign/vec4 v0x55bac3fcfed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcff70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
T_20.14 ;
T_20.13 ;
    %jmp T_20.11;
T_20.3 ;
    %load/vec4 v0x55bac3fcf070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
T_20.16 ;
    %jmp T_20.11;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcf2f0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
    %jmp T_20.11;
T_20.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
    %jmp T_20.11;
T_20.6 ;
    %load/vec4 v0x55bac3fcf250_0;
    %assign/vec4 v0x55bac3fcfa70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
    %jmp T_20.11;
T_20.7 ;
    %load/vec4 v0x55bac3fcfcf0_0;
    %load/vec4 v0x55bac3fcfbb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fce2e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
T_20.18 ;
    %jmp T_20.11;
T_20.8 ;
    %load/vec4 v0x55bac3fd0010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcff70_0, 0;
T_20.20 ;
    %load/vec4 v0x55bac3fcf070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3fce1a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
T_20.22 ;
    %jmp T_20.11;
T_20.9 ;
    %load/vec4 v0x55bac3fce380_0;
    %load/vec4 v0x55bac3fce100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fce2e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bac3fcfe30_0, 0;
T_20.24 ;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55bac3f2b300;
T_21 ;
    %wait E_0x55bac3c9f2c0;
    %load/vec4 v0x55bac3fca100_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %load/vec4 v0x55bac3fca060_0;
    %store/vec4 v0x55bac3f451f0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55bac3f2b6e0;
    %store/vec4 v0x55bac3fc9fc0_0, 0, 3;
    %load/vec4 v0x55bac3fc92b0_0;
    %store/vec4 v0x55bac3f451f0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55bac3f2b6e0;
    %store/vec4 v0x55bac3fc9210_0, 0, 3;
    %load/vec4 v0x55bac3fca7e0_0;
    %store/vec4 v0x55bac3f451f0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55bac3f2b6e0;
    %store/vec4 v0x55bac3fca740_0, 0, 3;
    %jmp T_21.5;
T_21.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac3fc9fc0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac3fc9210_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bac3fca740_0, 0, 3;
    %jmp T_21.5;
T_21.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac3fc9fc0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bac3fc9210_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bac3fca740_0, 0, 3;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac3fc9fc0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac3fc9210_0, 0, 3;
    %load/vec4 v0x55bac3fcb780_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.7, 8;
T_21.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.7, 8;
 ; End of false expr.
    %blend;
T_21.7;
    %store/vec4 v0x55bac3fca740_0, 0, 3;
    %jmp T_21.5;
T_21.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bac3fc9fc0_0, 0, 3;
    %load/vec4 v0x55bac3fcb780_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.9, 8;
T_21.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.9, 8;
 ; End of false expr.
    %blend;
T_21.9;
    %store/vec4 v0x55bac3fc9210_0, 0, 3;
    %load/vec4 v0x55bac3fcb780_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.11, 8;
T_21.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.11, 8;
 ; End of false expr.
    %blend;
T_21.11;
    %store/vec4 v0x55bac3fca740_0, 0, 3;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55bac3f2b300;
T_22 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3fcbaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fcbf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcc180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcc220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcbfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcbe60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcbfa0_0, 0;
    %load/vec4 v0x55bac3fcc040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fcbf00_0, 0;
    %load/vec4 v0x55bac3fca240_0;
    %assign/vec4 v0x55bac3fcc180_0, 0;
    %load/vec4 v0x55bac3fca240_0;
    %assign/vec4 v0x55bac3fcc220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcbe60_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55bac3fcbe60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcbe60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fcbf00_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55bac3fc9f20_0;
    %load/vec4 v0x55bac3fcbf00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fcbf00_0, 0;
    %load/vec4 v0x55bac3fcc180_0;
    %assign/vec4 v0x55bac3fcc220_0, 0;
    %load/vec4 v0x55bac3fcc180_0;
    %inv;
    %assign/vec4 v0x55bac3fcc180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fcbfa0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x55bac3fcbf00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fcbf00_0, 0;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55bac3f2b300;
T_23 ;
    %wait E_0x55bac3af8420;
    %load/vec4 v0x55bac3fcb1e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcb5a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcaba0_0, 0, 4;
    %jmp T_23.4;
T_23.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55bac3fcc360_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3fcb5a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55bac3fcaec0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3fcaba0_0, 0, 4;
    %jmp T_23.4;
T_23.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55bac3fcc360_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3fcc360_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3fcb5a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55bac3fcaec0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3fcaba0_0, 0, 4;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x55bac3fcc360_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x55bac3fcb5a0_0, 0, 4;
    %load/vec4 v0x55bac3fcaec0_0;
    %store/vec4 v0x55bac3fcaba0_0, 0, 4;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55bac3f2b300;
T_24 ;
    %wait E_0x55bac3c8a9b0;
    %load/vec4 v0x55bac3fcbaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fcc540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fca600_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55bac3fcb1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fcc360_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bac3fc9350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fc9530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fca9c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fcaf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcc040_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fca380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcb820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fcb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcb0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fcb640_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55bac3fcc5e0_0;
    %assign/vec4 v0x55bac3fcc540_0, 0;
    %load/vec4 v0x55bac3fca6a0_0;
    %assign/vec4 v0x55bac3fca600_0, 0;
    %load/vec4 v0x55bac3fcb280_0;
    %assign/vec4 v0x55bac3fcb1e0_0, 0;
    %load/vec4 v0x55bac3fcc400_0;
    %assign/vec4 v0x55bac3fcc360_0, 0;
    %load/vec4 v0x55bac3fc93f0_0;
    %assign/vec4 v0x55bac3fc9350_0, 0;
    %load/vec4 v0x55bac3fc9de0_0;
    %assign/vec4 v0x55bac3fc9530_0, 0;
    %load/vec4 v0x55bac3fcaa60_0;
    %assign/vec4 v0x55bac3fca9c0_0, 0;
    %load/vec4 v0x55bac3fcb000_0;
    %assign/vec4 v0x55bac3fcaf60_0, 0;
    %load/vec4 v0x55bac3fcc0e0_0;
    %assign/vec4 v0x55bac3fcc040_0, 0;
    %load/vec4 v0x55bac3fca420_0;
    %assign/vec4 v0x55bac3fca380_0, 0;
    %load/vec4 v0x55bac3fcba00_0;
    %assign/vec4 v0x55bac3fcb820_0, 0;
    %load/vec4 v0x55bac3fcb960_0;
    %assign/vec4 v0x55bac3fcb8c0_0, 0;
    %load/vec4 v0x55bac3fcb140_0;
    %assign/vec4 v0x55bac3fcb0a0_0, 0;
    %load/vec4 v0x55bac3fcb6e0_0;
    %assign/vec4 v0x55bac3fcb640_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55bac3f2b300;
T_25 ;
    %wait E_0x55bac3ca6a10;
    %load/vec4 v0x55bac3fcc540_0;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fcb1e0_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fcc360_0;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %load/vec4 v0x55bac3fc9350_0;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc9530_0;
    %store/vec4 v0x55bac3fc9de0_0, 0, 32;
    %load/vec4 v0x55bac3fca9c0_0;
    %store/vec4 v0x55bac3fcaa60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fcbc80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fcbb40_0, 0, 32;
    %load/vec4 v0x55bac3fca600_0;
    %store/vec4 v0x55bac3fca6a0_0, 0, 1;
    %load/vec4 v0x55bac3fca380_0;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
    %load/vec4 v0x55bac3fcb0a0_0;
    %store/vec4 v0x55bac3fcb140_0, 0, 1;
    %load/vec4 v0x55bac3fcb640_0;
    %store/vec4 v0x55bac3fcb6e0_0, 0, 1;
    %load/vec4 v0x55bac3fcb820_0;
    %store/vec4 v0x55bac3fcba00_0, 0, 1;
    %load/vec4 v0x55bac3fcb8c0_0;
    %store/vec4 v0x55bac3fcb960_0, 0, 4;
    %load/vec4 v0x55bac3fcc540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %jmp T_25.13;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fca6a0_0, 0, 1;
    %load/vec4 v0x55bac3fcc4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fc9fc0_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fca100_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55bac3fca4c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3fca420_0, 0, 8;
    %load/vec4 v0x55bac3fca880_0;
    %inv;
    %store/vec4 v0x55bac3fcb140_0, 0, 1;
    %load/vec4 v0x55bac3fca880_0;
    %inv;
    %load/vec4 v0x55bac3fca100_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55bac3fca100_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55bac3fca100_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55bac3fca100_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55bac3fca100_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55bac3fca100_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55bac3fca100_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55bac3fcb6e0_0, 0, 1;
T_25.14 ;
    %jmp T_25.13;
T_25.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fca6a0_0, 0, 1;
    %load/vec4 v0x55bac3fca380_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %load/vec4 v0x55bac3fca380_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
    %jmp T_25.17;
T_25.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
T_25.17 ;
    %jmp T_25.13;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %load/vec4 v0x55bac3fcb1e0_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %load/vec4 v0x55bac3fcbd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %load/vec4 v0x55bac3fcc360_0;
    %ix/getv 4, v0x55bac3fcb1e0_0;
    %shiftl 4;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
T_25.18 ;
    %load/vec4 v0x55bac3fc9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %load/vec4 v0x55bac3fc9350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55bac3fcb1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc93f0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc90d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fc9210_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fc9170_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_25.26, 8;
    %load/vec4 v0x55bac3fc9030_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_25.27, 8;
T_25.26 ; End of true expr.
    %load/vec4 v0x55bac3fc9170_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_25.28, 9;
    %load/vec4 v0x55bac3fc9030_0;
    %jmp/1 T_25.29, 9;
T_25.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.29, 9;
 ; End of false expr.
    %blend;
T_25.29;
    %jmp/0 T_25.27, 8;
 ; End of false expr.
    %blend;
T_25.27;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %jmp T_25.25;
T_25.24 ;
    %load/vec4 v0x55bac3fcb500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fcb460_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %jmp T_25.31;
T_25.30 ;
    %load/vec4 v0x55bac3fcab00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fcab00_0;
    %store/vec4 v0x55bac3fcaa60_0, 0, 4;
    %jmp T_25.33;
T_25.32 ;
    %load/vec4 v0x55bac3fcb3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.34, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.37, 8;
T_25.36 ; End of true expr.
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %jmp/0 T_25.37, 8;
 ; End of false expr.
    %blend;
T_25.37;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fc9de0_0, 0, 32;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcba00_0, 0, 1;
    %jmp T_25.39;
T_25.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
T_25.39 ;
    %jmp T_25.35;
T_25.34 ;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_25.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %jmp T_25.41;
T_25.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca560_0;
    %load/vec4 v0x55bac3fcb640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.43, 8;
T_25.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.43, 8;
 ; End of false expr.
    %blend;
T_25.43;
    %add;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
T_25.41 ;
T_25.35 ;
T_25.33 ;
T_25.31 ;
T_25.25 ;
T_25.22 ;
T_25.20 ;
    %jmp T_25.13;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %load/vec4 v0x55bac3fcb1e0_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %load/vec4 v0x55bac3fcc2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.44, 8;
    %load/vec4 v0x55bac3fcc360_0;
    %ix/getv 4, v0x55bac3fcb1e0_0;
    %shiftl 4;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
T_25.44 ;
    %load/vec4 v0x55bac3fc9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.46, 8;
    %load/vec4 v0x55bac3fc9350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55bac3fcb1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc90d0_0;
    %load/vec4 v0x55bac3fc93f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fcb500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fcb460_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %jmp T_25.51;
T_25.50 ;
    %load/vec4 v0x55bac3fcab00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fcab00_0;
    %store/vec4 v0x55bac3fcaa60_0, 0, 4;
    %jmp T_25.53;
T_25.52 ;
    %load/vec4 v0x55bac3fcb3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.54, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.57, 8;
T_25.56 ; End of true expr.
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %jmp/0 T_25.57, 8;
 ; End of false expr.
    %blend;
T_25.57;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fc9de0_0, 0, 32;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcba00_0, 0, 1;
    %jmp T_25.59;
T_25.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
T_25.59 ;
    %jmp T_25.55;
T_25.54 ;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_25.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %jmp T_25.61;
T_25.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca560_0;
    %load/vec4 v0x55bac3fcb640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.63, 8;
T_25.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.63, 8;
 ; End of false expr.
    %blend;
T_25.63;
    %add;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
T_25.61 ;
T_25.55 ;
T_25.53 ;
T_25.51 ;
T_25.48 ;
T_25.46 ;
    %jmp T_25.13;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %load/vec4 v0x55bac3fcb1e0_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %load/vec4 v0x55bac3fcc2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.64, 8;
    %load/vec4 v0x55bac3fcc360_0;
    %ix/getv 4, v0x55bac3fcb1e0_0;
    %shiftl 4;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
T_25.64 ;
    %load/vec4 v0x55bac3fc9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.66, 8;
    %load/vec4 v0x55bac3fc9350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55bac3fcb1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc93f0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fcab00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fcab00_0;
    %store/vec4 v0x55bac3fcaa60_0, 0, 4;
    %jmp T_25.71;
T_25.70 ;
    %load/vec4 v0x55bac3fcb3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.72, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.75, 8;
T_25.74 ; End of true expr.
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %jmp/0 T_25.75, 8;
 ; End of false expr.
    %blend;
T_25.75;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fc9de0_0, 0, 32;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcba00_0, 0, 1;
    %jmp T_25.77;
T_25.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
T_25.77 ;
    %jmp T_25.73;
T_25.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca560_0;
    %load/vec4 v0x55bac3fcb640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.79, 8;
T_25.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.79, 8;
 ; End of false expr.
    %blend;
T_25.79;
    %add;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
T_25.73 ;
T_25.71 ;
T_25.68 ;
T_25.66 ;
    %jmp T_25.13;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_25.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55bac3fcb960_0, 0, 4;
    %jmp T_25.81;
T_25.80 ;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_25.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55bac3fcb960_0, 0, 4;
    %jmp T_25.83;
T_25.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcb960_0, 0, 4;
T_25.83 ;
T_25.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %jmp T_25.13;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %load/vec4 v0x55bac3fc9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.84, 8;
    %load/vec4 v0x55bac3fca9c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.86, 4;
    %load/vec4 v0x55bac3fca9c0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55bac3fcaa60_0, 0, 4;
T_25.86 ;
    %load/vec4 v0x55bac3fca9c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.88, 4;
    %load/vec4 v0x55bac3fcb3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3fcb280_0, 0, 3;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_25.93, 8;
T_25.92 ; End of true expr.
    %load/vec4 v0x55bac3fcc720_0;
    %jmp/0 T_25.93, 8;
 ; End of false expr.
    %blend;
T_25.93;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.95, 8;
T_25.94 ; End of true expr.
    %load/vec4 v0x55bac3fca740_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %jmp/0 T_25.95, 8;
 ; End of false expr.
    %blend;
T_25.95;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fc9de0_0, 0, 32;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.97, 8;
T_25.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.97, 8;
 ; End of false expr.
    %blend;
T_25.97;
    %store/vec4 v0x55bac3fcba00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcb960_0, 0, 4;
    %jmp T_25.91;
T_25.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55bac3fca4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3fcb640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.99, 8;
T_25.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.99, 8;
 ; End of false expr.
    %blend;
T_25.99;
    %add;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
T_25.91 ;
T_25.88 ;
T_25.84 ;
    %jmp T_25.13;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.101, 8;
T_25.100 ; End of true expr.
    %load/vec4 v0x55bac3fcb1e0_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %jmp/0 T_25.101, 8;
 ; End of false expr.
    %blend;
T_25.101;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %load/vec4 v0x55bac3fca880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.102, 8;
    %load/vec4 v0x55bac3fcb8c0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fcb820_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.104, 8;
    %load/vec4 v0x55bac3fcbd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.106, 8;
    %load/vec4 v0x55bac3fcb1e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.110, 6;
    %load/vec4 v0x55bac3fcc360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %jmp T_25.112;
T_25.108 ;
    %load/vec4 v0x55bac3fcc360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55bac3fcaba0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %jmp T_25.112;
T_25.109 ;
    %load/vec4 v0x55bac3fcc360_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x55bac3fcaba0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %jmp T_25.112;
T_25.110 ;
    %load/vec4 v0x55bac3fcc360_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55bac3fcaba0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %jmp T_25.112;
T_25.112 ;
    %pop/vec4 1;
T_25.106 ;
T_25.104 ;
    %load/vec4 v0x55bac3fc9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.113, 8;
    %load/vec4 v0x55bac3fcb8c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_25.115, 4;
    %load/vec4 v0x55bac3fcb8c0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55bac3fcb960_0, 0, 4;
    %jmp T_25.116;
T_25.115 ;
    %load/vec4 v0x55bac3fcb820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fcba00_0, 0, 1;
    %jmp T_25.118;
T_25.117 ;
    %load/vec4 v0x55bac3fc9350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55bac3fcb1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc93f0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc9530_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55bac3fc9de0_0, 0, 32;
    %load/vec4 v0x55bac3fcbbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fcbc80_0, 0, 1;
    %load/vec4 v0x55bac3fca100_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_25.123, 4;
    %load/vec4 v0x55bac3fcc400_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55bac3f0f9b0_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55bac3f11c10;
    %load/vec4 v0x55bac3fcc400_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55bac3f0f9b0_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55bac3f11c10;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3fcc400_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55bac3f0f9b0_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55bac3f11c10;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3fcc400_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55bac3f0f9b0_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55bac3f11c10;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3fcbb40_0, 0, 32;
    %jmp T_25.124;
T_25.123 ;
    %load/vec4 v0x55bac3fcc400_0;
    %store/vec4 v0x55bac3fcbb40_0, 0, 32;
T_25.124 ;
T_25.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
T_25.119 ;
    %load/vec4 v0x55bac3fcb3c0_0;
    %load/vec4 v0x55bac3fc9de0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.125, 5;
    %load/vec4 v0x55bac3fcc900_0;
    %load/vec4 v0x55bac3fca2e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %jmp T_25.128;
T_25.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55bac3fca4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3fcb640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.130, 8;
T_25.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.130, 8;
 ; End of false expr.
    %blend;
T_25.130;
    %add;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
T_25.128 ;
T_25.125 ;
T_25.118 ;
T_25.116 ;
T_25.113 ;
    %jmp T_25.103;
T_25.102 ;
    %load/vec4 v0x55bac3fcc2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.131, 8;
    %load/vec4 v0x55bac3fcc360_0;
    %ix/getv 4, v0x55bac3fcb1e0_0;
    %shiftl 4;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
T_25.131 ;
    %load/vec4 v0x55bac3fc9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.133, 8;
    %load/vec4 v0x55bac3fc9350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55bac3fcb1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc93f0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.135, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bac3fc93f0_0, 0, 6;
    %load/vec4 v0x55bac3fc9530_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55bac3fc9de0_0, 0, 32;
    %load/vec4 v0x55bac3fc9530_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55bac3fcb3c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55bac3fcc7c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.137, 8;
    %load/vec4 v0x55bac3fcc720_0;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %jmp T_25.138;
T_25.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
T_25.138 ;
T_25.135 ;
    %load/vec4 v0x55bac3fcb3c0_0;
    %load/vec4 v0x55bac3fc9de0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.139, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55bac3fca4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3fcb640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.141, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.142, 8;
T_25.141 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.142, 8;
 ; End of false expr.
    %blend;
T_25.142;
    %add;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
T_25.139 ;
T_25.133 ;
T_25.103 ;
    %jmp T_25.13;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %load/vec4 v0x55bac3fcb1e0_0;
    %store/vec4 v0x55bac3f43b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55bac3f448a0;
    %store/vec4 v0x55bac3fcb000_0, 0, 4;
    %load/vec4 v0x55bac3fcc720_0;
    %store/vec4 v0x55bac3fcc400_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %jmp T_25.13;
T_25.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fca6a0_0, 0, 1;
    %load/vec4 v0x55bac3fca2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.143, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %load/vec4 v0x55bac3fca4c0_0;
    %pad/u 8;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
T_25.143 ;
    %jmp T_25.13;
T_25.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fca6a0_0, 0, 1;
    %load/vec4 v0x55bac3fca380_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.145, 4;
    %load/vec4 v0x55bac3fca380_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
    %jmp T_25.146;
T_25.145 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
T_25.146 ;
    %jmp T_25.13;
T_25.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fca6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fcc0e0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55bac3fcc5e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55bac3fca4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bac3fcb640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.147, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.148, 8;
T_25.147 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.148, 8;
 ; End of false expr.
    %blend;
T_25.148;
    %add;
    %store/vec4 v0x55bac3fca420_0, 0, 8;
    %jmp T_25.13;
T_25.13 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55bac3f2f310;
T_26 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bac3fdb1b0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x55bac3fda1b0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bac3fd9bf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bac3fdaa30_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55bac3fd9a10_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bac3fda790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bac3fdaf30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bac3fdaff0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fda530_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bac3fd9f10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fd9c90_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55bac3fd9e70_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55bac3fd9dd0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55bac3fd9d30_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fda610_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fdb0d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bac3fda0d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fd9ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fda950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fda870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fd9b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdb290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fd9ff0_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_0x55bac3f2f310;
T_27 ;
    %fork t_3, S_0x55bac3fd8c00;
    %jmp t_2;
    .scope S_0x55bac3fd8c00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fd8d90_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x55bac3fd8d90_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55bac3fd8d90_0;
    %store/vec4a v0x55bac3fda6d0, 4, 0;
    %load/vec4 v0x55bac3fd8d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac3fd8d90_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdb290_0, 0, 1;
    %end;
    .scope S_0x55bac3f2f310;
t_2 %join;
    %end;
    .thread T_27;
    .scope S_0x55bac3f2f310;
T_28 ;
    %wait E_0x55bac3f1ebd0;
    %load/vec4 v0x55bac3fdb290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55bac3fd9ff0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9ff0_0, 0;
    %load/vec4 v0x55bac3fd9ff0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdb290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3fdb1b0_0, 4, 5;
T_28.2 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55bac3f2f310;
T_29 ;
    %wait E_0x55bac3f46550;
    %vpi_func 12 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x55bac3fd9e70_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55bac3f2f310;
T_30 ;
    %wait E_0x55bac3c94b30;
    %vpi_func 12 109 "$time" 64 {0 0 0};
    %load/vec4 v0x55bac3fd9e70_0;
    %sub;
    %assign/vec4 v0x55bac3fd9dd0_0, 0;
    %load/vec4 v0x55bac3fda610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55bac3fd9d30_0;
    %vpi_func 12 111 "$time" 64 {0 0 0};
    %load/vec4 v0x55bac3fd9e70_0;
    %sub;
    %add;
    %assign/vec4 v0x55bac3fd9d30_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55bac3f2f310;
T_31 ;
    %wait E_0x55bac3f3f030;
    %load/vec4 v0x55bac3fdab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fd9c90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55bac3fdb0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %jmp T_31.12;
T_31.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %jmp T_31.12;
T_31.3 ;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.13, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fd9bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9b50_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_31.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_31.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_31.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_31.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_31.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_31.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_31.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_31.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_31.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %jmp T_31.32;
T_31.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bac3fda0d0_0, 0;
    %load/vec4 v0x55bac3fda1b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.32;
T_31.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fdb1b0_0;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.32;
T_31.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3fdb1b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fda610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55bac3fd9d30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %jmp T_31.32;
T_31.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55bac3fdb1b0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %jmp T_31.32;
T_31.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.34, 8;
T_31.33 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.36, 9;
T_31.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.36, 9;
 ; End of false expr.
    %blend;
T_31.36;
    %jmp/0 T_31.34, 8;
 ; End of false expr.
    %blend;
T_31.34;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.38, 8;
T_31.37 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.40, 9;
T_31.39 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.42, 10;
T_31.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.42, 10;
 ; End of false expr.
    %blend;
T_31.42;
    %jmp/0 T_31.40, 9;
 ; End of false expr.
    %blend;
T_31.40;
    %jmp/0 T_31.38, 8;
 ; End of false expr.
    %blend;
T_31.38;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %jmp T_31.32;
T_31.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.44, 8;
T_31.43 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.46, 9;
T_31.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.46, 9;
 ; End of false expr.
    %blend;
T_31.46;
    %jmp/0 T_31.44, 8;
 ; End of false expr.
    %blend;
T_31.44;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.48, 8;
T_31.47 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.50, 9;
T_31.49 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.52, 10;
T_31.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.52, 10;
 ; End of false expr.
    %blend;
T_31.52;
    %jmp/0 T_31.50, 9;
 ; End of false expr.
    %blend;
T_31.50;
    %jmp/0 T_31.48, 8;
 ; End of false expr.
    %blend;
T_31.48;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %jmp T_31.32;
T_31.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.54, 8;
T_31.53 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.56, 9;
T_31.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.56, 9;
 ; End of false expr.
    %blend;
T_31.56;
    %jmp/0 T_31.54, 8;
 ; End of false expr.
    %blend;
T_31.54;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.58, 8;
T_31.57 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.60, 9;
T_31.59 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.62, 10;
T_31.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.62, 10;
 ; End of false expr.
    %blend;
T_31.62;
    %jmp/0 T_31.60, 9;
 ; End of false expr.
    %blend;
T_31.60;
    %jmp/0 T_31.58, 8;
 ; End of false expr.
    %blend;
T_31.58;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %jmp T_31.32;
T_31.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.64, 8;
T_31.63 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.66, 9;
T_31.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.66, 9;
 ; End of false expr.
    %blend;
T_31.66;
    %jmp/0 T_31.64, 8;
 ; End of false expr.
    %blend;
T_31.64;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.68, 8;
T_31.67 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.70, 9;
T_31.69 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.72, 10;
T_31.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.72, 10;
 ; End of false expr.
    %blend;
T_31.72;
    %jmp/0 T_31.70, 9;
 ; End of false expr.
    %blend;
T_31.70;
    %jmp/0 T_31.68, 8;
 ; End of false expr.
    %blend;
T_31.68;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %jmp T_31.32;
T_31.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.74, 8;
T_31.73 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.76, 9;
T_31.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.76, 9;
 ; End of false expr.
    %blend;
T_31.76;
    %jmp/0 T_31.74, 8;
 ; End of false expr.
    %blend;
T_31.74;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.78, 8;
T_31.77 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.80, 9;
T_31.79 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.82, 10;
T_31.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.82, 10;
 ; End of false expr.
    %blend;
T_31.82;
    %jmp/0 T_31.80, 9;
 ; End of false expr.
    %blend;
T_31.80;
    %jmp/0 T_31.78, 8;
 ; End of false expr.
    %blend;
T_31.78;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %jmp T_31.32;
T_31.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.84, 8;
T_31.83 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.86, 9;
T_31.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.86, 9;
 ; End of false expr.
    %blend;
T_31.86;
    %jmp/0 T_31.84, 8;
 ; End of false expr.
    %blend;
T_31.84;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.88, 8;
T_31.87 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.90, 9;
T_31.89 ; End of true expr.
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.92, 10;
T_31.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.92, 10;
 ; End of false expr.
    %blend;
T_31.92;
    %jmp/0 T_31.90, 9;
 ; End of false expr.
    %blend;
T_31.90;
    %jmp/0 T_31.88, 8;
 ; End of false expr.
    %blend;
T_31.88;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %jmp T_31.32;
T_31.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %load/vec4 v0x55bac3fdb1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.96, 8;
T_31.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.96, 8;
 ; End of false expr.
    %blend;
T_31.96;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fda610_0;
    %load/vec4 v0x55bac3fd9d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.97, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55bac3fd9d30_0, P_0x55bac3fd3570 {0 0 0};
T_31.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fda610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55bac3fd9d30_0, 0;
    %jmp T_31.94;
T_31.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
T_31.94 ;
    %jmp T_31.32;
T_31.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %load/vec4 v0x55bac3fdb1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.102, 8;
T_31.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.102, 8;
 ; End of false expr.
    %blend;
T_31.102;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fda610_0;
    %load/vec4 v0x55bac3fd9d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.103, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55bac3fd9d30_0, P_0x55bac3fd3570 {0 0 0};
T_31.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fda610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55bac3fd9d30_0, 0;
    %jmp T_31.100;
T_31.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
T_31.100 ;
    %jmp T_31.32;
T_31.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55bac3fd9f10_0, 0;
    %load/vec4 v0x55bac3fdb1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fdaa30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.108, 8;
T_31.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.108, 8;
 ; End of false expr.
    %blend;
T_31.108;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %load/vec4 v0x55bac3fda610_0;
    %load/vec4 v0x55bac3fd9d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.109, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55bac3fd9d30_0, P_0x55bac3fd3570 {0 0 0};
T_31.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fda610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55bac3fd9d30_0, 0;
    %jmp T_31.106;
T_31.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
T_31.106 ;
    %jmp T_31.32;
T_31.28 ;
    %load/vec4 v0x55bac3fdb1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %load/vec4 v0x55bac3fda610_0;
    %load/vec4 v0x55bac3fd9d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.113, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55bac3fd9d30_0, P_0x55bac3fd3570 {0 0 0};
T_31.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fda610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55bac3fd9d30_0, 0;
    %jmp T_31.112;
T_31.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
T_31.112 ;
    %jmp T_31.32;
T_31.29 ;
    %load/vec4 v0x55bac3fdb1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %load/vec4 v0x55bac3fda610_0;
    %load/vec4 v0x55bac3fd9d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.117, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55bac3fd9d30_0, P_0x55bac3fd3570 {0 0 0};
T_31.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fda610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55bac3fd9d30_0, 0;
    %jmp T_31.116;
T_31.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
T_31.116 ;
    %jmp T_31.32;
T_31.30 ;
    %load/vec4 v0x55bac3fdb1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.119, 8;
    %fork t_5, S_0x55bac3fd8e30;
    %jmp t_4;
    .scope S_0x55bac3fd8e30;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fd8fc0_0, 0, 32;
T_31.121 ;
    %load/vec4 v0x55bac3fd8fc0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_31.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55bac3fd8fc0_0;
    %store/vec4a v0x55bac3fda6d0, 4, 0;
    %load/vec4 v0x55bac3fd8fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac3fd8fc0_0, 0, 32;
    %jmp T_31.121;
T_31.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdb290_0, 0;
    %end;
    .scope S_0x55bac3f2f310;
t_4 %join;
    %jmp T_31.120;
T_31.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
T_31.120 ;
    %jmp T_31.32;
T_31.32 ;
    %pop/vec4 1;
T_31.13 ;
    %jmp T_31.12;
T_31.4 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.123, 4;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_31.125, 4;
    %vpi_call/w 12 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x55bac3fda530_0 {0 0 0};
T_31.125 ;
T_31.123 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.127, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %jmp T_31.128;
T_31.127 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.129, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %jmp T_31.130;
T_31.129 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_31.131, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
T_31.131 ;
T_31.130 ;
T_31.128 ;
    %load/vec4 v0x55bac3fd9ab0_0;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.133, 8;
    %load/vec4 v0x55bac3fd9a10_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_31.135, 8;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.136, 8;
T_31.135 ; End of true expr.
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_31.137, 9;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.138, 9;
T_31.137 ; End of true expr.
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.138, 9;
 ; End of false expr.
    %blend;
T_31.138;
    %jmp/0 T_31.136, 8;
 ; End of false expr.
    %blend;
T_31.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %load/vec4 v0x55bac3fd9b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9b50_0, 0;
    %load/vec4 v0x55bac3fd9b50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.139, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_31.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %jmp T_31.142;
T_31.141 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.143, 4;
    %fork t_7, S_0x55bac3fd9060;
    %jmp t_6;
    .scope S_0x55bac3fd9060;
t_7 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_31.145, 4;
    %load/vec4 v0x55bac3fda870_0;
    %store/vec4 v0x55bac3fd91f0_0, 0, 32;
T_31.147 ;
    %load/vec4 v0x55bac3fd91f0_0;
    %load/vec4 v0x55bac3fda870_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_31.148, 5;
    %load/vec4 v0x55bac3fd91f0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_31.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55bac3fd91f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac3fda6d0, 0, 4;
T_31.149 ;
    %load/vec4 v0x55bac3fd91f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac3fd91f0_0, 0, 32;
    %jmp T_31.147;
T_31.148 ;
    %jmp T_31.146;
T_31.145 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_31.151, 4;
    %load/vec4 v0x55bac3fda870_0;
    %store/vec4 v0x55bac3fd91f0_0, 0, 32;
T_31.153 ;
    %load/vec4 v0x55bac3fd91f0_0;
    %load/vec4 v0x55bac3fda870_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_31.154, 5;
    %load/vec4 v0x55bac3fd91f0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_31.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55bac3fd91f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac3fda6d0, 0, 4;
T_31.155 ;
    %load/vec4 v0x55bac3fd91f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac3fd91f0_0, 0, 32;
    %jmp T_31.153;
T_31.154 ;
T_31.151 ;
T_31.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdb290_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %end;
    .scope S_0x55bac3f2f310;
t_6 %join;
    %jmp T_31.144;
T_31.143 ;
    %load/vec4 v0x55bac3fd9f10_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %jmp T_31.158;
T_31.157 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_31.160, 8;
T_31.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_31.160, 8;
 ; End of false expr.
    %blend;
T_31.160;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9b50_0, 0;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.162;
T_31.161 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.164;
T_31.163 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.166;
T_31.165 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.168;
T_31.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
T_31.168 ;
T_31.166 ;
T_31.164 ;
T_31.162 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_31.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55bac3fda530_0, 0;
T_31.169 ;
    %ix/getv 4, v0x55bac3fd9a10_0;
    %load/vec4a v0x55bac3fda6d0, 4;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
T_31.158 ;
T_31.144 ;
T_31.142 ;
T_31.139 ;
T_31.133 ;
    %jmp T_31.12;
T_31.5 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.171, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %jmp T_31.172;
T_31.171 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.173, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %jmp T_31.174;
T_31.173 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_31.175, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
T_31.175 ;
T_31.174 ;
T_31.172 ;
    %load/vec4 v0x55bac3fd9ab0_0;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.177, 5;
    %load/vec4 v0x55bac3fdaf30_0;
    %assign/vec4 v0x55bac3fda790_0, 0;
    %load/vec4 v0x55bac3fdaf30_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55bac3fd9c90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
T_31.177 ;
    %jmp T_31.12;
T_31.6 ;
    %load/vec4 v0x55bac3fd9ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %load/vec4 v0x55bac3fd9f10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_31.179, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.181, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_31.182, 8;
T_31.181 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_31.182, 8;
 ; End of false expr.
    %blend;
T_31.182;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.183, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55bac3fda530_0, 0;
    %jmp T_31.184;
T_31.183 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_31.185, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fda530_0, 0;
T_31.185 ;
T_31.184 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.187, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.188;
T_31.187 ;
    %load/vec4 v0x55bac3fd9bf0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.189, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.190;
T_31.189 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.191, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.192;
T_31.191 ;
    %load/vec4 v0x55bac3fda530_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.193, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
    %jmp T_31.194;
T_31.193 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55bac3fda450_0, 0;
T_31.194 ;
T_31.192 ;
T_31.190 ;
T_31.188 ;
    %ix/getv 4, v0x55bac3fd9a10_0;
    %load/vec4a v0x55bac3fda6d0, 4;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
T_31.179 ;
    %jmp T_31.12;
T_31.7 ;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.195, 4;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %jmp T_31.196;
T_31.195 ;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.197, 4;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %jmp T_31.198;
T_31.197 ;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_31.199, 4;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
T_31.199 ;
T_31.198 ;
T_31.196 ;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.201, 8;
    %load/vec4 v0x55bac3fd9a10_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
    %load/vec4 v0x55bac3fd9a10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55bac3fda6d0, 4;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9c90_0;
    %nor/r;
    %load/vec4 v0x55bac3fd9b50_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x55bac3fd9a10_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.203, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
T_31.203 ;
    %load/vec4 v0x55bac3fd9b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9b50_0, 0;
T_31.201 ;
    %jmp T_31.12;
T_31.8 ;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.205, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %jmp T_31.206;
T_31.205 ;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.207, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
    %jmp T_31.208;
T_31.207 ;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_31.209, 4;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bac3fdaf30_0, 0;
T_31.209 ;
T_31.208 ;
T_31.206 ;
    %load/vec4 v0x55bac3fd9ab0_0;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55bac3fd9ab0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.211, 8;
    %load/vec4 v0x55bac3fd9a10_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55bac3fd9a10_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.213, 8;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.215, 8;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.216, 8;
T_31.215 ; End of true expr.
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_31.217, 9;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.218, 9;
T_31.217 ; End of true expr.
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.218, 9;
 ; End of false expr.
    %blend;
T_31.218;
    %jmp/0 T_31.216, 8;
 ; End of false expr.
    %blend;
T_31.216;
    %ix/getv 3, v0x55bac3fd9a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac3fda6d0, 0, 4;
    %load/vec4 v0x55bac3fd9a10_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55bac3fd9a10_0, 0;
T_31.213 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdb290_0, 0;
T_31.211 ;
    %jmp T_31.12;
T_31.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
    %jmp T_31.12;
T_31.10 ;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.219, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fdb1b0_0;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
T_31.219 ;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v0x55bac3fdaff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fda370_0, 4, 1;
    %load/vec4 v0x55bac3fdaff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fd9ab0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.221, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fd9ab0_0, 0;
    %load/vec4 v0x55bac3fda0d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_31.223, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bac3fda0d0_0, 0;
    %load/vec4 v0x55bac3fda1b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %jmp T_31.224;
T_31.223 ;
    %load/vec4 v0x55bac3fda0d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.225, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55bac3fda0d0_0, 0;
    %load/vec4 v0x55bac3fda1b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55bac3fdaff0_0, 0;
    %jmp T_31.226;
T_31.225 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bac3fdb0d0_0, 0;
T_31.226 ;
T_31.224 ;
T_31.221 ;
    %jmp T_31.12;
T_31.12 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55bac3f2f310;
T_32 ;
    %wait E_0x55bac3f867f0;
    %load/vec4 v0x55bac3fdb290_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55bac3fdb1b0_0, 4, 1;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bac3fdaa30_0, 0, 8;
    %load/vec4 v0x55bac3fd9ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac3fda950_0, 0, 32;
    %load/vec4 v0x55bac3fd9a10_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.0, 8;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x55bac3fda530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x55bac3fdaf30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55bac3fda290_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55bac3fda870_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55bac3ec6b40;
T_33 ;
    %wait E_0x55bac3c927c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdbef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdc570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdc170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdbc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdc3c0_0, 0;
    %load/vec4 v0x55bac3fdbf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdbef0_0, 0;
    %load/vec4 v0x55bac3fdbde0_0;
    %assign/vec4 v0x55bac3fdb450_0, 0;
T_33.0 ;
    %load/vec4 v0x55bac3fdc720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdc570_0, 0;
    %load/vec4 v0x55bac3fdc460_0;
    %load/vec4 v0x55bac3fdb450_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bac3fdc810, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdc170_0, 0;
T_33.2 ;
    %load/vec4 v0x55bac3fdc2d0_0;
    %load/vec4 v0x55bac3fdc3c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdc3c0_0, 0;
T_33.4 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55bac3ec6b40;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdb6b0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x55bac3ec6b40;
T_35 ;
    %delay 5000, 0;
    %load/vec4 v0x55bac3fdb6b0_0;
    %inv;
    %store/vec4 v0x55bac3fdb6b0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55bac3ec6b40;
T_36 ;
    %wait E_0x55bac3c927c0;
    %load/vec4 v0x55bac3fdbf90_0;
    %load/vec4 v0x55bac3fdbef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %vpi_call/w 3 163 "$display", "[AXI] AW 0x%08h @%0t", v0x55bac3fdbde0_0, $time {0 0 0};
T_36.0 ;
    %load/vec4 v0x55bac3fdc720_0;
    %load/vec4 v0x55bac3fdc570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call/w 3 165 "$display", "[AXI]  W 0x%08h strb=%b @%0t", v0x55bac3fdc460_0, v0x55bac3fdc610_0, $time {0 0 0};
T_36.2 ;
    %load/vec4 v0x55bac3fdc170_0;
    %load/vec4 v0x55bac3fdc080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %vpi_call/w 3 167 "$display", "[AXI]  B resp OK @%0t", $time {0 0 0};
T_36.4 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55bac3ec6b40;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fdde10_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x55bac3ec6b40;
T_38 ;
    %wait E_0x55bac3f1ebd0;
    %load/vec4 v0x55bac3fdde10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac3fdde10_0, 0, 32;
    %load/vec4 v0x55bac3fdde10_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_38.0, 5;
    %vpi_call/w 3 176 "$display", "[QSPI] SCLK posedge #%0d @%0t", v0x55bac3fdde10_0, $time {0 0 0};
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55bac3ec6b40;
T_39 ;
    %vpi_call/w 3 187 "$display", "[top_tb] Starting test at %0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdd3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdd2e0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55bac3fdc8d0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fdcfc0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55bac3fdceb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdd830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fdd630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdda30_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bac3fdd3d0_0, 0, 1;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 2112, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55bac3fdd550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bac3fdb610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bac3fdbad0_0, 0, 32;
T_39.0 ;
    %load/vec4 v0x55bac3fdbad0_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_39.1, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55bac3f842b0_0, 0, 12;
    %fork TD_top_tb.apb_read, S_0x55bac3f3a420;
    %join;
    %load/vec4 v0x55bac3f4a8c0_0;
    %store/vec4 v0x55bac3fddef0_0, 0, 32;
    %load/vec4 v0x55bac3fddef0_0;
    %parti/s 1, 11, 5;
    %store/vec4 v0x55bac3fdb550_0, 0, 1;
    %load/vec4 v0x55bac3fdbad0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_39.2, 5;
    %vpi_call/w 3 215 "$display", "[CSR] STATUS=0x%08h @%0t", v0x55bac3fddef0_0, $time {0 0 0};
T_39.2 ;
    %load/vec4 v0x55bac3fdb550_0;
    %load/vec4 v0x55bac3fdb610_0;
    %cmp/ne;
    %jmp/0xz  T_39.4, 4;
    %vpi_call/w 3 217 "$display", "[CSR] busy %0d -> %0d @%0t (STATUS=0x%08h)", v0x55bac3fdb610_0, v0x55bac3fdb550_0, $time, v0x55bac3fddef0_0 {0 0 0};
    %load/vec4 v0x55bac3fdb550_0;
    %store/vec4 v0x55bac3fdb610_0, 0, 1;
T_39.4 ;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55bac3f842b0_0, 0, 12;
    %fork TD_top_tb.apb_read, S_0x55bac3f3a420;
    %join;
    %load/vec4 v0x55bac3f4a8c0_0;
    %store/vec4 v0x55bac3fdb840_0, 0, 32;
    %load/vec4 v0x55bac3fdb840_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55bac3fdd470_0, 0, 4;
    %load/vec4 v0x55bac3fdbad0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_39.6, 5;
    %vpi_call/w 3 222 "$display", "[CSR] FIFO_STAT=0x%08h @%0t", v0x55bac3fdb840_0, $time {0 0 0};
T_39.6 ;
    %load/vec4 v0x55bac3fdd470_0;
    %load/vec4 v0x55bac3fdd550_0;
    %cmp/ne;
    %jmp/0xz  T_39.8, 4;
    %vpi_call/w 3 224 "$display", "[CSR] RX level %0d -> %0d @%0t (FIFO_STAT=0x%08h)", v0x55bac3fdd550_0, v0x55bac3fdd470_0, $time, v0x55bac3fdb840_0 {0 0 0};
    %load/vec4 v0x55bac3fdd470_0;
    %store/vec4 v0x55bac3fdd550_0, 0, 4;
T_39.8 ;
    %load/vec4 v0x55bac3fdbad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bac3fdbad0_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %pushi/vec4 50, 0, 32;
T_39.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.11, 5;
    %jmp/1 T_39.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bac3c927c0;
    %jmp T_39.10;
T_39.11 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55bac3fdc810, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_39.12, 6;
    %vpi_call/w 3 230 "$fatal", 32'sb00000000000000000000000000000001, "DMA read failed" {0 0 0};
T_39.12 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55bac3f49760_0, 0, 12;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55bac3f48600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55bac3f2c320;
    %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bac3fdd630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdd830_0, 0;
    %wait E_0x55bac3c927c0;
T_39.14 ;
    %load/vec4 v0x55bac3fdd740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.15, 8;
    %wait E_0x55bac3c927c0;
    %jmp T_39.14;
T_39.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdd830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bac3fdda30_0, 0;
    %wait E_0x55bac3c927c0;
T_39.16 ;
    %load/vec4 v0x55bac3fddc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.17, 8;
    %wait E_0x55bac3c927c0;
    %jmp T_39.16;
T_39.17 ;
    %load/vec4 v0x55bac3fdd920_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_39.18, 6;
    %vpi_call/w 3 237 "$fatal", 32'sb00000000000000000000000000000001, "XIP read mismatch" {0 0 0};
T_39.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bac3fdda30_0, 0;
    %vpi_call/w 3 240 "$display", "Top-level integration test passed" {0 0 0};
    %vpi_call/w 3 241 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x55bac3ec6b40;
T_40 ;
    %delay 3000000000, 0;
    %vpi_call/w 3 247 "$display", "[top_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 248 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
