<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: CacheP</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__OSAL__CacheP.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CacheP<div class="ingroups"><a class="el" href="group__DRV__OSAL__MODULE.html">OSAL</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>CacheP interface </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:CacheP_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CacheP_8h.html">CacheP.h</a></td></tr>
<tr class="memdesc:CacheP_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Handling routines for the RTOS Porting Interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga03a5b7623e9c82a67676f91bc8331a1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#ga03a5b7623e9c82a67676f91bc8331a1c">CacheP_wb</a> (const void *<a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>)</td></tr>
<tr class="memdesc:ga03a5b7623e9c82a67676f91bc8331a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to write back cache lines.  <a href="#ga03a5b7623e9c82a67676f91bc8331a1c">More...</a><br /></td></tr>
<tr class="separator:ga03a5b7623e9c82a67676f91bc8331a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee1f4600fa0ccaa01e8cadb8092742d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#gadee1f4600fa0ccaa01e8cadb8092742d">CacheP_Inv</a> (const void *<a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>)</td></tr>
<tr class="memdesc:gadee1f4600fa0ccaa01e8cadb8092742d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to invalidate cache lines.  <a href="#gadee1f4600fa0ccaa01e8cadb8092742d">More...</a><br /></td></tr>
<tr class="separator:gadee1f4600fa0ccaa01e8cadb8092742d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1daac813c893b11946515ca8a547d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#ga4c1daac813c893b11946515ca8a547d0">CacheP_wbInv</a> (const void *<a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>)</td></tr>
<tr class="memdesc:ga4c1daac813c893b11946515ca8a547d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to write back and invalidate cache lines.  <a href="#ga4c1daac813c893b11946515ca8a547d0">More...</a><br /></td></tr>
<tr class="separator:ga4c1daac813c893b11946515ca8a547d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240d158737f94926d76231c928805894"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#ga240d158737f94926d76231c928805894">CacheP_fenceCpu2Dma</a> (uintptr_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>, <a class="el" href="group__DRV__OSAL__CacheP.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a> isCoherent)</td></tr>
<tr class="memdesc:ga240d158737f94926d76231c928805894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to call before handing over the memory buffer to DMA from CPU.  <a href="#ga240d158737f94926d76231c928805894">More...</a><br /></td></tr>
<tr class="separator:ga240d158737f94926d76231c928805894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ea70e0dff9ed452cd9a13cc1bed321"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#ga95ea70e0dff9ed452cd9a13cc1bed321">CacheP_fenceDma2Cpu</a> (uintptr_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>, <a class="el" href="group__DRV__OSAL__CacheP.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a> isCoherent)</td></tr>
<tr class="memdesc:ga95ea70e0dff9ed452cd9a13cc1bed321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to call before reading the memory to CPU after DMA operations.  <a href="#ga95ea70e0dff9ed452cd9a13cc1bed321">More...</a><br /></td></tr>
<tr class="separator:ga95ea70e0dff9ed452cd9a13cc1bed321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6722f4b197cea09c5446fb10dce22b5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#ga6722f4b197cea09c5446fb10dce22b5a">CacheP_setMar</a> (void *baseAddr, uint32_t <a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>, uint32_t <a class="el" href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a>)</td></tr>
<tr class="memdesc:ga6722f4b197cea09c5446fb10dce22b5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set MAR attribute for a memory range.  <a href="#ga6722f4b197cea09c5446fb10dce22b5a">More...</a><br /></td></tr>
<tr class="separator:ga6722f4b197cea09c5446fb10dce22b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9158dddda08e5267f944dc41f292eb14"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#ga9158dddda08e5267f944dc41f292eb14">CacheP_getMar</a> (void *baseAddr)</td></tr>
<tr class="memdesc:ga9158dddda08e5267f944dc41f292eb14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MAR attribute for a region of 16MB.  <a href="#ga9158dddda08e5267f944dc41f292eb14">More...</a><br /></td></tr>
<tr class="separator:ga9158dddda08e5267f944dc41f292eb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Cache coherent type definitions</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp972ccc91f751b0604acc88f5c2533434"></a><a class="anchor" id="Osal_CacheP_isCoherent"></a></p>
</td></tr>
<tr class="memitem:gac464df7ad80b478ec48278ccbae8de13"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a></td></tr>
<tr class="memdesc:gac464df7ad80b478ec48278ccbae8de13"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumerator defines the cache coherent types.  <a href="#gac464df7ad80b478ec48278ccbae8de13">More...</a><br /></td></tr>
<tr class="separator:gac464df7ad80b478ec48278ccbae8de13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f7be5d6de31fafa5a4c6a1f042c6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#gad9f7be5d6de31fafa5a4c6a1f042c6fc">OSAL_CACHEP_COHERENT</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:gad9f7be5d6de31fafa5a4c6a1f042c6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8edcb63820479bd2caeab39a10dc1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#gac8edcb63820479bd2caeab39a10dc1f6">OSAL_CACHEP_NOT_COHERENT</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gac8edcb63820479bd2caeab39a10dc1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Set Cache MAR register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp62b998c11d26c073306bf35869adf00c"></a><a class="anchor" id="CacheP_Mar"></a></p>
</td></tr>
<tr class="memitem:ga40cfcdf648230a2b39439de52820bdb5"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#ga40cfcdf648230a2b39439de52820bdb5">CacheP_Mar</a></td></tr>
<tr class="memdesc:ga40cfcdf648230a2b39439de52820bdb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumerator defines the MAR register setting types.  <a href="#ga40cfcdf648230a2b39439de52820bdb5">More...</a><br /></td></tr>
<tr class="separator:ga40cfcdf648230a2b39439de52820bdb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa126c3dcf1c767efb8a11a37f54e7dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#gaa126c3dcf1c767efb8a11a37f54e7dbb">CacheP_Mar_DISABLE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa126c3dcf1c767efb8a11a37f54e7dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97f51278cfc7cc62cd5635384010466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__OSAL__CacheP.html#gae97f51278cfc7cc62cd5635384010466">CacheP_Mar_ENABLE</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae97f51278cfc7cc62cd5635384010466"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad9f7be5d6de31fafa5a4c6a1f042c6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f7be5d6de31fafa5a4c6a1f042c6fc">&#9670;&nbsp;</a></span>OSAL_CACHEP_COHERENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSAL_CACHEP_COHERENT&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache is coherent on this CPU </p>

</div>
</div>
<a id="gac8edcb63820479bd2caeab39a10dc1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8edcb63820479bd2caeab39a10dc1f6">&#9670;&nbsp;</a></span>OSAL_CACHEP_NOT_COHERENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSAL_CACHEP_NOT_COHERENT&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache is not coherent on this CPU </p>

</div>
</div>
<a id="gaa126c3dcf1c767efb8a11a37f54e7dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa126c3dcf1c767efb8a11a37f54e7dbb">&#9670;&nbsp;</a></span>CacheP_Mar_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_Mar_DISABLE&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache MAR register disabled </p>

</div>
</div>
<a id="gae97f51278cfc7cc62cd5635384010466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97f51278cfc7cc62cd5635384010466">&#9670;&nbsp;</a></span>CacheP_Mar_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CacheP_Mar_ENABLE&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache MAR register is enabled </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gac464df7ad80b478ec48278ccbae8de13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac464df7ad80b478ec48278ccbae8de13">&#9670;&nbsp;</a></span>Osal_CacheP_isCoherent</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__DRV__OSAL__CacheP.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enumerator defines the cache coherent types. </p>

</div>
</div>
<a id="ga40cfcdf648230a2b39439de52820bdb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40cfcdf648230a2b39439de52820bdb5">&#9670;&nbsp;</a></span>CacheP_Mar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__DRV__OSAL__CacheP.html#ga40cfcdf648230a2b39439de52820bdb5">CacheP_Mar</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enumerator defines the MAR register setting types. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga03a5b7623e9c82a67676f91bc8331a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03a5b7623e9c82a67676f91bc8331a1c">&#9670;&nbsp;</a></span>CacheP_wb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wb </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to write back cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadee1f4600fa0ccaa01e8cadb8092742d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadee1f4600fa0ccaa01e8cadb8092742d">&#9670;&nbsp;</a></span>CacheP_Inv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_Inv </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to invalidate cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to invalidate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4c1daac813c893b11946515ca8a547d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c1daac813c893b11946515ca8a547d0">&#9670;&nbsp;</a></span>CacheP_wbInv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wbInv </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to write back and invalidate cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back and invalidate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga240d158737f94926d76231c928805894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga240d158737f94926d76231c928805894">&#9670;&nbsp;</a></span>CacheP_fenceCpu2Dma()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_fenceCpu2Dma </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__DRV__OSAL__CacheP.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a>&#160;</td>
          <td class="paramname"><em>isCoherent</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to call before handing over the memory buffer to DMA from CPU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back and invalidate</td></tr>
    <tr><td class="paramname">isCoherent</td><td>if the cache is coherent on that CPU or not, see <a class="el" href="group__DRV__OSAL__CacheP.html#Osal_CacheP_isCoherent">Osal_CacheP_isCoherent</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga95ea70e0dff9ed452cd9a13cc1bed321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95ea70e0dff9ed452cd9a13cc1bed321">&#9670;&nbsp;</a></span>CacheP_fenceDma2Cpu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_fenceDma2Cpu </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__DRV__OSAL__CacheP.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a>&#160;</td>
          <td class="paramname"><em>isCoherent</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to call before reading the memory to CPU after DMA operations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back and invalidate</td></tr>
    <tr><td class="paramname">isCoherent</td><td>if the cache is coherent on that CPU or not, see <a class="el" href="group__DRV__OSAL__CacheP.html#Osal_CacheP_isCoherent">Osal_CacheP_isCoherent</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6722f4b197cea09c5446fb10dce22b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6722f4b197cea09c5446fb10dce22b5a">&#9670;&nbsp;</a></span>CacheP_setMar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_setMar </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set MAR attribute for a memory range. </p>
<p>[C66x Only] The API will set the MAR attribute for the range, start_addr = floor(baseAddr, 16MB) .. end_addr = ceil(baseAddr+size, 16MB)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Region start address. Recommended to be 16MB aligned</td></tr>
    <tr><td class="paramname">size</td><td>Region size in bytes. Recommended to be multiple of 16MB aligned</td></tr>
    <tr><td class="paramname">value</td><td>value for setting MAR register <a class="el" href="group__DRV__OSAL__CacheP.html#CacheP_Mar">CacheP_Mar</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9158dddda08e5267f944dc41f292eb14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9158dddda08e5267f944dc41f292eb14">&#9670;&nbsp;</a></span>CacheP_getMar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CacheP_getMar </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get MAR attribute for a region of 16MB. </p>
<p>[C66x Only] The API will return the MAR attribute of the region with start addr as start_addr = floor(baseAddr, 16MB)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>region start address, recommended to be 16MB aligned</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MAR attribute for this 16MB region </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
