// Seed: 3800826583
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56
);
  inout wire id_56;
  inout wire id_55;
  inout wire id_54;
  inout wire id_53;
  input wire id_52;
  output wire id_51;
  inout wire id_50;
  input wire id_49;
  output wire id_48;
  input wire id_47;
  inout wire id_46;
  input wire id_45;
  inout wire id_44;
  inout wire id_43;
  input wire id_42;
  inout wire id_41;
  input wire id_40;
  input wire id_39;
  input wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  output wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_57 = id_6;
  assign id_51 = id_37 ? 1 : 1 ? id_13[1==(1>=1'b0)] : id_52;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wire id_9,
    output wire id_10,
    output wand id_11,
    input tri0 id_12,
    output supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input supply0 id_16,
    input supply1 id_17,
    output wor id_18,
    output tri1 id_19
);
  logic [7:0] id_21;
  wire id_22;
  initial begin
    $display(1 == 1, id_15 + id_9);
    id_8 = {id_21[1'h0], id_6, 1 == 1'b0, id_15};
  end
  id_23(
      .id_0(1), .id_1(1'b0), .id_2(id_4)
  );
  xor (
      id_8,
      id_3,
      id_17,
      id_14,
      id_6,
      id_23,
      id_5,
      id_9,
      id_22,
      id_12,
      id_15,
      id_7,
      id_2,
      id_21,
      id_4,
      id_16
  );
  module_0(
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_21,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
