Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug 19 16:07:02 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_8_timing_summary_routed.rpt -pb lab_8_timing_summary_routed.pb -rpx lab_8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 803 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.278        0.000                      0                 1708        0.068        0.000                      0                 1708        3.000        0.000                       0                   809  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_1    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_1_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1          3.278        0.000                      0                 1708        0.143        0.000                      0                 1708        5.598        0.000                       0                   805  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1        3.280        0.000                      0                 1708        0.143        0.000                      0                 1708        5.598        0.000                       0                   805  
  clkfbout_clk_wiz_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          3.278        0.000                      0                 1708        0.068        0.000                      0                 1708  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        3.278        0.000                      0                 1708        0.068        0.000                      0                 1708  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 1.678ns (20.442%)  route 6.531ns (79.558%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.674 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.677     2.514    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     2.638 r  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=13, routed)          1.037     3.675    nolabel_line75/m_driver/vc_visible[3]
    SLICE_X40Y142        LUT6 (Prop_lut6_I3_O)        0.124     3.799 f  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_4/O
                         net (fo=2, routed)           0.586     4.385    nolabel_line75/m_driver/contador_pixels_verticales[2]_i_4_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.509 f  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_2__0/O
                         net (fo=32, routed)          0.815     5.324    nolabel_line75/m_driver/vc_reg[1]_1
    SLICE_X32Y137        LUT4 (Prop_lut4_I3_O)        0.124     5.448 r  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_2/O
                         net (fo=4, routed)           0.560     6.008    nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[0]_1
    SLICE_X33Y136        LUT5 (Prop_lut5_I0_O)        0.124     6.132 r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_2__0/O
                         net (fo=12, routed)          0.487     6.619    nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_2__0_n_0
    SLICE_X29Y134        LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_1__2/O
                         net (fo=3, routed)           0.543     7.287    nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_1__2_n_0
    SLICE_X28Y135        FDRE                                         r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.500    10.674    nolabel_line75/onscreen/ch_23/clk_out1
    SLICE_X28Y135        FDRE                                         r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.560    11.234    
                         clock uncertainty           -0.076    11.158    
    SLICE_X28Y135        FDRE (Setup_fdre_C_R)       -0.429    10.729    nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDSE                                         r  nolabel_line75/template_1/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDSE                                         r  nolabel_line75/template_1/row_reg[4]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDSE (Setup_fdse_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[4]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[5]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDRE (Setup_fdre_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[5]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[6]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDRE (Setup_fdre_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[6]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.553    -0.611    nolabel_line75/onscreen/ch_12/clk_out1
    SLICE_X51Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.090    -0.380    nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y132        LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y[6]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.335    nolabel_line75/onscreen/ch_12/push_menu_minimat_y[6]_i_1__13_n_0
    SLICE_X50Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.821    -0.852    nolabel_line75/onscreen/ch_12/clk_out1
    SLICE_X50Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.120    -0.478    nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.559    -0.605    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X51Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.098    -0.366    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.321 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y[4]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.321    nolabel_line75/onscreen/ch_03/push_menu_minimat_y[4]_i_1__4_n_0
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.829    -0.844    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.121    -0.471    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X31Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.098    -0.364    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y136        LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y[4]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.319    nolabel_line75/onscreen/ch_22/push_menu_minimat_y[4]_i_1__22_n_0
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.831    -0.842    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X30Y136        FDRE (Hold_fdre_C_D)         0.121    -0.469    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.549    -0.615    nolabel_line75/onscreen/ch_14/clk_out1
    SLICE_X43Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.375    nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X42Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.330 r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y[6]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.330    nolabel_line75/onscreen/ch_14/push_menu_minimat_y[6]_i_1__15_n_0
    SLICE_X42Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.816    -0.857    nolabel_line75/onscreen/ch_14/clk_out1
    SLICE_X42Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.121    -0.481    nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.565    -0.599    nolabel_line75/onscreen/ch_17/clk_out1
    SLICE_X31Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.359    nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y144        LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y[5]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.314    nolabel_line75/onscreen/ch_17/push_menu_minimat_y[5]_i_1__6_n_0
    SLICE_X30Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.836    -0.837    nolabel_line75/onscreen/ch_17/clk_out1
    SLICE_X30Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X30Y144        FDRE (Hold_fdre_C_D)         0.121    -0.465    nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.559    -0.605    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X51Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.364    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y144        LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y[6]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.319    nolabel_line75/onscreen/ch_03/push_menu_minimat_y[6]_i_1__4_n_0
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.829    -0.844    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.120    -0.472    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X31Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.362    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y[6]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.317    nolabel_line75/onscreen/ch_22/push_menu_minimat_y[6]_i_1__22_n_0
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.831    -0.842    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X30Y136        FDRE (Hold_fdre_C_D)         0.120    -0.470    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 btn_up/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            btn_up/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.648    -0.516    btn_up/clk_out1
    SLICE_X36Y150        FDRE                                         r  btn_up/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  btn_up/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.300    btn_up/PB_cnt_reg__0[3]
    SLICE_X37Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  btn_up/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000    -0.255    btn_up/PB_pressed_status_i_1_n_0
    SLICE_X37Y150        FDRE                                         r  btn_up/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.922    -0.751    btn_up/clk_out1
    SLICE_X37Y150        FDRE                                         r  btn_up/PB_pressed_status_reg/C
                         clock pessimism              0.248    -0.503    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.092    -0.411    btn_up/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.043%)  route 0.129ns (40.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_19/clk_out1
    SLICE_X33Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.333    nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg_n_0_[1]
    SLICE_X34Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y[5]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.288    nolabel_line75/onscreen/ch_19/push_menu_minimat_y[5]_i_1__8_n_0
    SLICE_X34Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.830    -0.843    nolabel_line75/onscreen/ch_19/clk_out1
    SLICE_X34Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X34Y135        FDRE (Hold_fdre_C_D)         0.120    -0.448    nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.562    -0.602    nolabel_line75/onscreen/ch_18/clk_out1
    SLICE_X39Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.110    -0.352    nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X38Y146        LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y[3]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.307    nolabel_line75/onscreen/ch_18/push_menu_minimat_y[3]_i_1__6_n_0
    SLICE_X38Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.834    -0.839    nolabel_line75/onscreen/ch_18/clk_out1
    SLICE_X38Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X38Y146        FDRE (Hold_fdre_C_D)         0.121    -0.468    nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X33Y145    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X32Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X32Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X32Y145    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X47Y138    nolabel_line75/onscreen/ch_02/push_menu_minimat_y_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X33Y145    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X32Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X32Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X32Y145    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y131    nolabel_line75/onscreen/ch_12/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y131    nolabel_line75/onscreen/ch_12/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y131    nolabel_line75/onscreen/ch_12/push_menu_minimat_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X47Y138    nolabel_line75/onscreen/ch_02/push_menu_minimat_y_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y146    nolabel_line75/onscreen/ch_03/contador_pixels_horizontales_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y146    nolabel_line75/onscreen/ch_03/contador_pixels_horizontales_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y146    nolabel_line75/onscreen/ch_03/contador_pixels_horizontales_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y143    nolabel_line75/onscreen/ch_03/contador_pixels_verticales_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y143    nolabel_line75/onscreen/ch_03/contador_pixels_verticales_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y143    nolabel_line75/onscreen/ch_03/contador_pixels_verticales_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X47Y144    nolabel_line75/onscreen/ch_05/pixel_y_to_show_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X47Y144    nolabel_line75/onscreen/ch_05/pixel_y_to_show_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X45Y147    nolabel_line75/onscreen/ch_05/push_menu_minimat_x_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.075    11.162    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.638    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.075    11.162    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.638    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.075    11.162    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.638    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 1.678ns (20.442%)  route 6.531ns (79.558%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.674 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.677     2.514    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     2.638 r  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=13, routed)          1.037     3.675    nolabel_line75/m_driver/vc_visible[3]
    SLICE_X40Y142        LUT6 (Prop_lut6_I3_O)        0.124     3.799 f  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_4/O
                         net (fo=2, routed)           0.586     4.385    nolabel_line75/m_driver/contador_pixels_verticales[2]_i_4_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.509 f  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_2__0/O
                         net (fo=32, routed)          0.815     5.324    nolabel_line75/m_driver/vc_reg[1]_1
    SLICE_X32Y137        LUT4 (Prop_lut4_I3_O)        0.124     5.448 r  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_2/O
                         net (fo=4, routed)           0.560     6.008    nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[0]_1
    SLICE_X33Y136        LUT5 (Prop_lut5_I0_O)        0.124     6.132 r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_2__0/O
                         net (fo=12, routed)          0.487     6.619    nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_2__0_n_0
    SLICE_X29Y134        LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_1__2/O
                         net (fo=3, routed)           0.543     7.287    nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_1__2_n_0
    SLICE_X28Y135        FDRE                                         r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.500    10.674    nolabel_line75/onscreen/ch_23/clk_out1
    SLICE_X28Y135        FDRE                                         r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.560    11.234    
                         clock uncertainty           -0.075    11.159    
    SLICE_X28Y135        FDRE (Setup_fdre_C_R)       -0.429    10.730    nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDSE                                         r  nolabel_line75/template_1/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDSE                                         r  nolabel_line75/template_1/row_reg[4]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.075    11.161    
    SLICE_X41Y145        FDSE (Setup_fdse_C_CE)      -0.454    10.707    nolabel_line75/template_1/row_reg[4]
  -------------------------------------------------------------------
                         required time                         10.707    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[5]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.075    11.161    
    SLICE_X41Y145        FDRE (Setup_fdre_C_CE)      -0.454    10.707    nolabel_line75/template_1/row_reg[5]
  -------------------------------------------------------------------
                         required time                         10.707    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[6]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.075    11.161    
    SLICE_X41Y145        FDRE (Setup_fdre_C_CE)      -0.454    10.707    nolabel_line75/template_1/row_reg[6]
  -------------------------------------------------------------------
                         required time                         10.707    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.075    11.164    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.735    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.075    11.164    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.735    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.075    11.164    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.735    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.553    -0.611    nolabel_line75/onscreen/ch_12/clk_out1
    SLICE_X51Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.090    -0.380    nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y132        LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y[6]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.335    nolabel_line75/onscreen/ch_12/push_menu_minimat_y[6]_i_1__13_n_0
    SLICE_X50Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.821    -0.852    nolabel_line75/onscreen/ch_12/clk_out1
    SLICE_X50Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.120    -0.478    nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.559    -0.605    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X51Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.098    -0.366    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.321 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y[4]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.321    nolabel_line75/onscreen/ch_03/push_menu_minimat_y[4]_i_1__4_n_0
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.829    -0.844    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.121    -0.471    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X31Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.098    -0.364    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y136        LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y[4]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.319    nolabel_line75/onscreen/ch_22/push_menu_minimat_y[4]_i_1__22_n_0
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.831    -0.842    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X30Y136        FDRE (Hold_fdre_C_D)         0.121    -0.469    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.549    -0.615    nolabel_line75/onscreen/ch_14/clk_out1
    SLICE_X43Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.375    nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X42Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.330 r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y[6]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.330    nolabel_line75/onscreen/ch_14/push_menu_minimat_y[6]_i_1__15_n_0
    SLICE_X42Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.816    -0.857    nolabel_line75/onscreen/ch_14/clk_out1
    SLICE_X42Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.121    -0.481    nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.565    -0.599    nolabel_line75/onscreen/ch_17/clk_out1
    SLICE_X31Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.359    nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y144        LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y[5]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.314    nolabel_line75/onscreen/ch_17/push_menu_minimat_y[5]_i_1__6_n_0
    SLICE_X30Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.836    -0.837    nolabel_line75/onscreen/ch_17/clk_out1
    SLICE_X30Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X30Y144        FDRE (Hold_fdre_C_D)         0.121    -0.465    nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.559    -0.605    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X51Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.364    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y144        LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y[6]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.319    nolabel_line75/onscreen/ch_03/push_menu_minimat_y[6]_i_1__4_n_0
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.829    -0.844    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.120    -0.472    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X31Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.362    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y[6]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.317    nolabel_line75/onscreen/ch_22/push_menu_minimat_y[6]_i_1__22_n_0
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.831    -0.842    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X30Y136        FDRE (Hold_fdre_C_D)         0.120    -0.470    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 btn_up/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            btn_up/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.648    -0.516    btn_up/clk_out1
    SLICE_X36Y150        FDRE                                         r  btn_up/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  btn_up/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.300    btn_up/PB_cnt_reg__0[3]
    SLICE_X37Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  btn_up/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000    -0.255    btn_up/PB_pressed_status_i_1_n_0
    SLICE_X37Y150        FDRE                                         r  btn_up/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.922    -0.751    btn_up/clk_out1
    SLICE_X37Y150        FDRE                                         r  btn_up/PB_pressed_status_reg/C
                         clock pessimism              0.248    -0.503    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.092    -0.411    btn_up/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.043%)  route 0.129ns (40.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_19/clk_out1
    SLICE_X33Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.333    nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg_n_0_[1]
    SLICE_X34Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y[5]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.288    nolabel_line75/onscreen/ch_19/push_menu_minimat_y[5]_i_1__8_n_0
    SLICE_X34Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.830    -0.843    nolabel_line75/onscreen/ch_19/clk_out1
    SLICE_X34Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X34Y135        FDRE (Hold_fdre_C_D)         0.120    -0.448    nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.562    -0.602    nolabel_line75/onscreen/ch_18/clk_out1
    SLICE_X39Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.110    -0.352    nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X38Y146        LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y[3]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.307    nolabel_line75/onscreen/ch_18/push_menu_minimat_y[3]_i_1__6_n_0
    SLICE_X38Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.834    -0.839    nolabel_line75/onscreen/ch_18/clk_out1
    SLICE_X38Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X38Y146        FDRE (Hold_fdre_C_D)         0.121    -0.468    nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X33Y145    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X32Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X32Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X32Y145    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X47Y138    nolabel_line75/onscreen/ch_02/push_menu_minimat_y_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X33Y145    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X33Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X32Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X32Y144    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X32Y145    nolabel_line75/onscreen/ch_00/push_menu_minimat_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y131    nolabel_line75/onscreen/ch_12/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y131    nolabel_line75/onscreen/ch_12/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y131    nolabel_line75/onscreen/ch_12/push_menu_minimat_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X47Y138    nolabel_line75/onscreen/ch_02/push_menu_minimat_y_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y146    nolabel_line75/onscreen/ch_03/contador_pixels_horizontales_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y146    nolabel_line75/onscreen/ch_03/contador_pixels_horizontales_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y146    nolabel_line75/onscreen/ch_03/contador_pixels_horizontales_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y143    nolabel_line75/onscreen/ch_03/contador_pixels_verticales_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y143    nolabel_line75/onscreen/ch_03/contador_pixels_verticales_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X46Y143    nolabel_line75/onscreen/ch_03/contador_pixels_verticales_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X47Y144    nolabel_line75/onscreen/ch_05/pixel_y_to_show_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X47Y144    nolabel_line75/onscreen/ch_05/pixel_y_to_show_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X45Y147    nolabel_line75/onscreen/ch_05/push_menu_minimat_x_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 1.678ns (20.442%)  route 6.531ns (79.558%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.674 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.677     2.514    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     2.638 r  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=13, routed)          1.037     3.675    nolabel_line75/m_driver/vc_visible[3]
    SLICE_X40Y142        LUT6 (Prop_lut6_I3_O)        0.124     3.799 f  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_4/O
                         net (fo=2, routed)           0.586     4.385    nolabel_line75/m_driver/contador_pixels_verticales[2]_i_4_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.509 f  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_2__0/O
                         net (fo=32, routed)          0.815     5.324    nolabel_line75/m_driver/vc_reg[1]_1
    SLICE_X32Y137        LUT4 (Prop_lut4_I3_O)        0.124     5.448 r  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_2/O
                         net (fo=4, routed)           0.560     6.008    nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[0]_1
    SLICE_X33Y136        LUT5 (Prop_lut5_I0_O)        0.124     6.132 r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_2__0/O
                         net (fo=12, routed)          0.487     6.619    nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_2__0_n_0
    SLICE_X29Y134        LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_1__2/O
                         net (fo=3, routed)           0.543     7.287    nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_1__2_n_0
    SLICE_X28Y135        FDRE                                         r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.500    10.674    nolabel_line75/onscreen/ch_23/clk_out1
    SLICE_X28Y135        FDRE                                         r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.560    11.234    
                         clock uncertainty           -0.076    11.158    
    SLICE_X28Y135        FDRE (Setup_fdre_C_R)       -0.429    10.729    nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDSE                                         r  nolabel_line75/template_1/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDSE                                         r  nolabel_line75/template_1/row_reg[4]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDSE (Setup_fdse_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[4]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[5]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDRE (Setup_fdre_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[5]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[6]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDRE (Setup_fdre_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[6]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1 rise@12.195ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.553    -0.611    nolabel_line75/onscreen/ch_12/clk_out1
    SLICE_X51Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.090    -0.380    nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y132        LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y[6]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.335    nolabel_line75/onscreen/ch_12/push_menu_minimat_y[6]_i_1__13_n_0
    SLICE_X50Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.821    -0.852    nolabel_line75/onscreen/ch_12/clk_out1
    SLICE_X50Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.076    -0.522    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.120    -0.402    nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.559    -0.605    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X51Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.098    -0.366    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.321 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y[4]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.321    nolabel_line75/onscreen/ch_03/push_menu_minimat_y[4]_i_1__4_n_0
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.829    -0.844    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.076    -0.516    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.121    -0.395    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X31Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.098    -0.364    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y136        LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y[4]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.319    nolabel_line75/onscreen/ch_22/push_menu_minimat_y[4]_i_1__22_n_0
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.831    -0.842    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.076    -0.514    
    SLICE_X30Y136        FDRE (Hold_fdre_C_D)         0.121    -0.393    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.549    -0.615    nolabel_line75/onscreen/ch_14/clk_out1
    SLICE_X43Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.375    nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X42Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.330 r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y[6]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.330    nolabel_line75/onscreen/ch_14/push_menu_minimat_y[6]_i_1__15_n_0
    SLICE_X42Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.816    -0.857    nolabel_line75/onscreen/ch_14/clk_out1
    SLICE_X42Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.076    -0.526    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.121    -0.405    nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.565    -0.599    nolabel_line75/onscreen/ch_17/clk_out1
    SLICE_X31Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.359    nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y144        LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y[5]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.314    nolabel_line75/onscreen/ch_17/push_menu_minimat_y[5]_i_1__6_n_0
    SLICE_X30Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.836    -0.837    nolabel_line75/onscreen/ch_17/clk_out1
    SLICE_X30Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.076    -0.510    
    SLICE_X30Y144        FDRE (Hold_fdre_C_D)         0.121    -0.389    nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.559    -0.605    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X51Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.364    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y144        LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y[6]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.319    nolabel_line75/onscreen/ch_03/push_menu_minimat_y[6]_i_1__4_n_0
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.829    -0.844    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.076    -0.516    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.120    -0.396    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X31Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.362    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y[6]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.317    nolabel_line75/onscreen/ch_22/push_menu_minimat_y[6]_i_1__22_n_0
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.831    -0.842    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.076    -0.514    
    SLICE_X30Y136        FDRE (Hold_fdre_C_D)         0.120    -0.394    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 btn_up/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            btn_up/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.648    -0.516    btn_up/clk_out1
    SLICE_X36Y150        FDRE                                         r  btn_up/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  btn_up/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.300    btn_up/PB_cnt_reg__0[3]
    SLICE_X37Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  btn_up/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000    -0.255    btn_up/PB_pressed_status_i_1_n_0
    SLICE_X37Y150        FDRE                                         r  btn_up/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.922    -0.751    btn_up/clk_out1
    SLICE_X37Y150        FDRE                                         r  btn_up/PB_pressed_status_reg/C
                         clock pessimism              0.248    -0.503    
                         clock uncertainty            0.076    -0.427    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.092    -0.335    btn_up/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.043%)  route 0.129ns (40.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_19/clk_out1
    SLICE_X33Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.333    nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg_n_0_[1]
    SLICE_X34Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y[5]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.288    nolabel_line75/onscreen/ch_19/push_menu_minimat_y[5]_i_1__8_n_0
    SLICE_X34Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.830    -0.843    nolabel_line75/onscreen/ch_19/clk_out1
    SLICE_X34Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.076    -0.492    
    SLICE_X34Y135        FDRE (Hold_fdre_C_D)         0.120    -0.372    nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.562    -0.602    nolabel_line75/onscreen/ch_18/clk_out1
    SLICE_X39Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.110    -0.352    nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X38Y146        LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y[3]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.307    nolabel_line75/onscreen/ch_18/push_menu_minimat_y[3]_i_1__6_n_0
    SLICE_X38Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.834    -0.839    nolabel_line75/onscreen/ch_18/clk_out1
    SLICE_X38Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.076    -0.513    
    SLICE_X38Y146        FDRE (Hold_fdre_C_D)         0.121    -0.392    nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 1.750ns (21.140%)  route 6.528ns (78.860%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.677 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.646     7.359    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.503    10.677    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X30Y142        FDRE                                         r  nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.560    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X30Y142        FDRE (Setup_fdre_C_R)       -0.524    10.637    nolabel_line75/onscreen/ch_01/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 1.678ns (20.442%)  route 6.531ns (79.558%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.674 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.677     2.514    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     2.638 r  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_8/O
                         net (fo=13, routed)          1.037     3.675    nolabel_line75/m_driver/vc_visible[3]
    SLICE_X40Y142        LUT6 (Prop_lut6_I3_O)        0.124     3.799 f  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_4/O
                         net (fo=2, routed)           0.586     4.385    nolabel_line75/m_driver/contador_pixels_verticales[2]_i_4_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.509 f  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_2__0/O
                         net (fo=32, routed)          0.815     5.324    nolabel_line75/m_driver/vc_reg[1]_1
    SLICE_X32Y137        LUT4 (Prop_lut4_I3_O)        0.124     5.448 r  nolabel_line75/m_driver/contador_pixels_verticales[2]_i_2/O
                         net (fo=4, routed)           0.560     6.008    nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[0]_1
    SLICE_X33Y136        LUT5 (Prop_lut5_I0_O)        0.124     6.132 r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_2__0/O
                         net (fo=12, routed)          0.487     6.619    nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_2__0_n_0
    SLICE_X29Y134        LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_1__2/O
                         net (fo=3, routed)           0.543     7.287    nolabel_line75/onscreen/ch_23/push_menu_minimat_y[7]_i_1__2_n_0
    SLICE_X28Y135        FDRE                                         r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.500    10.674    nolabel_line75/onscreen/ch_23/clk_out1
    SLICE_X28Y135        FDRE                                         r  nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.560    11.234    
                         clock uncertainty           -0.076    11.158    
    SLICE_X28Y135        FDRE (Setup_fdre_C_R)       -0.429    10.729    nolabel_line75/onscreen/ch_23/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDSE                                         r  nolabel_line75/template_1/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDSE                                         r  nolabel_line75/template_1/row_reg[4]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDSE (Setup_fdse_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[4]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[5]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDRE (Setup_fdre_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[5]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/template_1/row_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.332ns (28.599%)  route 5.822ns (71.401%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.618    -0.922    nolabel_line75/m_driver/clk_out1
    SLICE_X44Y141        FDRE                                         r  nolabel_line75/m_driver/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  nolabel_line75/m_driver/vc_reg[3]/Q
                         net (fo=33, routed)          1.152     0.686    nolabel_line75/m_driver/vc_reg[3]_0
    SLICE_X45Y143        LUT5 (Prop_lut5_I2_O)        0.152     0.838 f  nolabel_line75/m_driver/matrix_y[1]_i_10/O
                         net (fo=13, routed)          0.674     1.511    nolabel_line75/m_driver/matrix_y[1]_i_10_n_0
    SLICE_X43Y142        LUT3 (Prop_lut3_I0_O)        0.326     1.837 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=21, routed)          0.493     2.331    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I2_O)        0.124     2.455 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=26, routed)          0.595     3.050    nolabel_line75/m_driver/vc_reg[8]_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.174 f  nolabel_line75/m_driver/matrix_y[1]_i_12/O
                         net (fo=2, routed)           0.506     3.680    nolabel_line75/m_driver/matrix_y[1]_i_12_n_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.804 r  nolabel_line75/m_driver/matrix_y[1]_i_5/O
                         net (fo=1, routed)           0.526     4.330    nolabel_line75/m_driver/matrix_y[1]_i_5_n_0
    SLICE_X42Y141        LUT5 (Prop_lut5_I2_O)        0.124     4.454 f  nolabel_line75/m_driver/matrix_y[1]_i_1/O
                         net (fo=21, routed)          0.847     5.300    nolabel_line75/m_driver/matrix_y_next
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  nolabel_line75/m_driver/matrix_y0_carry_i_3/O
                         net (fo=1, routed)           0.481     5.906    nolabel_line75/template_1/DI[1]
    SLICE_X40Y145        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.413 r  nolabel_line75/template_1/matrix_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.413    nolabel_line75/template_1/matrix_y0_carry_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.684 r  nolabel_line75/template_1/matrix_y0_carry__0/CO[0]
                         net (fo=10, routed)          0.548     7.232    nolabel_line75/template_1/matrix_y0_carry__0_n_3
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.502    10.676    nolabel_line75/template_1/clk_out1
    SLICE_X41Y145        FDRE                                         r  nolabel_line75/template_1/row_reg[6]/C
                         clock pessimism              0.560    11.236    
                         clock uncertainty           -0.076    11.160    
    SLICE_X41Y145        FDRE (Setup_fdre_C_CE)      -0.454    10.706    nolabel_line75/template_1/row_reg[6]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 nolabel_line75/m_driver/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_1_1 rise@12.195ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.750ns (21.491%)  route 6.393ns (78.509%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.679 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.621    -0.919    nolabel_line75/m_driver/clk_out1
    SLICE_X37Y138        FDRE                                         r  nolabel_line75/m_driver/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 f  nolabel_line75/m_driver/hc_reg[8]/Q
                         net (fo=19, routed)          1.189     0.726    nolabel_line75/m_driver/hc[8]
    SLICE_X38Y138        LUT5 (Prop_lut5_I0_O)        0.124     0.850 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17/O
                         net (fo=2, routed)           0.818     1.669    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_17_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.793 f  nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=86, routed)          0.666     2.458    nolabel_line75/m_driver/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.118     2.576 f  nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21/O
                         net (fo=6, routed)           1.141     3.717    nolabel_line75/m_driver/push_menu_minimat_y[7]_i_21_n_0
    SLICE_X35Y137        LUT5 (Prop_lut5_I0_O)        0.326     4.043 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=5, routed)           0.426     4.469    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X35Y138        LUT5 (Prop_lut5_I3_O)        0.124     4.593 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6/O
                         net (fo=4, routed)           1.166     5.759    nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_3__6_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.911 r  nolabel_line75/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=7, routed)           0.475     6.386    nolabel_line75/onscreen/ch_01/contador_pixels_horizontales_reg[0]_0
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.326     6.712 r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11/O
                         net (fo=10, routed)          0.512     7.224    nolabel_line75/onscreen/ch_01/push_menu_minimat_x[7]_i_1__11_n_0
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         1.505    10.679    nolabel_line75/onscreen/ch_01/clk_out1
    SLICE_X29Y143        FDRE                                         r  nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]/C
                         clock pessimism              0.560    11.239    
                         clock uncertainty           -0.076    11.163    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429    10.734    nolabel_line75/onscreen/ch_01/push_menu_minimat_x_reg[7]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.553    -0.611    nolabel_line75/onscreen/ch_12/clk_out1
    SLICE_X51Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.090    -0.380    nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y132        LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y[6]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.335    nolabel_line75/onscreen/ch_12/push_menu_minimat_y[6]_i_1__13_n_0
    SLICE_X50Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.821    -0.852    nolabel_line75/onscreen/ch_12/clk_out1
    SLICE_X50Y132        FDRE                                         r  nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.076    -0.522    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.120    -0.402    nolabel_line75/onscreen/ch_12/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.559    -0.605    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X51Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.098    -0.366    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.321 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y[4]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.321    nolabel_line75/onscreen/ch_03/push_menu_minimat_y[4]_i_1__4_n_0
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.829    -0.844    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.076    -0.516    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.121    -0.395    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X31Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.098    -0.364    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y136        LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y[4]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.319    nolabel_line75/onscreen/ch_22/push_menu_minimat_y[4]_i_1__22_n_0
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.831    -0.842    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.076    -0.514    
    SLICE_X30Y136        FDRE (Hold_fdre_C_D)         0.121    -0.393    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.549    -0.615    nolabel_line75/onscreen/ch_14/clk_out1
    SLICE_X43Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.375    nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X42Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.330 r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y[6]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.330    nolabel_line75/onscreen/ch_14/push_menu_minimat_y[6]_i_1__15_n_0
    SLICE_X42Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.816    -0.857    nolabel_line75/onscreen/ch_14/clk_out1
    SLICE_X42Y124        FDRE                                         r  nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.076    -0.526    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.121    -0.405    nolabel_line75/onscreen/ch_14/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.565    -0.599    nolabel_line75/onscreen/ch_17/clk_out1
    SLICE_X31Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.359    nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y144        LUT6 (Prop_lut6_I4_O)        0.045    -0.314 r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y[5]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.314    nolabel_line75/onscreen/ch_17/push_menu_minimat_y[5]_i_1__6_n_0
    SLICE_X30Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.836    -0.837    nolabel_line75/onscreen/ch_17/clk_out1
    SLICE_X30Y144        FDRE                                         r  nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.076    -0.510    
    SLICE_X30Y144        FDRE (Hold_fdre_C_D)         0.121    -0.389    nolabel_line75/onscreen/ch_17/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.559    -0.605    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X51Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.364    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X50Y144        LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y[6]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.319    nolabel_line75/onscreen/ch_03/push_menu_minimat_y[6]_i_1__4_n_0
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.829    -0.844    nolabel_line75/onscreen/ch_03/clk_out1
    SLICE_X50Y144        FDRE                                         r  nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.076    -0.516    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.120    -0.396    nolabel_line75/onscreen/ch_03/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X31Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.100    -0.362    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg_n_0_[3]
    SLICE_X30Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y[6]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.317    nolabel_line75/onscreen/ch_22/push_menu_minimat_y[6]_i_1__22_n_0
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.831    -0.842    nolabel_line75/onscreen/ch_22/clk_out1
    SLICE_X30Y136        FDRE                                         r  nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.076    -0.514    
    SLICE_X30Y136        FDRE (Hold_fdre_C_D)         0.120    -0.394    nolabel_line75/onscreen/ch_22/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 btn_up/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            btn_up/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.648    -0.516    btn_up/clk_out1
    SLICE_X36Y150        FDRE                                         r  btn_up/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  btn_up/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.075    -0.300    btn_up/PB_cnt_reg__0[3]
    SLICE_X37Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  btn_up/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000    -0.255    btn_up/PB_pressed_status_i_1_n_0
    SLICE_X37Y150        FDRE                                         r  btn_up/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.922    -0.751    btn_up/clk_out1
    SLICE_X37Y150        FDRE                                         r  btn_up/PB_pressed_status_reg/C
                         clock pessimism              0.248    -0.503    
                         clock uncertainty            0.076    -0.427    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.092    -0.335    btn_up/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.043%)  route 0.129ns (40.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.561    -0.603    nolabel_line75/onscreen/ch_19/clk_out1
    SLICE_X33Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.333    nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg_n_0_[1]
    SLICE_X34Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y[5]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.288    nolabel_line75/onscreen/ch_19/push_menu_minimat_y[5]_i_1__8_n_0
    SLICE_X34Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.830    -0.843    nolabel_line75/onscreen/ch_19/clk_out1
    SLICE_X34Y135        FDRE                                         r  nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.076    -0.492    
    SLICE_X34Y135        FDRE (Hold_fdre_C_D)         0.120    -0.372    nolabel_line75/onscreen/ch_19/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.562    -0.602    nolabel_line75/onscreen/ch_18/clk_out1
    SLICE_X39Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.110    -0.352    nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X38Y146        LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y[3]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.307    nolabel_line75/onscreen/ch_18/push_menu_minimat_y[3]_i_1__6_n_0
    SLICE_X38Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=803, routed)         0.834    -0.839    nolabel_line75/onscreen/ch_18/clk_out1
    SLICE_X38Y146        FDRE                                         r  nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.076    -0.513    
    SLICE_X38Y146        FDRE (Hold_fdre_C_D)         0.121    -0.392    nolabel_line75/onscreen/ch_18/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.086    





