INFO:sim:172 - Generating IP...
Resolving generics for 'fifo_core'...
Applying external generics to 'fifo_core'...
Delivering associated files for 'fifo_core'...
Delivering EJava files for 'fifo_core'...
Generating implementation netlist for 'fifo_core'...
INFO:sim - Pre-processing HDL files for 'fifo_core'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_core'
Running ngcbuild...
Writing VHO instantiation template for 'fifo_core'...
Writing VHDL behavioral simulation model for 'fifo_core'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_core'...
Generating metadata file...
Generating ISE project...
XCO file found: fifo_core.xco
XMDF file found: fifo_core_xmdf.tcl
Adding
/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_core.asy
-view all -origin_type imported
Adding
/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_core.ngc
-view all -origin_type created
Checking file
"/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_core.ngc"
for project device match ...
File
"/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_core.ngc"
device information matches project device.
Adding
/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_core.sym
-view all -origin_type imported
Adding
/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_core.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_core.vhd
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_core.vho
-view all -origin_type imported
Adding
/home/dcarvin/Bureau/BETEL/BE_mac/hello_eth/ipcore_dir/tmp/_cg/fifo_generator_v8
_4_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_core"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_core'.
