To Do's:

Phase1(Immediate action):
1. SPI slave module.
2. Bus function model supporting WB-SPI interface.
3. Verification Plan.
4. UVM TB Env.

Phase2(Once TB env is created):
1. The core currently supports only CPOL = 0.
2. The core currently does not support clock crossings.
