Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 13 08:24:33 2022
| Host         : DESKTOP-J3LHNSM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fine_sync_control_sets_placed.rpt
| Design       : fine_sync
| Device       : xczu7ev
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             101 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              95 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------------+---------------------+------------------+----------------+
|   Clock Signal   |                    Enable Signal                    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------------------+---------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | u_getData1/D[0]                                     | i_reset_IBUF_inst/O |                2 |              3 |
|  i_clk_IBUF_BUFG | u_getData1/r_counter[4]_i_1_n_0                     | i_reset_IBUF_inst/O |                1 |              5 |
|  i_clk_IBUF_BUFG | u_getData1/FSM_sequential_current_state_reg[1]_1[0] | i_reset_IBUF_inst/O |                4 |              6 |
|  i_clk_IBUF_BUFG | u_getData1/FSM_sequential_current_state_reg[1]_0[0] | i_reset_IBUF_inst/O |                2 |             15 |
|  i_clk_IBUF_BUFG | u_getData1/E[0]                                     | i_reset_IBUF_inst/O |                8 |             16 |
|  i_clk_IBUF_BUFG | u_getData1/o_valid_OBUF                             | i_reset_IBUF_inst/O |                3 |             18 |
|  i_clk_IBUF_BUFG | u_getData1/FSM_sequential_current_state_reg[0]_0[0] | i_reset_IBUF_inst/O |                4 |             32 |
|  i_clk_IBUF_BUFG |                                                     | i_reset_IBUF_inst/O |               16 |            101 |
+------------------+-----------------------------------------------------+---------------------+------------------+----------------+


