# SIMD à¦“ MIMD
## Chapter 15: SIMD and MIMD Architectures

---

## ğŸ“Œ SIMD (Single Instruction, Multiple Data)

à¦à¦•à¦Ÿà¦¿ instruction à¦à¦•à¦¸à¦¾à¦¥à§‡ à¦…à¦¨à§‡à¦• data element à¦ à¦•à¦¾à¦œ à¦•à¦°à§‡à¥¤

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        SIMD                                  â”‚
â”‚                                                              â”‚
â”‚  Instruction: ADD                                            â”‚
â”‚                 â”‚                                            â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                 â”‚
â”‚       â”‚         â”‚         â”‚                                 â”‚
â”‚       â–¼         â–¼         â–¼                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚  â”‚ A[0]   â”‚ â”‚ A[1]   â”‚ â”‚ A[2]   â”‚ â”‚ A[3]   â”‚               â”‚
â”‚  â”‚   +    â”‚ â”‚   +    â”‚ â”‚   +    â”‚ â”‚   +    â”‚               â”‚
â”‚  â”‚ B[0]   â”‚ â”‚ B[1]   â”‚ â”‚ B[2]   â”‚ â”‚ B[3]   â”‚               â”‚
â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”˜               â”‚
â”‚       â”‚         â”‚         â”‚         â”‚                       â”‚
â”‚       â–¼         â–¼         â–¼         â–¼                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚  â”‚ C[0]   â”‚ â”‚ C[1]   â”‚ â”‚ C[2]   â”‚ â”‚ C[3]   â”‚               â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”§ Vector Registers

### SSE (128-bit)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    XMM Register (128-bit)               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 4 Ã— float â”‚ 2 Ã— doubleâ”‚ 16 Ã— int8 â”‚ 4 Ã— int32        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### AVX (256-bit)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    YMM Register (256-bit)                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 8 float â”‚ 4 doubleâ”‚ 32 int8 â”‚ 8 int32 â”‚ 4 int64 â”‚  ...    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### AVX-512 (512-bit)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ZMM Register (512-bit)                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 16 Ã— float (32-bit) OR 8 Ã— double (64-bit) OR ...           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ’» SIMD Programming

### Intel Intrinsics Example

```c
// Without SIMD
for (int i = 0; i < n; i++) {
    c[i] = a[i] + b[i];
}

// With SSE (4 floats at a time)
for (int i = 0; i < n; i += 4) {
    __m128 va = _mm_load_ps(&a[i]);
    __m128 vb = _mm_load_ps(&b[i]);
    __m128 vc = _mm_add_ps(va, vb);
    _mm_store_ps(&c[i], vc);
}
```

### Common SIMD Operations

```
Arithmetic:
_mm_add_ps    ; Add 4 floats
_mm_sub_ps    ; Subtract
_mm_mul_ps    ; Multiply
_mm_div_ps    ; Divide

Comparison:
_mm_cmpeq_ps  ; Equal
_mm_cmpgt_ps  ; Greater than

Logical:
_mm_and_ps    ; AND
_mm_or_ps     ; OR
_mm_xor_ps    ; XOR

Shuffle:
_mm_shuffle_ps ; Rearrange elements
```

---

## ğŸ¯ SIMD Applications

### Image Processing
```
RGB Processing: 3 channels simultaneously

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Image Pixel Processing              â”‚
â”‚                                      â”‚
â”‚ â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”                   â”‚
â”‚ â”‚ R â”‚ G â”‚ B â”‚ A â”‚ Ã— 4 pixels        â”‚
â”‚ â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜                   â”‚
â”‚         â”‚                            â”‚
â”‚         â–¼                            â”‚
â”‚    Brightness adjustment             â”‚
â”‚    Color correction                  â”‚
â”‚    Filtering                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Scientific Computing
```
Matrix multiplication
Vector operations
Physics simulations
```

### Machine Learning
```
Neural network inference
Matrix multiplications
Activation functions
```

---

## ğŸ“Œ MIMD (Multiple Instruction, Multiple Data)

à¦ªà§à¦°à¦¤à¦¿à¦Ÿà¦¿ à¦ªà§à¦°à¦¸à§‡à¦¸à¦° à¦¸à§à¦¬à¦¾à¦§à§€à¦¨à¦­à¦¾à¦¬à§‡ à¦•à¦¾à¦œ à¦•à¦°à§‡à¥¤

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        MIMD                                  â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚  â”‚ Processor 0     â”‚    â”‚ Processor 1     â”‚                 â”‚
â”‚  â”‚ Instruction: ADDâ”‚    â”‚ Instruction: MULâ”‚                 â”‚
â”‚  â”‚ Data: A, B      â”‚    â”‚ Data: C, D      â”‚                 â”‚
â”‚  â”‚ Result: A+B     â”‚    â”‚ Result: C*D     â”‚                 â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚  â”‚ Processor 2     â”‚    â”‚ Processor 3     â”‚                 â”‚
â”‚  â”‚ Instruction: SUBâ”‚    â”‚ Instruction: DIVâ”‚                 â”‚
â”‚  â”‚ Data: E, F      â”‚    â”‚ Data: G, H      â”‚                 â”‚
â”‚  â”‚ Result: E-F     â”‚    â”‚ Result: G/H     â”‚                 â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ—ï¸ MIMD Types

### Shared Memory MIMD
```
UMA (Uniform Memory Access):
â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”
â”‚ P0  â”‚ â”‚ P1  â”‚ â”‚ P2  â”‚ â”‚ P3  â”‚
â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜
   â”‚       â”‚       â”‚       â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”¬â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
         â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”
         â”‚  Memory   â”‚  (Equal access time)
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

NUMA (Non-Uniform Memory Access):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Node 0      â”‚       â”‚ Node 1      â”‚
â”‚ â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”‚       â”‚ â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”‚
â”‚ â”‚P0 â”‚ â”‚P1 â”‚ â”‚       â”‚ â”‚P2 â”‚ â”‚P3 â”‚ â”‚
â”‚ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â”‚       â”‚ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â”‚
â”‚   â”‚ Local   â”‚â—€â”€â”€â”€â”€â”€â–¶â”‚   â”‚ Local   â”‚
â”‚   â”‚ Memory  â”‚       â”‚   â”‚ Memory  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     Fast                  Fast
        â—€â”€â”€â”€ Slow â”€â”€â”€â–¶
```

### Distributed Memory MIMD
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Node 0      â”‚   â”‚ Node 1      â”‚   â”‚ Node 2      â”‚
â”‚ â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”‚   â”‚ â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”‚   â”‚ â”Œâ”€â”€â”€â” â”Œâ”€â”€â”€â” â”‚
â”‚ â”‚CPUâ”‚ â”‚Memâ”‚ â”‚   â”‚ â”‚CPUâ”‚ â”‚Memâ”‚ â”‚   â”‚ â”‚CPUâ”‚ â”‚Memâ”‚ â”‚
â”‚ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â”‚   â”‚ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â”‚   â”‚ â””â”€â”€â”€â”˜ â””â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚                 â”‚                 â”‚
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚
                  â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
                  â”‚  Network     â”‚
                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## âš–ï¸ SIMD vs MIMD

| à¦¬à§ˆà¦¶à¦¿à¦·à§à¦Ÿà§à¦¯ | SIMD | MIMD |
|----------|------|------|
| Control | Single | Multiple |
| Data | Multiple | Multiple |
| Synchronization | Implicit | Explicit |
| Best for | Regular parallelism | Irregular tasks |
| Programming | Easier | Complex |
| Example | GPU, Vector | Multicore, Cluster |

---

## ğŸ”„ Combined Approaches

### Modern CPUs
```
SIMD + MIMD combined:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Modern Processor                          â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚  â”‚      Core 0         â”‚  â”‚      Core 1         â”‚          â”‚
â”‚  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚          â”‚
â”‚  â”‚ â”‚ Scalar Units    â”‚ â”‚  â”‚ â”‚ Scalar Units    â”‚ â”‚          â”‚
â”‚  â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚  â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚          â”‚
â”‚  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚          â”‚
â”‚  â”‚ â”‚ SIMD Units      â”‚ â”‚  â”‚ â”‚ SIMD Units      â”‚ â”‚          â”‚
â”‚  â”‚ â”‚ (AVX-512)       â”‚ â”‚  â”‚ â”‚ (AVX-512)       â”‚ â”‚          â”‚
â”‚  â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚  â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚          â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚                                                              â”‚
â”‚  MIMD across cores + SIMD within each core                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Performance Comparison

```
Task: Add two 1M element arrays

Scalar:  1M iterations Ã— 1 cycle = 1M cycles

SIMD (AVX-512):
16 floats per iteration
1M / 16 = 62.5K iterations
Speedup: ~16x

MIMD (8 cores) + SIMD:
Each core: 62.5K / 8 = 7.8K iterations
Total Speedup: ~128x (theoretical)
```

---

## âœï¸ à¦…à¦¨à§à¦¶à§€à¦²à¦¨à§€

1. SIMD à¦“ MIMD à¦à¦° à¦®à¦§à§à¦¯à§‡ à¦ªà¦¾à¦°à§à¦¥à¦•à§à¦¯ à¦•à§€?
2. AVX-512 à¦¬à§à¦¯à¦¬à¦¹à¦¾à¦° à¦•à¦°à§‡ array addition à¦à¦° speedup à¦—à¦£à¦¨à¦¾ à¦•à¦°à§à¦¨à¥¤
3. NUMA architecture à¦¬à§à¦¯à¦¾à¦–à§à¦¯à¦¾ à¦•à¦°à§à¦¨à¥¤

---

## ğŸ“š à¦ªà¦°à¦¬à¦°à§à¦¤à§€ à¦…à¦§à§à¦¯à¦¾à¦¯à¦¼
[GPU à¦ªà¦°à¦¿à¦šà¦¿à¦¤à¦¿](../06-GPU-à¦†à¦°à§à¦•à¦¿à¦Ÿà§‡à¦•à¦šà¦¾à¦°/01-GPU-à¦ªà¦°à¦¿à¦šà¦¿à¦¤à¦¿.md)
