Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Apr 18 14:04:02 2022
| Host         : madhav running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.131      -52.326                     12                39195        0.052        0.000                      0                39195        1.100        0.000                       0                 13306  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       -8.131      -52.326                     12                39195        0.052        0.000                      0                39195        5.482        0.000                       0                 13302  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -8.131ns,  Total Violation      -52.326ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 r  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 f  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 r  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 f  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 f  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 f  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 f  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 f  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 f  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 r  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 f  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 f  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 r  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 f  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 f  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 f  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 f  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 f  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 f  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    

Slack (VIOLATED) :        -8.131ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 15.615ns (76.184%)  route 4.881ns (23.816%))
  Logic Levels:           36  (CARRY4=25 DSP48E1=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 11.170 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.812    -1.839    ahir_inst/testConfigure_instance/clk_out1
    DSP48_X4Y6           DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     1.162 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, routed)           0.000     1.162    ahir_inst/testConfigure_instance/x__12_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.381 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, routed)           0.000     2.381    ahir_inst/testConfigure_instance/x__13_n_106
    DSP48_X4Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     3.458 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, routed)           0.543     4.002    ahir_inst/testConfigure_instance/p_3_in[33]
    SLICE_X118Y29        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     4.165 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, routed)           0.462     4.626    ahir_inst/testConfigure_instance/x__15_i_5_n_7
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.959     7.585 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, routed)           0.000     7.585    ahir_inst/testConfigure_instance/x__17_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     8.662 r  ahir_inst/testConfigure_instance/x__18/P[0]
                         net (fo=2, routed)           0.551     9.213    ahir_inst/testConfigure_instance/p_5_in[34]
    SLICE_X117Y28        LUT5 (Prop_lut5_I4_O)        0.043     9.256 r  ahir_inst/testConfigure_instance/x__21_i_44/O
                         net (fo=1, routed)           0.000     9.256    ahir_inst/testConfigure_instance/x__21_i_44_n_0
    SLICE_X117Y28        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.449 r  ahir_inst/testConfigure_instance/x__21_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.449    ahir_inst/testConfigure_instance/x__21_i_6_n_0
    SLICE_X117Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.502 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.502    ahir_inst/testConfigure_instance/x__21_i_5_n_0
    SLICE_X117Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.555 f  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.555    ahir_inst/testConfigure_instance/x__21_i_4_n_0
    SLICE_X117Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.608 f  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.608    ahir_inst/testConfigure_instance/x__21_i_3_n_0
    SLICE_X117Y32        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.719 f  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, routed)           0.210     9.929    ahir_inst/testConfigure_instance/x__21_i_2_n_5
    SLICE_X114Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.242    10.171 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, routed)           0.484    10.655    ahir_inst/testConfigure_instance/x__21_i_1_n_7
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      2.817    13.472 r  ahir_inst/testConfigure_instance/x__24/P[4]
                         net (fo=3, routed)           0.465    13.938    ahir_inst/testConfigure_instance/x__24_n_101
    SLICE_X109Y24        LUT3 (Prop_lut3_I1_O)        0.043    13.981 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_89/O
                         net (fo=1, routed)           0.285    14.266    ahir_inst/testConfigure_instance/noBypass.ack1_i_89_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    14.459 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.459    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.513 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.513    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.567 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007    14.574    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    14.628    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.779 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1/O[3]
                         net (fo=1, routed)           0.550    15.329    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_57__1_n_4
    SLICE_X112Y30        LUT2 (Prop_lut2_I1_O)        0.120    15.449 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2/O
                         net (fo=1, routed)           0.000    15.449    ahir_inst/testConfigure_instance/noBypass.ack1_i_35__2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.716 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, routed)           0.000    15.716    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.769 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    15.769    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.935 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_4__0/O[1]
                         net (fo=80, routed)          0.466    16.400    testConfigure_instance/To_Unsigned0
    SLICE_X109Y32        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.349    16.749 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.749    noBypass.ack1_reg_i_39_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.802 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.802    noBypass.ack1_reg_i_27_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.855 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.855    noBypass.ack1_reg_i_18_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.965 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, routed)          0.429    17.394    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22_4[0]
    SLICE_X108Y31        LUT6 (Prop_lut6_I3_O)        0.129    17.523 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64/O
                         net (fo=1, routed)           0.240    17.763    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_64_n_0
    SLICE_X108Y32        LUT4 (Prop_lut4_I3_O)        0.043    17.806 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0/O
                         net (fo=1, routed)           0.000    17.806    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_i_47__0_n_0
    SLICE_X108Y32        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    18.052 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    18.052    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
    SLICE_X108Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.106 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    18.106    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
    SLICE_X108Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.160 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    18.160    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
    SLICE_X108Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.214 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.214    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
    SLICE_X108Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.268 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    18.268    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.344 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, routed)           0.189    18.534    ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/CO[0]
    SLICE_X109Y37        LUT6 (Prop_lut6_I0_O)        0.124    18.658 r  ahir_inst/testConfigure_instance/data_path.StoreGroup6.StoreComplete/odemux/noBypass.ack1_i_1__14/O
                         net (fo=1, routed)           0.000    18.658    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       1.620    11.170    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
    SLICE_X109Y37        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg/C
                         clock pessimism             -0.609    10.562    
                         clock uncertainty           -0.069    10.493    
    SLICE_X109Y37        FDRE (Setup_fdre_C_D)        0.034    10.527    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack1_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -8.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeA_instance/data_path.addr_of_1546_final_reg_block.addr_of_1546_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.183%)  route 0.162ns (57.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.635    -0.569    ahir_inst/convTransposeA_instance/data_path.addr_of_1546_final_reg_block.addr_of_1546_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X82Y76         FDRE                                         r  ahir_inst/convTransposeA_instance/data_path.addr_of_1546_final_reg_block.addr_of_1546_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.118    -0.451 r  ahir_inst/convTransposeA_instance/data_path.addr_of_1546_final_reg_block.addr_of_1546_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.289    ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[83]
    SLICE_X77Y78         FDRE                                         r  ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.871    -0.586    ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X77Y78         FDRE                                         r  ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][84]/C
                         clock pessimism              0.206    -0.381    
    SLICE_X77Y78         FDRE (Hold_fdre_C_D)         0.040    -0.341    ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][84]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeA_instance/data_path.addr_of_1546_final_reg_block.addr_of_1546_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.183%)  route 0.162ns (57.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.635    -0.569    ahir_inst/convTransposeA_instance/data_path.addr_of_1546_final_reg_block.addr_of_1546_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X82Y76         FDRE                                         r  ahir_inst/convTransposeA_instance/data_path.addr_of_1546_final_reg_block.addr_of_1546_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.118    -0.451 f  ahir_inst/convTransposeA_instance/data_path.addr_of_1546_final_reg_block.addr_of_1546_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.289    ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[83]
    SLICE_X77Y78         FDRE                                         f  ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.871    -0.586    ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X77Y78         FDRE                                         r  ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][84]/C
                         clock pessimism              0.206    -0.381    
    SLICE_X77Y78         FDRE (Hold_fdre_C_D)         0.040    -0.341    ahir_inst/convTransposeA_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][84]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/TstampGen.Tsb.tsc/counter_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.118ns (29.314%)  route 0.285ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.596    -0.608    ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/TstampGen.Tsb.tsc/clk_out1
    SLICE_X56Y100        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/TstampGen.Tsb.tsc/counter_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.490 r  ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/TstampGen.Tsb.tsc/counter_sig_reg[5]/Q
                         net (fo=7, routed)           0.285    -0.205    ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[5]
    SLICE_X54Y99         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.887    -0.570    ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X54Y99         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][5]/C
                         clock pessimism              0.226    -0.345    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.064    -0.281    ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/TstampGen.Tsb.tsc/counter_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.118ns (29.314%)  route 0.285ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.596    -0.608    ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/TstampGen.Tsb.tsc/clk_out1
    SLICE_X56Y100        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/TstampGen.Tsb.tsc/counter_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.490 f  ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/TstampGen.Tsb.tsc/counter_sig_reg[5]/Q
                         net (fo=7, routed)           0.285    -0.205    ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[5]
    SLICE_X54Y99         FDRE                                         f  ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.887    -0.570    ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X54Y99         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][5]/C
                         clock pessimism              0.226    -0.345    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.064    -0.281    ahir_inst/testConfigure_instance/data_path.StoreGroup4.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/data_path.InportGroup_0.ConvTranspose_input_pipe_read_0/ProTx[3].ulreg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.l_fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.130ns (44.256%)  route 0.164ns (55.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.656    -0.548    ahir_inst/testConfigure_instance/data_path.InportGroup_0.ConvTranspose_input_pipe_read_0/ProTx[3].ulreg/clk_out1
    SLICE_X99Y99         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.InportGroup_0.ConvTranspose_input_pipe_read_0/ProTx[3].ulreg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.448 r  ahir_inst/testConfigure_instance/data_path.InportGroup_0.ConvTranspose_input_pipe_read_0/ProTx[3].ulreg/noBypass.unload_ack_reg/Q
                         net (fo=3, routed)           0.164    -0.284    ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/update_ack[0]
    SLICE_X99Y100        LUT4 (Prop_lut4_I2_O)        0.030    -0.254 r  ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_i_1__85/O
                         net (fo=1, routed)           0.000    -0.254    ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.buf_n_1
    SLICE_X99Y100        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.l_fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.823    -0.634    ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/clk_out1
    SLICE_X99Y100        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.l_fsm_state_reg/C
                         clock pessimism              0.226    -0.409    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.075    -0.334    ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.l_fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/data_path.InportGroup_0.ConvTranspose_input_pipe_read_0/ProTx[3].ulreg/noBypass.unload_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.l_fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.130ns (44.256%)  route 0.164ns (55.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.656    -0.548    ahir_inst/testConfigure_instance/data_path.InportGroup_0.ConvTranspose_input_pipe_read_0/ProTx[3].ulreg/clk_out1
    SLICE_X99Y99         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.InportGroup_0.ConvTranspose_input_pipe_read_0/ProTx[3].ulreg/noBypass.unload_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.448 f  ahir_inst/testConfigure_instance/data_path.InportGroup_0.ConvTranspose_input_pipe_read_0/ProTx[3].ulreg/noBypass.unload_ack_reg/Q
                         net (fo=3, routed)           0.164    -0.284    ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/update_ack[0]
    SLICE_X99Y100        LUT4 (Prop_lut4_I2_O)        0.030    -0.254 f  ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/NoFlowThrough.interlockBuf.l_fsm_state_i_1__85/O
                         net (fo=1, routed)           0.000    -0.254    ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.buf_n_1
    SLICE_X99Y100        FDRE                                         f  ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.l_fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.823    -0.634    ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/clk_out1
    SLICE_X99Y100        FDRE                                         r  ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.l_fsm_state_reg/C
                         clock pessimism              0.226    -0.409    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.075    -0.334    ahir_inst/testConfigure_instance/data_path.type_cast_298_inst_block.type_cast_298_inst/NoFlowThrough.interlockBuf.l_fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.118ns (39.788%)  route 0.179ns (60.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.588    -0.616    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X82Y131        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.118    -0.498 r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/Q
                         net (fo=1, routed)           0.179    -0.319    uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[19]
    SLICE_X78Y130        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.800    -0.657    uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X78Y130        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]/C
                         clock pessimism              0.226    -0.432    
    SLICE_X78Y130        FDRE (Hold_fdre_C_D)         0.032    -0.400    uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.118ns (39.788%)  route 0.179ns (60.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.588    -0.616    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X82Y131        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.118    -0.498 f  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]/Q
                         net (fo=1, routed)           0.179    -0.319    uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[19]
    SLICE_X78Y130        FDRE                                         f  uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.800    -0.657    uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X78Y130        FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]/C
                         clock pessimism              0.226    -0.432    
    SLICE_X78Y130        FDRE (Hold_fdre_C_D)         0.032    -0.400    uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.930%)  route 0.164ns (62.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.644    -0.560    ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/TstampGen.Tsb.tsc/clk_out1
    SLICE_X76Y99         FDRE                                         r  ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[17]/Q
                         net (fo=3, routed)           0.164    -0.296    ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[17]
    SLICE_X77Y100        FDRE                                         r  ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.812    -0.645    ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X77Y100        FDRE                                         r  ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]/C
                         clock pessimism              0.226    -0.420    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.041    -0.379    ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.930%)  route 0.164ns (62.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.644    -0.560    ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/TstampGen.Tsb.tsc/clk_out1
    SLICE_X76Y99         FDRE                                         r  ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.460 f  ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/TstampGen.Tsb.tsc/counter_sig_reg[17]/Q
                         net (fo=3, routed)           0.164    -0.296    ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[17]
    SLICE_X77Y100        FDRE                                         f  ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, routed)       0.812    -0.645    ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X77Y100        FDRE                                         r  ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]/C
                         clock pessimism              0.226    -0.420    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.041    -0.379    ahir_inst/convTransposeC_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         12.500      9.728      DSP48_X3Y37      ahir_inst/convTransposeB_instance/data_path.type_cast_1907_inst_block.type_cast_1907_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X94Y87     ahir_inst/MemorySpace_memory_space_6/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X94Y85     ahir_inst/MemorySpace_memory_space_6/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKFBIN



