[2025-09-17 08:37:13] START suite=qualcomm_srv trace=srv205_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv205_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2528433 heartbeat IPC: 3.955 cumulative IPC: 3.955 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5020612 heartbeat IPC: 4.013 cumulative IPC: 3.984 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5020612 cumulative IPC: 3.984 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5020612 cumulative IPC: 3.984 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 7927685 heartbeat IPC: 3.44 cumulative IPC: 3.44 (Simulation time: 00 hr 01 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv205_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000006 cycles: 10910174 heartbeat IPC: 3.353 cumulative IPC: 3.396 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 13830059 heartbeat IPC: 3.425 cumulative IPC: 3.405 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 16749984 heartbeat IPC: 3.425 cumulative IPC: 3.41 (Simulation time: 00 hr 03 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv205_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000010 cycles: 19679104 heartbeat IPC: 3.414 cumulative IPC: 3.411 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 22598978 heartbeat IPC: 3.425 cumulative IPC: 3.413 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 25518862 heartbeat IPC: 3.425 cumulative IPC: 3.415 (Simulation time: 00 hr 05 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv205_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 28446761 heartbeat IPC: 3.415 cumulative IPC: 3.415 (Simulation time: 00 hr 06 min 35 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 31366628 heartbeat IPC: 3.425 cumulative IPC: 3.416 (Simulation time: 00 hr 07 min 17 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 29265970 cumulative IPC: 3.417 (Simulation time: 00 hr 07 min 59 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 29265970 cumulative IPC: 3.417 (Simulation time: 00 hr 07 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv205_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.417 instructions: 100000002 cycles: 29265970
CPU 0 Branch Prediction Accuracy: 98.69% MPKI: 1.659 Average ROB Occupancy at Mispredict: 148.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00024
BRANCH_INDIRECT: 2e-05
BRANCH_CONDITIONAL: 0.9979
BRANCH_DIRECT_CALL: 0.00065
BRANCH_INDIRECT_CALL: 0.6591
BRANCH_RETURN: 0.00058


====Backend Stall Breakdown====
ROB_STALL: 440
LQ_STALL: 0
SQ_STALL: 1482131


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 4.0366974

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 440

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 109

cpu0->cpu0_STLB TOTAL        ACCESS:     231588 HIT:     231531 MISS:         57 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     231588 HIT:     231531 MISS:         57 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 636.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       6074 HIT:       5665 MISS:        409 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       4638 HIT:       4363 MISS:        275 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        319 HIT:        292 MISS:         27 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       1009 HIT:       1009 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        108 HIT:          1 MISS:        107 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 112 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15019156 HIT:   15014904 MISS:       4252 MSHR_MERGE:       1255
cpu0->cpu0_L1I LOAD         ACCESS:   15019156 HIT:   15014904 MISS:       4252 MSHR_MERGE:       1255
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27978182 HIT:   27975166 MISS:       3016 MSHR_MERGE:        948
cpu0->cpu0_L1D LOAD         ACCESS:    9756373 HIT:    9754317 MISS:       2056 MSHR_MERGE:        415
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   18221688 HIT:   18220837 MISS:        851 MSHR_MERGE:        532
cpu0->cpu0_L1D TRANSLATION  ACCESS:        121 HIT:         12 MISS:        109 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12167650 HIT:   12166614 MISS:       1036 MSHR_MERGE:        561
cpu0->cpu0_ITLB LOAD         ACCESS:   12167650 HIT:   12166614 MISS:       1036 MSHR_MERGE:        561
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 39.19 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24896796 HIT:   24463842 MISS:     432954 MSHR_MERGE:     201842
cpu0->cpu0_DTLB LOAD         ACCESS:   24896796 HIT:   24463842 MISS:     432954 MSHR_MERGE:     201842
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->LLC TOTAL        ACCESS:        409 HIT:          2 MISS:        407 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:        275 HIT:          2 MISS:        273 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         27 HIT:          0 MISS:         27 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        107 HIT:          0 MISS:        107 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.91 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:        406
  AVG DBUS CONGESTED CYCLE: 2.968
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2439

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       296655          390            0            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            5
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0           54

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                171           13          610            0           11
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0           18
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0           47
[2025-09-17 08:45:13] END   suite=qualcomm_srv trace=srv205_ap (rc=0)
