vendor_name = ModelSim
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/ControllerAcc.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/register18.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/register.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/mux2to1.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/exponential.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Counter.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Controller.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/adder.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.qip
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.qip
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/file.mif
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/scfifo_pj21.tdf
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_fefifo_n4e.tdf
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/cntr_ao7.tdf
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ahm1.tdf
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/cntr_unb.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/mult_7dt.tdf
design_name = Accelerator
instance = comp, \done~output , done~output, Accelerator, 1
instance = comp, \out[17]~output , out[17]~output, Accelerator, 1
instance = comp, \out[16]~output , out[16]~output, Accelerator, 1
instance = comp, \out[15]~output , out[15]~output, Accelerator, 1
instance = comp, \out[14]~output , out[14]~output, Accelerator, 1
instance = comp, \out[13]~output , out[13]~output, Accelerator, 1
instance = comp, \out[12]~output , out[12]~output, Accelerator, 1
instance = comp, \out[11]~output , out[11]~output, Accelerator, 1
instance = comp, \out[10]~output , out[10]~output, Accelerator, 1
instance = comp, \out[9]~output , out[9]~output, Accelerator, 1
instance = comp, \out[8]~output , out[8]~output, Accelerator, 1
instance = comp, \out[7]~output , out[7]~output, Accelerator, 1
instance = comp, \out[6]~output , out[6]~output, Accelerator, 1
instance = comp, \out[5]~output , out[5]~output, Accelerator, 1
instance = comp, \out[4]~output , out[4]~output, Accelerator, 1
instance = comp, \out[3]~output , out[3]~output, Accelerator, 1
instance = comp, \out[2]~output , out[2]~output, Accelerator, 1
instance = comp, \out[1]~output , out[1]~output, Accelerator, 1
instance = comp, \out[0]~output , out[0]~output, Accelerator, 1
instance = comp, \clk~input , clk~input, Accelerator, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, Accelerator, 1
instance = comp, \read~input , read~input, Accelerator, 1
instance = comp, \start~input , start~input, Accelerator, 1
instance = comp, \cntrl|Selector0~0 , cntrl|Selector0~0, Accelerator, 1
instance = comp, \rst~input , rst~input, Accelerator, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, Accelerator, 1
instance = comp, \cntrl|ps.Idle , cntrl|ps.Idle, Accelerator, 1
instance = comp, \cntrl|ns.Wait~0 , cntrl|ns.Wait~0, Accelerator, 1
instance = comp, \cntrl|ps.Wait , cntrl|ps.Wait, Accelerator, 1
instance = comp, \cntrl|counter~0 , cntrl|counter~0, Accelerator, 1
instance = comp, \exp|control|ps.Idle~0 , exp|control|ps.Idle~0, Accelerator, 1
instance = comp, \exp|control|Selector0~0 , exp|control|Selector0~0, Accelerator, 1
instance = comp, \exp|control|ps.Idle , exp|control|ps.Idle, Accelerator, 1
instance = comp, \exp|dP|count|out~1 , exp|dP|count|out~1, Accelerator, 1
instance = comp, \exp|control|ns.Initialization~0 , exp|control|ns.Initialization~0, Accelerator, 1
instance = comp, \exp|control|ps.Initialization , exp|control|ps.Initialization, Accelerator, 1
instance = comp, \exp|control|ps.Begin~feeder , exp|control|ps.Begin~feeder, Accelerator, 1
instance = comp, \exp|control|ps.Begin , exp|control|ps.Begin, Accelerator, 1
instance = comp, \exp|control|Selector1~0 , exp|control|Selector1~0, Accelerator, 1
instance = comp, \exp|control|ps.Mult1 , exp|control|ps.Mult1, Accelerator, 1
instance = comp, \exp|control|ps.Mult2 , exp|control|ps.Mult2, Accelerator, 1
instance = comp, \exp|control|ps.Add , exp|control|ps.Add, Accelerator, 1
instance = comp, \exp|dP|count|out[0]~0 , exp|dP|count|out[0]~0, Accelerator, 1
instance = comp, \exp|dP|count|out[0] , exp|dP|count|out[0], Accelerator, 1
instance = comp, \exp|dP|count|out~2 , exp|dP|count|out~2, Accelerator, 1
instance = comp, \exp|dP|count|out[1] , exp|dP|count|out[1], Accelerator, 1
instance = comp, \exp|dP|count|Add0~1 , exp|dP|count|Add0~1, Accelerator, 1
instance = comp, \exp|dP|count|out[2] , exp|dP|count|out[2], Accelerator, 1
instance = comp, \exp|dP|count|Add0~0 , exp|dP|count|Add0~0, Accelerator, 1
instance = comp, \exp|dP|count|out[3]~feeder , exp|dP|count|out[3]~feeder, Accelerator, 1
instance = comp, \exp|dP|count|out[3] , exp|dP|count|out[3], Accelerator, 1
instance = comp, \exp|control|ns.setdone~0 , exp|control|ns.setdone~0, Accelerator, 1
instance = comp, \exp|control|ps.setdone , exp|control|ps.setdone, Accelerator, 1
instance = comp, \cntrl|ns.CountRom~0 , cntrl|ns.CountRom~0, Accelerator, 1
instance = comp, \cntrl|ps.CountRom , cntrl|ps.CountRom, Accelerator, 1
instance = comp, \cntrl|counter[2]~1 , cntrl|counter[2]~1, Accelerator, 1
instance = comp, \cntrl|counter[0] , cntrl|counter[0], Accelerator, 1
instance = comp, \cntrl|counter~2 , cntrl|counter~2, Accelerator, 1
instance = comp, \cntrl|counter[1] , cntrl|counter[1], Accelerator, 1
instance = comp, \cntrl|counter~3 , cntrl|counter~3, Accelerator, 1
instance = comp, \cntrl|counter[2] , cntrl|counter[2], Accelerator, 1
instance = comp, \cntrl|Selector1~0 , cntrl|Selector1~0, Accelerator, 1
instance = comp, \cntrl|Selector1~1 , cntrl|Selector1~1, Accelerator, 1
instance = comp, \cntrl|ps.EngStart , cntrl|ps.EngStart, Accelerator, 1
instance = comp, \cntrl|ps.EngDone , cntrl|ps.EngDone, Accelerator, 1
instance = comp, \cntrl|Selector4~1 , cntrl|Selector4~1, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~2 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~2, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|valid_wreq , fifo|scfifo_component|auto_generated|dpfifo|valid_wreq, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, Accelerator, 1
instance = comp, \cntrl|Selector4~0 , cntrl|Selector4~0, Accelerator, 1
instance = comp, \cntrl|ps.Final , cntrl|ps.Final, Accelerator, 1
instance = comp, \cntrl|Selector3~0 , cntrl|Selector3~0, Accelerator, 1
instance = comp, \cntrl|ns.WriteDone~0 , cntrl|ns.WriteDone~0, Accelerator, 1
instance = comp, \cntrl|ps.WriteDone , cntrl|ps.WriteDone, Accelerator, 1
instance = comp, \cntrl|Selector3~1 , cntrl|Selector3~1, Accelerator, 1
instance = comp, \cntrl|ps.ReadFIFO , cntrl|ps.ReadFIFO, Accelerator, 1
instance = comp, \cntrl|WideOr5~0 , cntrl|WideOr5~0, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|valid_rreq , fifo|scfifo_component|auto_generated|dpfifo|valid_rreq, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[9]~1 , exp|dP|rtemp|r_out[9]~1, Accelerator, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a0 , rom|altsyncram_component|auto_generated|ram_block1a0, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~0 , exp|dP|regx|r_out~0, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[6]~1 , exp|dP|regx|r_out[6]~1, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[0] , exp|dP|regx|r_out[0], Accelerator, 1
instance = comp, \exp|dP|lut|Mux9~0 , exp|dP|lut|Mux9~0, Accelerator, 1
instance = comp, \exp|dP|count|out[3]~clkctrl , exp|dP|count|out[3]~clkctrl, Accelerator, 1
instance = comp, \exp|dP|lut|datat[0] , exp|dP|lut|datat[0], Accelerator, 1
instance = comp, \exp|dP|mux|y[0]~0 , exp|dP|mux|y[0]~0, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~2 , exp|dP|regx|r_out~2, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[1] , exp|dP|regx|r_out[1], Accelerator, 1
instance = comp, \exp|dP|lut|Mux0~0 , exp|dP|lut|Mux0~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[1] , exp|dP|lut|datat[1], Accelerator, 1
instance = comp, \exp|dP|mux|y[1]~1 , exp|dP|mux|y[1]~1, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~3 , exp|dP|regx|r_out~3, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[2] , exp|dP|regx|r_out[2], Accelerator, 1
instance = comp, \exp|dP|lut|Mux3~0 , exp|dP|lut|Mux3~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[2] , exp|dP|lut|datat[2], Accelerator, 1
instance = comp, \exp|dP|mux|y[2]~2 , exp|dP|mux|y[2]~2, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~4 , exp|dP|regx|r_out~4, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[3] , exp|dP|regx|r_out[3], Accelerator, 1
instance = comp, \exp|dP|lut|Mux8~0 , exp|dP|lut|Mux8~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[3] , exp|dP|lut|datat[3], Accelerator, 1
instance = comp, \exp|dP|mux|y[3]~3 , exp|dP|mux|y[3]~3, Accelerator, 1
instance = comp, \exp|dP|lut|datat[4] , exp|dP|lut|datat[4], Accelerator, 1
instance = comp, \exp|dP|regx|r_out~5 , exp|dP|regx|r_out~5, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[4] , exp|dP|regx|r_out[4], Accelerator, 1
instance = comp, \exp|dP|mux|y[4]~4 , exp|dP|mux|y[4]~4, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~6 , exp|dP|regx|r_out~6, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[5] , exp|dP|regx|r_out[5], Accelerator, 1
instance = comp, \exp|dP|lut|Mux6~0 , exp|dP|lut|Mux6~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[5] , exp|dP|lut|datat[5], Accelerator, 1
instance = comp, \exp|dP|mux|y[5]~5 , exp|dP|mux|y[5]~5, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~7 , exp|dP|regx|r_out~7, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[6] , exp|dP|regx|r_out[6], Accelerator, 1
instance = comp, \exp|dP|mux|y[6]~6 , exp|dP|mux|y[6]~6, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~8 , exp|dP|regx|r_out~8, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[7] , exp|dP|regx|r_out[7], Accelerator, 1
instance = comp, \exp|dP|lut|Mux5~0 , exp|dP|lut|Mux5~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[7] , exp|dP|lut|datat[7], Accelerator, 1
instance = comp, \exp|dP|mux|y[7]~7 , exp|dP|mux|y[7]~7, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~9 , exp|dP|regx|r_out~9, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[8] , exp|dP|regx|r_out[8], Accelerator, 1
instance = comp, \exp|dP|mux|y[8]~8 , exp|dP|mux|y[8]~8, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~10 , exp|dP|regx|r_out~10, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[9] , exp|dP|regx|r_out[9], Accelerator, 1
instance = comp, \exp|dP|mux|y[9]~9 , exp|dP|mux|y[9]~9, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~11 , exp|dP|regx|r_out~11, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[10] , exp|dP|regx|r_out[10], Accelerator, 1
instance = comp, \exp|dP|lut|Mux7~0 , exp|dP|lut|Mux7~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[10] , exp|dP|lut|datat[10], Accelerator, 1
instance = comp, \exp|dP|mux|y[10]~10 , exp|dP|mux|y[10]~10, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~12 , exp|dP|regx|r_out~12, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[11] , exp|dP|regx|r_out[11], Accelerator, 1
instance = comp, \exp|dP|mux|y[11]~11 , exp|dP|mux|y[11]~11, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~13 , exp|dP|regx|r_out~13, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[12] , exp|dP|regx|r_out[12], Accelerator, 1
instance = comp, \exp|dP|mux|y[12]~12 , exp|dP|mux|y[12]~12, Accelerator, 1
instance = comp, \exp|dP|lut|Mux10~0 , exp|dP|lut|Mux10~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[13] , exp|dP|lut|datat[13], Accelerator, 1
instance = comp, \exp|dP|regx|r_out~14 , exp|dP|regx|r_out~14, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[13] , exp|dP|regx|r_out[13], Accelerator, 1
instance = comp, \exp|dP|mux|y[13]~13 , exp|dP|mux|y[13]~13, Accelerator, 1
instance = comp, \exp|dP|lut|Mux11~0 , exp|dP|lut|Mux11~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[14] , exp|dP|lut|datat[14], Accelerator, 1
instance = comp, \exp|dP|regx|r_out~15 , exp|dP|regx|r_out~15, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[14] , exp|dP|regx|r_out[14], Accelerator, 1
instance = comp, \exp|dP|mux|y[14]~14 , exp|dP|mux|y[14]~14, Accelerator, 1
instance = comp, \exp|dP|regx|r_out~16 , exp|dP|regx|r_out~16, Accelerator, 1
instance = comp, \exp|dP|regx|r_out[15] , exp|dP|regx|r_out[15], Accelerator, 1
instance = comp, \exp|dP|lut|Mux13~0 , exp|dP|lut|Mux13~0, Accelerator, 1
instance = comp, \exp|dP|lut|datat[15] , exp|dP|lut|datat[15], Accelerator, 1
instance = comp, \exp|dP|mux|y[15]~15 , exp|dP|mux|y[15]~15, Accelerator, 1
instance = comp, \exp|dP|mult|Mult0|auto_generated|mac_mult1 , exp|dP|mult|Mult0|auto_generated|mac_mult1, Accelerator, 1
instance = comp, \exp|dP|mult|Mult0|auto_generated|mac_out2 , exp|dP|mult|Mult0|auto_generated|mac_out2, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~0 , exp|dP|rtemp|r_out~0, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~2 , exp|dP|rtemp|r_out~2, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~3 , exp|dP|rtemp|r_out~3, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~4 , exp|dP|rtemp|r_out~4, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~5 , exp|dP|rtemp|r_out~5, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~6 , exp|dP|rtemp|r_out~6, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~7 , exp|dP|rtemp|r_out~7, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~8 , exp|dP|rtemp|r_out~8, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~9 , exp|dP|rtemp|r_out~9, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~10 , exp|dP|rtemp|r_out~10, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~11 , exp|dP|rtemp|r_out~11, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~12 , exp|dP|rtemp|r_out~12, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~13 , exp|dP|rtemp|r_out~13, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~14 , exp|dP|rtemp|r_out~14, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~15 , exp|dP|rtemp|r_out~15, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out~16 , exp|dP|rtemp|r_out~16, Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[0]~_Duplicate_1 , exp|dP|rtemp|r_out[0]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[0]~18 , exp|dP|rres|r_out[0]~18, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[13]~54 , exp|dP|rres|r_out[13]~54, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[0] , exp|dP|rres|r_out[0], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[1]~_Duplicate_1 , exp|dP|rtemp|r_out[1]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[1]~20 , exp|dP|rres|r_out[1]~20, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[1] , exp|dP|rres|r_out[1], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[2]~_Duplicate_1 , exp|dP|rtemp|r_out[2]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[2]~22 , exp|dP|rres|r_out[2]~22, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[2] , exp|dP|rres|r_out[2], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[3]~_Duplicate_1 , exp|dP|rtemp|r_out[3]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[3]~24 , exp|dP|rres|r_out[3]~24, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[3] , exp|dP|rres|r_out[3], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[4]~_Duplicate_1 , exp|dP|rtemp|r_out[4]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[4]~26 , exp|dP|rres|r_out[4]~26, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[4] , exp|dP|rres|r_out[4], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[5]~_Duplicate_1 , exp|dP|rtemp|r_out[5]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[5]~28 , exp|dP|rres|r_out[5]~28, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[5] , exp|dP|rres|r_out[5], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[6]~_Duplicate_1 , exp|dP|rtemp|r_out[6]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[6]~30 , exp|dP|rres|r_out[6]~30, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[6] , exp|dP|rres|r_out[6], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[7]~_Duplicate_1 , exp|dP|rtemp|r_out[7]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[7]~32 , exp|dP|rres|r_out[7]~32, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[7] , exp|dP|rres|r_out[7], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[8]~_Duplicate_1 , exp|dP|rtemp|r_out[8]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[8]~34 , exp|dP|rres|r_out[8]~34, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[8] , exp|dP|rres|r_out[8], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[9]~_Duplicate_1 , exp|dP|rtemp|r_out[9]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[9]~36 , exp|dP|rres|r_out[9]~36, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[9] , exp|dP|rres|r_out[9], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[10]~_Duplicate_1 , exp|dP|rtemp|r_out[10]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[10]~38 , exp|dP|rres|r_out[10]~38, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[10] , exp|dP|rres|r_out[10], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[11]~_Duplicate_1 , exp|dP|rtemp|r_out[11]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[11]~40 , exp|dP|rres|r_out[11]~40, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[11] , exp|dP|rres|r_out[11], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[12]~_Duplicate_1 , exp|dP|rtemp|r_out[12]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[12]~42 , exp|dP|rres|r_out[12]~42, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[12] , exp|dP|rres|r_out[12], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[13]~_Duplicate_1 , exp|dP|rtemp|r_out[13]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[13]~44 , exp|dP|rres|r_out[13]~44, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[13] , exp|dP|rres|r_out[13], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[14]~_Duplicate_1 , exp|dP|rtemp|r_out[14]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[14]~46 , exp|dP|rres|r_out[14]~46, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[14] , exp|dP|rres|r_out[14], Accelerator, 1
instance = comp, \exp|dP|rtemp|r_out[15]~_Duplicate_1 , exp|dP|rtemp|r_out[15]~_Duplicate_1, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[15]~48 , exp|dP|rres|r_out[15]~48, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[15] , exp|dP|rres|r_out[15], Accelerator, 1
instance = comp, \exp|dP|rres|r_out[16]~50 , exp|dP|rres|r_out[16]~50, Accelerator, 1
instance = comp, \~GND , ~GND, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[16] , exp|dP|rres|r_out[16], Accelerator, 1
instance = comp, \exp|dP|rres|r_out[17]~52 , exp|dP|rres|r_out[17]~52, Accelerator, 1
instance = comp, \exp|dP|rres|r_out[17] , exp|dP|rres|r_out[17], Accelerator, 1
instance = comp, \fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 , fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, Accelerator, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
