.. 
   Input file: docs/IP_REFERENCES/SOC_EVENT_GENERATOR_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |                   Name                    |Offset|Width|                                 Description                                  |
    +===========================================+======+=====+==============================================================================+
    |:ref:`SW_EVENT<soc_eu__SW_EVENT>`          |0x0   |   32|SoC software events trigger command register                                  |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_0<soc_eu__FC_MASK_0>`        |0x4   |   32|FC event unit event dispatch mask configuration register for events 0 to 31   |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_1<soc_eu__FC_MASK_1>`        |0x8   |   32|FC event unit event dispatch mask configuration register for events 32 to 63  |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_2<soc_eu__FC_MASK_2>`        |0xC   |   32|FC event unit event dispatch mask configuration register for events 64 to 95  |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_3<soc_eu__FC_MASK_3>`        |0x10  |   32|FC event unit event dispatch mask configuration register for events 96 to 127 |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_4<soc_eu__FC_MASK_4>`        |0x14  |   32|FC event unit event dispatch mask configuration register for events 128 to 159|
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_5<soc_eu__FC_MASK_5>`        |0x18  |   32|FC event unit event dispatch mask configuration register for events 160 to 191|
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_6<soc_eu__FC_MASK_6>`        |0x1C  |   32|FC event unit event dispatch mask configuration register for events 192 to 223|
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_7<soc_eu__FC_MASK_7>`        |0x20  |   32|FC event unit event dispatch mask configuration register for events 224 to 255|
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`CL_MASK_0<soc_eu__CL_MASK_0>`        |0x24  |   32|Cluster event dispatch mask configuration register for events 0 to 31         |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`CL_MASK_1<soc_eu__CL_MASK_1>`        |0x28  |   32|Cluster event dispatch mask configuration register for events 32 to 63        |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`CL_MASK_2<soc_eu__CL_MASK_2>`        |0x2C  |   32|Cluster event dispatch mask configuration register for events 64 to 95        |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`CL_MASK_3<soc_eu__CL_MASK_3>`        |0x30  |   32|Cluster event dispatch mask configuration register for events 96 to 127       |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`CL_MASK_4<soc_eu__CL_MASK_4>`        |0x34  |   32|Cluster event dispatch mask configuration register for events 128 to 159      |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`CL_MASK_5<soc_eu__CL_MASK_5>`        |0x38  |   32|Cluster event dispatch mask configuration register for events 160 to 191      |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`CL_MASK_6<soc_eu__CL_MASK_6>`        |0x3C  |   32|Cluster event dispatch mask configuration register for events 192 to 223      |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`CL_MASK_7<soc_eu__CL_MASK_7>`        |0x40  |   32|Cluster event dispatch mask configuration register for events 224 to 255      |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`PR_MASK_0<soc_eu__PR_MASK_0>`        |0x44  |   32|uDMA event dispatch mask configuration register for events 0 to 31            |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`PR_MASK_1<soc_eu__PR_MASK_1>`        |0x48  |   32|uDMA event dispatch mask configuration register for events 32 to 63           |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`PR_MASK_2<soc_eu__PR_MASK_2>`        |0x4C  |   32|uDMA event dispatch mask configuration register for events 64 to 95           |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`PR_MASK_3<soc_eu__PR_MASK_3>`        |0x50  |   32|uDMA event dispatch mask configuration register for events 96 to 127          |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`PR_MASK_4<soc_eu__PR_MASK_4>`        |0x54  |   32|uDMA event dispatch mask configuration register for events 128 to 159         |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`PR_MASK_5<soc_eu__PR_MASK_5>`        |0x58  |   32|uDMA event dispatch mask configuration register for events 160 to 191         |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`PR_MASK_6<soc_eu__PR_MASK_6>`        |0x5C  |   32|uDMA event dispatch mask configuration register for events 192 to 223         |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`PR_MASK_7<soc_eu__PR_MASK_7>`        |0x60  |   32|uDMA event dispatch mask configuration register for events 224 to 255         |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`ERR_0<soc_eu__ERR_0>`                |0x64  |   32|Event queue overflow status register for events 0 to 31                       |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`ERR_1<soc_eu__ERR_1>`                |0x68  |   32|Event queue overflow status register for events 32 to 63                      |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`ERR_2<soc_eu__ERR_2>`                |0x6C  |   32|Event queue overflow status register for events 64 to 95                      |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`ERR_3<soc_eu__ERR_3>`                |0x70  |   32|Event queue overflow status register for events 96 to 127                     |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`ERR_4<soc_eu__ERR_4>`                |0x74  |   32|Event queue overflow status register for events 128 to 159                    |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`ERR_5<soc_eu__ERR_5>`                |0x78  |   32|Event queue overflow status register for events 160 to 191                    |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`ERR_6<soc_eu__ERR_6>`                |0x7C  |   32|Event queue overflow status register for events 192 to 223                    |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`ERR_7<soc_eu__ERR_7>`                |0x80  |   32|Event queue overflow status register for events 224 to 255                    |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`TIMER1_SEL_HI<soc_eu__TIMER1_SEL_HI>`|0x84  |   32|FC High Timer1 source event configuration register                            |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`TIMER1_SEL_LO<soc_eu__TIMER1_SEL_LO>`|0x88  |   32|FC Low Timer1 source event configuration register                             |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`TIMER2_SEL_HI<soc_eu__TIMER2_SEL_HI>`|0x8C  |   32|FC High Timer2 source event configuration register                            |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`TIMER2_SEL_LO<soc_eu__TIMER2_SEL_LO>`|0x90  |   32|FC Low Timer2 source event configuration register                             |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_SET<soc_eu__FC_MASK_SET>`    |0x94  |   32|Set the the FC mask of the specified event to 1                               |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+
    |:ref:`FC_MASK_CLR<soc_eu__FC_MASK_CLR>`    |0x98  |   32|Set the the FC mask of the specified event to 0                               |
    +-------------------------------------------+------+-----+------------------------------------------------------------------------------+

.. _soc_eu__SW_EVENT:

SW_EVENT
""""""""

SoC software events trigger command register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-----------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                                                      Description                                                      |
    +=====+===+=====+=====+=======================================================================================================================+
    |7:0  |W  |EVENT|0x0  |Writing a one-hot value (bit *i*=1) into EVENT bitfield triggers SoC software event *i*. 8 software events are provided|
    +-----+---+-----+-----+-----------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_0:

FC_MASK_0
"""""""""

FC event unit event dispatch mask configuration register for events 0 to 31

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                        Description                                                                                                        |
    +=====+===+====+==========+===========================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to FC event unit: setting bit *i* to 1 disables dispatching corresponding event to FC event unit; setting bit *i* to 0 enables dispatching corresponding event to FC event unit|
    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_1:

FC_MASK_1
"""""""""

FC event unit event dispatch mask configuration register for events 32 to 63

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                        Description                                                                                                        |
    +=====+===+====+==========+===========================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to FC event unit: setting bit *i* to 1 disables dispatching corresponding event to FC event unit; setting bit *i* to 0 enables dispatching corresponding event to FC event unit|
    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_2:

FC_MASK_2
"""""""""

FC event unit event dispatch mask configuration register for events 64 to 95

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                        Description                                                                                                        |
    +=====+===+====+==========+===========================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to FC event unit: setting bit *i* to 1 disables dispatching corresponding event to FC event unit; setting bit *i* to 0 enables dispatching corresponding event to FC event unit|
    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_3:

FC_MASK_3
"""""""""

FC event unit event dispatch mask configuration register for events 96 to 127

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                        Description                                                                                                        |
    +=====+===+====+==========+===========================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to FC event unit: setting bit *i* to 1 disables dispatching corresponding event to FC event unit; setting bit *i* to 0 enables dispatching corresponding event to FC event unit|
    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_4:

FC_MASK_4
"""""""""

FC event unit event dispatch mask configuration register for events 128 to 159

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                        Description                                                                                                        |
    +=====+===+====+==========+===========================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to FC event unit: setting bit *i* to 1 disables dispatching corresponding event to FC event unit; setting bit *i* to 0 enables dispatching corresponding event to FC event unit|
    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_5:

FC_MASK_5
"""""""""

FC event unit event dispatch mask configuration register for events 160 to 191

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                        Description                                                                                                        |
    +=====+===+====+==========+===========================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to FC event unit: setting bit *i* to 1 disables dispatching corresponding event to FC event unit; setting bit *i* to 0 enables dispatching corresponding event to FC event unit|
    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_6:

FC_MASK_6
"""""""""

FC event unit event dispatch mask configuration register for events 192 to 223

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                        Description                                                                                                        |
    +=====+===+====+==========+===========================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to FC event unit: setting bit *i* to 1 disables dispatching corresponding event to FC event unit; setting bit *i* to 0 enables dispatching corresponding event to FC event unit|
    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_7:

FC_MASK_7
"""""""""

FC event unit event dispatch mask configuration register for events 224 to 255

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                        Description                                                                                                        |
    +=====+===+====+==========+===========================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to FC event unit: setting bit *i* to 1 disables dispatching corresponding event to FC event unit; setting bit *i* to 0 enables dispatching corresponding event to FC event unit|
    +-----+---+----+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__CL_MASK_0:

CL_MASK_0
"""""""""

Cluster event dispatch mask configuration register for events 0 to 31

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                               Description                                                                                                                |
    +=====+===+====+==========+==========================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to Cluster event unit: setting bit *i* to 1 disables dispatching corresponding event to Cluster event unit; setting bit *i* to 0 enables dispatching corresponding event to Cluster event unit|
    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__CL_MASK_1:

CL_MASK_1
"""""""""

Cluster event dispatch mask configuration register for events 32 to 63

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                               Description                                                                                                                |
    +=====+===+====+==========+==========================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to Cluster event unit: setting bit *i* to 1 disables dispatching corresponding event to Cluster event unit; setting bit *i* to 0 enables dispatching corresponding event to Cluster event unit|
    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__CL_MASK_2:

CL_MASK_2
"""""""""

Cluster event dispatch mask configuration register for events 64 to 95

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                               Description                                                                                                                |
    +=====+===+====+==========+==========================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to Cluster event unit: setting bit *i* to 1 disables dispatching corresponding event to Cluster event unit; setting bit *i* to 0 enables dispatching corresponding event to Cluster event unit|
    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__CL_MASK_3:

CL_MASK_3
"""""""""

Cluster event dispatch mask configuration register for events 96 to 127

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                               Description                                                                                                                |
    +=====+===+====+==========+==========================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to Cluster event unit: setting bit *i* to 1 disables dispatching corresponding event to Cluster event unit; setting bit *i* to 0 enables dispatching corresponding event to Cluster event unit|
    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__CL_MASK_4:

CL_MASK_4
"""""""""

Cluster event dispatch mask configuration register for events 128 to 159

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                               Description                                                                                                                |
    +=====+===+====+==========+==========================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to Cluster event unit: setting bit *i* to 1 disables dispatching corresponding event to Cluster event unit; setting bit *i* to 0 enables dispatching corresponding event to Cluster event unit|
    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__CL_MASK_5:

CL_MASK_5
"""""""""

Cluster event dispatch mask configuration register for events 160 to 191

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                               Description                                                                                                                |
    +=====+===+====+==========+==========================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to Cluster event unit: setting bit *i* to 1 disables dispatching corresponding event to Cluster event unit; setting bit *i* to 0 enables dispatching corresponding event to Cluster event unit|
    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__CL_MASK_6:

CL_MASK_6
"""""""""

Cluster event dispatch mask configuration register for events 192 to 223

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                               Description                                                                                                                |
    +=====+===+====+==========+==========================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to Cluster event unit: setting bit *i* to 1 disables dispatching corresponding event to Cluster event unit; setting bit *i* to 0 enables dispatching corresponding event to Cluster event unit|
    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__CL_MASK_7:

CL_MASK_7
"""""""""

Cluster event dispatch mask configuration register for events 224 to 255

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                               Description                                                                                                                |
    +=====+===+====+==========+==========================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to Cluster event unit: setting bit *i* to 1 disables dispatching corresponding event to Cluster event unit; setting bit *i* to 0 enables dispatching corresponding event to Cluster event unit|
    +-----+---+----+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__PR_MASK_0:

PR_MASK_0
"""""""""

uDMA event dispatch mask configuration register for events 0 to 31

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                 Description                                                                                                 |
    +=====+===+====+==========+=============================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to uDMA peripherals: setting bit *i* to 1 disables dispatching corresponding event to  uDMA; setting bit *i* to 0 enables dispatching corresponding event to uDMA|
    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__PR_MASK_1:

PR_MASK_1
"""""""""

uDMA event dispatch mask configuration register for events 32 to 63

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                 Description                                                                                                 |
    +=====+===+====+==========+=============================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to uDMA peripherals: setting bit *i* to 1 disables dispatching corresponding event to  uDMA; setting bit *i* to 0 enables dispatching corresponding event to uDMA|
    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__PR_MASK_2:

PR_MASK_2
"""""""""

uDMA event dispatch mask configuration register for events 64 to 95

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                 Description                                                                                                 |
    +=====+===+====+==========+=============================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to uDMA peripherals: setting bit *i* to 1 disables dispatching corresponding event to  uDMA; setting bit *i* to 0 enables dispatching corresponding event to uDMA|
    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__PR_MASK_3:

PR_MASK_3
"""""""""

uDMA event dispatch mask configuration register for events 96 to 127

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                 Description                                                                                                 |
    +=====+===+====+==========+=============================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to uDMA peripherals: setting bit *i* to 1 disables dispatching corresponding event to  uDMA; setting bit *i* to 0 enables dispatching corresponding event to uDMA|
    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__PR_MASK_4:

PR_MASK_4
"""""""""

uDMA event dispatch mask configuration register for events 128 to 159

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                 Description                                                                                                 |
    +=====+===+====+==========+=============================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to uDMA peripherals: setting bit *i* to 1 disables dispatching corresponding event to  uDMA; setting bit *i* to 0 enables dispatching corresponding event to uDMA|
    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__PR_MASK_5:

PR_MASK_5
"""""""""

uDMA event dispatch mask configuration register for events 160 to 191

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                 Description                                                                                                 |
    +=====+===+====+==========+=============================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to uDMA peripherals: setting bit *i* to 1 disables dispatching corresponding event to  uDMA; setting bit *i* to 0 enables dispatching corresponding event to uDMA|
    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__PR_MASK_6:

PR_MASK_6
"""""""""

uDMA event dispatch mask configuration register for events 192 to 223

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                 Description                                                                                                 |
    +=====+===+====+==========+=============================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to uDMA peripherals: setting bit *i* to 1 disables dispatching corresponding event to  uDMA; setting bit *i* to 0 enables dispatching corresponding event to uDMA|
    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__PR_MASK_7:

PR_MASK_7
"""""""""

uDMA event dispatch mask configuration register for events 224 to 255

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|  Reset   |                                                                                                 Description                                                                                                 |
    +=====+===+====+==========+=============================================================================================================================================================================================================+
    |31:0 |R/W|MASK|0xFFFFFFFF|Event mask to enable/disable event dispatch to uDMA peripherals: setting bit *i* to 1 disables dispatching corresponding event to  uDMA; setting bit *i* to 0 enables dispatching corresponding event to uDMA|
    +-----+---+----+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__ERR_0:

ERR_0
"""""

Event queue overflow status register for events 0 to 31

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                         Description                                                                          |
    +=====+===+=======+=====+==============================================================================================================================================================+
    |31:0 |R/W|ERR_VAL|0x0  |Report event queues overflows: reading 1 on bit *i* means that an overflow occurred on the queue for corresponding SoC event. This field is cleared after read|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__ERR_1:

ERR_1
"""""

Event queue overflow status register for events 32 to 63

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                         Description                                                                          |
    +=====+===+=======+=====+==============================================================================================================================================================+
    |31:0 |R/W|ERR_VAL|0x0  |Report event queues overflows: reading 1 on bit *i* means that an overflow occurred on the queue for corresponding SoC event. This field is cleared after read|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__ERR_2:

ERR_2
"""""

Event queue overflow status register for events 64 to 95

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                         Description                                                                          |
    +=====+===+=======+=====+==============================================================================================================================================================+
    |31:0 |R/W|ERR_VAL|0x0  |Report event queues overflows: reading 1 on bit *i* means that an overflow occurred on the queue for corresponding SoC event. This field is cleared after read|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__ERR_3:

ERR_3
"""""

Event queue overflow status register for events 96 to 127

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                         Description                                                                          |
    +=====+===+=======+=====+==============================================================================================================================================================+
    |31:0 |R/W|ERR_VAL|0x0  |Report event queues overflows: reading 1 on bit *i* means that an overflow occurred on the queue for corresponding SoC event. This field is cleared after read|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__ERR_4:

ERR_4
"""""

Event queue overflow status register for events 128 to 159

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                         Description                                                                          |
    +=====+===+=======+=====+==============================================================================================================================================================+
    |31:0 |R/W|ERR_VAL|0x0  |Report event queues overflows: reading 1 on bit *i* means that an overflow occurred on the queue for corresponding SoC event. This field is cleared after read|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__ERR_5:

ERR_5
"""""

Event queue overflow status register for events 160 to 191

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                         Description                                                                          |
    +=====+===+=======+=====+==============================================================================================================================================================+
    |31:0 |R/W|ERR_VAL|0x0  |Report event queues overflows: reading 1 on bit *i* means that an overflow occurred on the queue for corresponding SoC event. This field is cleared after read|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__ERR_6:

ERR_6
"""""

Event queue overflow status register for events 192 to 223

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                         Description                                                                          |
    +=====+===+=======+=====+==============================================================================================================================================================+
    |31:0 |R/W|ERR_VAL|0x0  |Report event queues overflows: reading 1 on bit *i* means that an overflow occurred on the queue for corresponding SoC event. This field is cleared after read|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__ERR_7:

ERR_7
"""""

Event queue overflow status register for events 224 to 255

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                         Description                                                                          |
    +=====+===+=======+=====+==============================================================================================================================================================+
    |31:0 |R/W|ERR_VAL|0x0  |Report event queues overflows: reading 1 on bit *i* means that an overflow occurred on the queue for corresponding SoC event. This field is cleared after read|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu__TIMER1_SEL_HI:

TIMER1_SEL_HI
"""""""""""""

FC High Timer1 source event configuration register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                           Description                                            |
    +=====+===+====+=====+==================================================================================================+
    |7:0  |R/W|EVT |0x0  |Configure which SoC event generator input event is propagated to FC Timer High trigger event input|
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+
    |31   |R/W|ENA |0x0  |Write 1 to enable SoC event generator event propagation to FC Timer High trigger event input      |
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+

.. _soc_eu__TIMER1_SEL_LO:

TIMER1_SEL_LO
"""""""""""""

FC Low Timer1 source event configuration register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                           Description                                            |
    +=====+===+====+=====+==================================================================================================+
    |7:0  |R/W|EVT |0x0  |Configure which SoC event generator input event is propagated to FC Timer High trigger event input|
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+
    |31   |R/W|ENA |0x0  |Write 1 to enable SoC event generator event propagation to FC Timer High trigger event input      |
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+

.. _soc_eu__TIMER2_SEL_HI:

TIMER2_SEL_HI
"""""""""""""

FC High Timer2 source event configuration register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                           Description                                            |
    +=====+===+====+=====+==================================================================================================+
    |7:0  |R/W|EVT |0x0  |Configure which SoC event generator input event is propagated to FC Timer High trigger event input|
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+
    |31   |R/W|ENA |0x0  |Write 1 to enable SoC event generator event propagation to FC Timer High trigger event input      |
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+

.. _soc_eu__TIMER2_SEL_LO:

TIMER2_SEL_LO
"""""""""""""

FC Low Timer2 source event configuration register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                           Description                                            |
    +=====+===+====+=====+==================================================================================================+
    |7:0  |R/W|EVT |0x0  |Configure which SoC event generator input event is propagated to FC Timer High trigger event input|
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+
    |31   |R/W|ENA |0x0  |Write 1 to enable SoC event generator event propagation to FC Timer High trigger event input      |
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------+

.. _soc_eu__FC_MASK_SET:

FC_MASK_SET
"""""""""""

Set the the FC mask of the specified event to 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-----------------------------------------+
    |Bit #|R/W|Name |Reset|               Description               |
    +=====+===+=====+=====+=========================================+
    |7:0  |W  |EVENT|0x0  |Write an event ID to set its FC mask to 1|
    +-----+---+-----+-----+-----------------------------------------+

.. _soc_eu__FC_MASK_CLR:

FC_MASK_CLR
"""""""""""

Set the the FC mask of the specified event to 0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-----------------------------------------+
    |Bit #|R/W|Name |Reset|               Description               |
    +=====+===+=====+=====+=========================================+
    |7:0  |W  |EVENT|0x0  |Write an event ID to set its FC mask to 0|
    +-----+---+-----+-----+-----------------------------------------+
