Metric,Value
design__max_slew_violation__count__corner:nom_tt_025C_1v80,4
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00857958197593689
power__switching__total,0.00460637453943491
power__leakage__total,3.143501103863855e-08
power__total,0.013185988180339336
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-7.422796
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-2.734499
timing__hold__ws__corner:nom_tt_025C_1v80,-6.181619
timing__setup__ws__corner:nom_tt_025C_1v80,-10.306134
timing__hold__tns__corner:nom_tt_025C_1v80,-36.552906
timing__setup__tns__corner:nom_tt_025C_1v80,-1106.224609
timing__hold__wns__corner:nom_tt_025C_1v80,-6.181619
timing__setup__wns__corner:nom_tt_025C_1v80,-10.306134
timing__hold_vio__count__corner:nom_tt_025C_1v80,11
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,-4.338193
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,3
timing__setup_vio__count__corner:nom_tt_025C_1v80,326
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,-10.306134
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,259
design__max_slew_violation__count__corner:nom_ss_100C_1v60,7
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-14.157865
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-5.151133
timing__hold__ws__corner:nom_ss_100C_1v60,-11.64169
timing__setup__ws__corner:nom_ss_100C_1v60,-16.167837
timing__hold__tns__corner:nom_ss_100C_1v60,-71.75238
timing__setup__tns__corner:nom_ss_100C_1v60,-2900.798096
timing__hold__wns__corner:nom_ss_100C_1v60,-11.64169
timing__setup__wns__corner:nom_ss_100C_1v60,-16.167837
timing__hold_vio__count__corner:nom_ss_100C_1v60,11
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,-8.204495
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_vio__count__corner:nom_ss_100C_1v60,346
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-16.003746
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,247
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-4.789438
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-1.791193
timing__hold__ws__corner:nom_ff_n40C_1v95,-4.041962
timing__setup__ws__corner:nom_ff_n40C_1v95,-8.096202
timing__hold__tns__corner:nom_ff_n40C_1v95,-22.81424
timing__setup__tns__corner:nom_ff_n40C_1v95,-559.673096
timing__hold__wns__corner:nom_ff_n40C_1v95,-4.041962
timing__setup__wns__corner:nom_ff_n40C_1v95,-8.096202
timing__hold_vio__count__corner:nom_ff_n40C_1v95,13
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,-2.855407
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,4
timing__setup_vio__count__corner:nom_ff_n40C_1v95,268
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,-8.096202
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,224
design__max_slew_violation__count,8
design__max_fanout_violation__count,14
design__max_cap_violation__count,2
clock__skew__worst_hold,-4.749688
clock__skew__worst_setup,-5.201393
timing__hold__ws,-11.702683
timing__setup__ws,-16.265244
timing__hold__tns,-72.069778
timing__setup__tns,-2926.106201
timing__hold__wns,-11.702683
timing__setup__wns,-16.265244
timing__hold_vio__count,105
timing__hold_r2r__ws,-8.217406
timing__hold_r2r_vio__count,30
timing__setup_vio__count,2821
timing__setup_r2r__ws,-16.067183
timing__setup_r2r_vio__count,2190
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,108
design__die__area,90000
design__core__area,80146.9
design__instance__count,2525
design__instance__area,21191.6
design__instance__count__stdcell,2525
design__instance__area__stdcell,21191.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.264409
design__instance__utilization__stdcell,0.264409
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,106
design__io__hpwl,3813123
timing__drv__floating__nets,35
timing__drv__floating__pins,12
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31941
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1304
route__net__special,2
route__drc_errors__iter:1,774
route__wirelength__iter:1,36663
route__drc_errors__iter:2,150
route__wirelength__iter:2,36261
route__drc_errors__iter:3,97
route__wirelength__iter:3,36214
route__drc_errors__iter:4,1
route__wirelength__iter:4,36172
route__drc_errors__iter:5,0
route__wirelength__iter:5,36171
route__drc_errors,0
route__wirelength,36171
route__vias,9675
route__vias__singlecut,9675
route__vias__multicut,0
design__disconnected_pin__count,67
design__critical_disconnected_pin__count,14
route__wirelength__max,564.72
timing__unannotated_net__count__corner:nom_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4
design__max_fanout_violation__count__corner:min_tt_025C_1v80,14
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-7.367512
clock__skew__worst_setup__corner:min_tt_025C_1v80,-2.70365
timing__hold__ws__corner:min_tt_025C_1v80,-6.14369
timing__setup__ws__corner:min_tt_025C_1v80,-10.264956
timing__hold__tns__corner:min_tt_025C_1v80,-36.3657
timing__setup__tns__corner:min_tt_025C_1v80,-1091.728638
timing__hold__wns__corner:min_tt_025C_1v80,-6.14369
timing__setup__wns__corner:min_tt_025C_1v80,-10.264956
timing__hold_vio__count__corner:min_tt_025C_1v80,11
timing__hold_r2r__ws__corner:min_tt_025C_1v80,-4.327172
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,3
timing__setup_vio__count__corner:min_tt_025C_1v80,326
timing__setup_r2r__ws__corner:min_tt_025C_1v80,-10.264956
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,259
timing__unannotated_net__count__corner:min_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,8
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-14.067309
clock__skew__worst_setup__corner:min_ss_100C_1v60,-5.100892
timing__hold__ws__corner:min_ss_100C_1v60,-11.578176
timing__setup__ws__corner:min_ss_100C_1v60,-16.06942
timing__hold__tns__corner:min_ss_100C_1v60,-71.453499
timing__setup__tns__corner:min_ss_100C_1v60,-2872.273682
timing__hold__wns__corner:min_ss_100C_1v60,-11.578176
timing__setup__wns__corner:min_ss_100C_1v60,-16.06942
timing__hold_vio__count__corner:min_ss_100C_1v60,11
timing__hold_r2r__ws__corner:min_ss_100C_1v60,-8.190557
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,3
timing__setup_vio__count__corner:min_ss_100C_1v60,345
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-15.934204
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,246
timing__unannotated_net__count__corner:min_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-4.749688
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-1.769618
timing__hold__ws__corner:min_ff_n40C_1v95,-4.014228
timing__setup__ws__corner:min_ff_n40C_1v95,-8.066387
timing__hold__tns__corner:min_ff_n40C_1v95,-22.682741
timing__setup__tns__corner:min_ff_n40C_1v95,-551.91748
timing__hold__wns__corner:min_ff_n40C_1v95,-4.014228
timing__setup__wns__corner:min_ff_n40C_1v95,-8.066387
timing__hold_vio__count__corner:min_ff_n40C_1v95,13
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,-2.845905
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,4
timing__setup_vio__count__corner:min_ff_n40C_1v95,266
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,-8.066387
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,222
timing__unannotated_net__count__corner:min_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4
design__max_fanout_violation__count__corner:max_tt_025C_1v80,14
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-7.48341
clock__skew__worst_setup__corner:max_tt_025C_1v80,-2.767387
timing__hold__ws__corner:max_tt_025C_1v80,-6.221919
timing__setup__ws__corner:max_tt_025C_1v80,-10.347084
timing__hold__tns__corner:max_tt_025C_1v80,-36.770489
timing__setup__tns__corner:max_tt_025C_1v80,-1119.263916
timing__hold__wns__corner:max_tt_025C_1v80,-6.221919
timing__setup__wns__corner:max_tt_025C_1v80,-10.347084
timing__hold_vio__count__corner:max_tt_025C_1v80,11
timing__hold_r2r__ws__corner:max_tt_025C_1v80,-4.350141
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,3
timing__setup_vio__count__corner:max_tt_025C_1v80,326
timing__setup_r2r__ws__corner:max_tt_025C_1v80,-10.347084
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,259
timing__unannotated_net__count__corner:max_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,8
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-14.249155
clock__skew__worst_setup__corner:max_ss_100C_1v60,-5.201393
timing__hold__ws__corner:max_ss_100C_1v60,-11.702683
timing__setup__ws__corner:max_ss_100C_1v60,-16.265244
timing__hold__tns__corner:max_ss_100C_1v60,-72.069778
timing__setup__tns__corner:max_ss_100C_1v60,-2926.106201
timing__hold__wns__corner:max_ss_100C_1v60,-11.702683
timing__setup__wns__corner:max_ss_100C_1v60,-16.265244
timing__hold_vio__count__corner:max_ss_100C_1v60,11
timing__hold_r2r__ws__corner:max_ss_100C_1v60,-8.217406
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,3
timing__setup_vio__count__corner:max_ss_100C_1v60,346
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-16.067183
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,247
timing__unannotated_net__count__corner:max_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-4.834701
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-1.814369
timing__hold__ws__corner:max_ff_n40C_1v95,-4.07361
timing__setup__ws__corner:max_ff_n40C_1v95,-8.128288
timing__hold__tns__corner:max_ff_n40C_1v95,-22.980782
timing__setup__tns__corner:max_ff_n40C_1v95,-567.002319
timing__hold__wns__corner:max_ff_n40C_1v95,-4.07361
timing__setup__wns__corner:max_ff_n40C_1v95,-8.128288
timing__hold_vio__count__corner:max_ff_n40C_1v95,13
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,-2.867
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,4
timing__setup_vio__count__corner:max_ff_n40C_1v95,272
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,-8.128288
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,227
timing__unannotated_net__count__corner:max_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7889
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79936
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0111011
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0085388
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00056978
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0085388
ir__voltage__worst,1.79000000000000003552713678800500929355621337890625
ir__drop__avg,0.000635000000000000039239445026595376475597731769084930419921875
ir__drop__worst,0.01110000000000000049127368839663176913745701313018798828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
