<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Session2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comparator_test_bench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder2to4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="decoder_test_bench_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="encoder4to2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="encoder_test_bench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_comparator_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="four_bit_multiplexer4to1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_multiplexer4to1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_multiplexer4to1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_multiplexer4to1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="four_bit_multiplexer4to1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_multiplexer4to1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_multiplexer4to1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_multiplexer4to1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_multiplexer4to1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_multiplexer4to1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_multiplexer4to1_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_multiplexer4to1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_multiplexer4to1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_multiplexer4to1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_multiplexer4to1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_multiplexer4to1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="improved_two_bit_comparator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer4to1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="multiplexer_test_bench_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_bit_comparator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1598052823" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1598052823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598116834" xil_pn:in_ck="-8640075631557869184" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1598116834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="comparator_test_bench.vhd"/>
      <outfile xil_pn:name="decoder2to4.vhd"/>
      <outfile xil_pn:name="decoder_test_bench.vhd"/>
      <outfile xil_pn:name="encoder4to2.vhd"/>
      <outfile xil_pn:name="encoder_test_bench.vhd"/>
      <outfile xil_pn:name="four_bit_comparator.vhd"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.vhd"/>
      <outfile xil_pn:name="improved_two_bit_comparator.vhd"/>
      <outfile xil_pn:name="multiplexer4to1.vhd"/>
      <outfile xil_pn:name="multiplexer_test_bench.vhd"/>
      <outfile xil_pn:name="nor_gate.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="two_bit_comparator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598303800" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-511083768950709063" xil_pn:start_ts="1598303800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598303800" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4060351226741044849" xil_pn:start_ts="1598303800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598053466" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8955428861965015500" xil_pn:start_ts="1598053466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598116834" xil_pn:in_ck="-8640075631557869184" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1598116834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="comparator_test_bench.vhd"/>
      <outfile xil_pn:name="decoder2to4.vhd"/>
      <outfile xil_pn:name="decoder_test_bench.vhd"/>
      <outfile xil_pn:name="encoder4to2.vhd"/>
      <outfile xil_pn:name="encoder_test_bench.vhd"/>
      <outfile xil_pn:name="four_bit_comparator.vhd"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.vhd"/>
      <outfile xil_pn:name="improved_two_bit_comparator.vhd"/>
      <outfile xil_pn:name="multiplexer4to1.vhd"/>
      <outfile xil_pn:name="multiplexer_test_bench.vhd"/>
      <outfile xil_pn:name="nor_gate.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="two_bit_comparator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598303804" xil_pn:in_ck="-8640075631557869184" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6892016876871845797" xil_pn:start_ts="1598303800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="multiplexer_test_bench_beh.prj"/>
      <outfile xil_pn:name="multiplexer_test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1598303804" xil_pn:in_ck="6613711014851735265" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1079543643625740168" xil_pn:start_ts="1598303804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="multiplexer_test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1598061420" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1598061420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598061420" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-455753659523139179" xil_pn:start_ts="1598061420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598061420" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8955428861965015500" xil_pn:start_ts="1598061420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598061420" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1598061420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598061420" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4436395010726901469" xil_pn:start_ts="1598061420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598061420" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1598061420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598061420" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8151029888065314626" xil_pn:start_ts="1598061420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598061433" xil_pn:in_ck="-1087061826491070497" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-740587986811670648" xil_pn:start_ts="1598061420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.lso"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.ngc"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.ngr"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.prj"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.stx"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.syr"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.xst"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1_vhdl.prj"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1598061433" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2151289869840938488" xil_pn:start_ts="1598061433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598061440" xil_pn:in_ck="-4527433771971881662" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8180804938142816046" xil_pn:start_ts="1598061433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.bld"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1.ngd"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1598061444" xil_pn:in_ck="-4527433771971881661" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-235656141811914689" xil_pn:start_ts="1598061440">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1_map.map"/>
      <outfile xil_pn:name="four_bit_multiplexer4to1_map.mrp"/>
    </transform>
  </transforms>

</generated_project>
