#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5adaa98376d0 .scope module, "program_counter" "program_counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 8 "pc";
o0x77dbbdb9f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5adaa9837a60_0 .net "clk", 0 0, o0x77dbbdb9f018;  0 drivers
o0x77dbbdb9f048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5adaa9870a30_0 .net "enable", 0 0, o0x77dbbdb9f048;  0 drivers
v0x5adaa9870af0_0 .var "pc", 7 0;
o0x77dbbdb9f0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5adaa9870bb0_0 .net "reset", 0 0, o0x77dbbdb9f0a8;  0 drivers
E_0x5adaa9835d80 .event posedge, v0x5adaa9870bb0_0, v0x5adaa9837a60_0;
S_0x5adaa98378d0 .scope module, "tb_cpu" "tb_cpu" 3 1;
 .timescale 0 0;
v0x5adaa98766f0_0 .var "clk", 0 0;
v0x5adaa98767b0_0 .var "instr", 15 0;
v0x5adaa9876870_0 .var "reset", 0 0;
v0x5adaa9876940_0 .net "result", 7 0, v0x5adaa98764a0_0;  1 drivers
S_0x5adaa9870cf0 .scope module, "uut" "cpu" 3 15, 4 1 0, S_0x5adaa98378d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instr";
    .port_info 3 /OUTPUT 8 "result";
v0x5adaa9875ba0_0 .var "addr", 7 0;
v0x5adaa9875c80_0 .var "alu_op", 2 0;
v0x5adaa9875d50_0 .net "alu_result", 7 0, v0x5adaa98715f0_0;  1 drivers
v0x5adaa9875e50_0 .net "clk", 0 0, v0x5adaa98766f0_0;  1 drivers
v0x5adaa9875f40_0 .net "data_out", 7 0, v0x5adaa9872510_0;  1 drivers
v0x5adaa9876030_0 .var "dest_reg", 3 0;
v0x5adaa98760d0_0 .net "instr", 15 0, v0x5adaa98767b0_0;  1 drivers
v0x5adaa9876170_0 .net "operand1", 7 0, v0x5adaa9875580_0;  1 drivers
v0x5adaa9876280_0 .var "operand2", 7 0;
v0x5adaa9876340_0 .var "reg_write_data", 7 0;
v0x5adaa98763e0_0 .net "reset", 0 0, v0x5adaa9876870_0;  1 drivers
v0x5adaa98764a0_0 .var "result", 7 0;
v0x5adaa9876580_0 .var "write_enable", 0 0;
E_0x5adaa9836450 .event posedge, v0x5adaa98763e0_0, v0x5adaa9872360_0;
E_0x5adaa9820a30 .event edge, v0x5adaa98760d0_0;
S_0x5adaa9870fc0 .scope module, "alu_inst" "alu" 4 36, 5 1 0, S_0x5adaa9870cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "operand1";
    .port_info 1 /INPUT 8 "operand2";
    .port_info 2 /INPUT 3 "operation";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 8 "result";
L_0x77dbbdb56018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5adaa9871290_0 .net "enable", 0 0, L_0x77dbbdb56018;  1 drivers
v0x5adaa9871370_0 .net "operand1", 7 0, v0x5adaa9875580_0;  alias, 1 drivers
v0x5adaa9871450_0 .net "operand2", 7 0, v0x5adaa9876280_0;  1 drivers
v0x5adaa9871510_0 .net "operation", 2 0, v0x5adaa9875c80_0;  1 drivers
v0x5adaa98715f0_0 .var "result", 7 0;
E_0x5adaa9854500 .event edge, v0x5adaa9871290_0, v0x5adaa9871510_0, v0x5adaa9871370_0, v0x5adaa9871450_0;
S_0x5adaa98717c0 .scope module, "mem_inst" "memory" 4 18, 6 1 0, S_0x5adaa9870cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x5adaa9872260_0 .net "addr", 7 0, v0x5adaa9875ba0_0;  1 drivers
v0x5adaa9872360_0 .net "clk", 0 0, v0x5adaa98766f0_0;  alias, 1 drivers
v0x5adaa9872420_0 .net "data_in", 7 0, v0x5adaa9876340_0;  1 drivers
v0x5adaa9872510_0 .var "data_out", 7 0;
v0x5adaa98725f0_0 .var/i "i", 31 0;
v0x5adaa9872720 .array "mem", 0 255, 7 0;
v0x5adaa9874ff0_0 .net "write_enable", 0 0, v0x5adaa9876580_0;  1 drivers
v0x5adaa9872720_0 .array/port v0x5adaa9872720, 0;
E_0x5adaa9854920/0 .event edge, v0x5adaa9874ff0_0, v0x5adaa9872420_0, v0x5adaa9872260_0, v0x5adaa9872720_0;
v0x5adaa9872720_1 .array/port v0x5adaa9872720, 1;
v0x5adaa9872720_2 .array/port v0x5adaa9872720, 2;
v0x5adaa9872720_3 .array/port v0x5adaa9872720, 3;
v0x5adaa9872720_4 .array/port v0x5adaa9872720, 4;
E_0x5adaa9854920/1 .event edge, v0x5adaa9872720_1, v0x5adaa9872720_2, v0x5adaa9872720_3, v0x5adaa9872720_4;
v0x5adaa9872720_5 .array/port v0x5adaa9872720, 5;
v0x5adaa9872720_6 .array/port v0x5adaa9872720, 6;
v0x5adaa9872720_7 .array/port v0x5adaa9872720, 7;
v0x5adaa9872720_8 .array/port v0x5adaa9872720, 8;
E_0x5adaa9854920/2 .event edge, v0x5adaa9872720_5, v0x5adaa9872720_6, v0x5adaa9872720_7, v0x5adaa9872720_8;
v0x5adaa9872720_9 .array/port v0x5adaa9872720, 9;
v0x5adaa9872720_10 .array/port v0x5adaa9872720, 10;
v0x5adaa9872720_11 .array/port v0x5adaa9872720, 11;
v0x5adaa9872720_12 .array/port v0x5adaa9872720, 12;
E_0x5adaa9854920/3 .event edge, v0x5adaa9872720_9, v0x5adaa9872720_10, v0x5adaa9872720_11, v0x5adaa9872720_12;
v0x5adaa9872720_13 .array/port v0x5adaa9872720, 13;
v0x5adaa9872720_14 .array/port v0x5adaa9872720, 14;
v0x5adaa9872720_15 .array/port v0x5adaa9872720, 15;
v0x5adaa9872720_16 .array/port v0x5adaa9872720, 16;
E_0x5adaa9854920/4 .event edge, v0x5adaa9872720_13, v0x5adaa9872720_14, v0x5adaa9872720_15, v0x5adaa9872720_16;
v0x5adaa9872720_17 .array/port v0x5adaa9872720, 17;
v0x5adaa9872720_18 .array/port v0x5adaa9872720, 18;
v0x5adaa9872720_19 .array/port v0x5adaa9872720, 19;
v0x5adaa9872720_20 .array/port v0x5adaa9872720, 20;
E_0x5adaa9854920/5 .event edge, v0x5adaa9872720_17, v0x5adaa9872720_18, v0x5adaa9872720_19, v0x5adaa9872720_20;
v0x5adaa9872720_21 .array/port v0x5adaa9872720, 21;
v0x5adaa9872720_22 .array/port v0x5adaa9872720, 22;
v0x5adaa9872720_23 .array/port v0x5adaa9872720, 23;
v0x5adaa9872720_24 .array/port v0x5adaa9872720, 24;
E_0x5adaa9854920/6 .event edge, v0x5adaa9872720_21, v0x5adaa9872720_22, v0x5adaa9872720_23, v0x5adaa9872720_24;
v0x5adaa9872720_25 .array/port v0x5adaa9872720, 25;
v0x5adaa9872720_26 .array/port v0x5adaa9872720, 26;
v0x5adaa9872720_27 .array/port v0x5adaa9872720, 27;
v0x5adaa9872720_28 .array/port v0x5adaa9872720, 28;
E_0x5adaa9854920/7 .event edge, v0x5adaa9872720_25, v0x5adaa9872720_26, v0x5adaa9872720_27, v0x5adaa9872720_28;
v0x5adaa9872720_29 .array/port v0x5adaa9872720, 29;
v0x5adaa9872720_30 .array/port v0x5adaa9872720, 30;
v0x5adaa9872720_31 .array/port v0x5adaa9872720, 31;
v0x5adaa9872720_32 .array/port v0x5adaa9872720, 32;
E_0x5adaa9854920/8 .event edge, v0x5adaa9872720_29, v0x5adaa9872720_30, v0x5adaa9872720_31, v0x5adaa9872720_32;
v0x5adaa9872720_33 .array/port v0x5adaa9872720, 33;
v0x5adaa9872720_34 .array/port v0x5adaa9872720, 34;
v0x5adaa9872720_35 .array/port v0x5adaa9872720, 35;
v0x5adaa9872720_36 .array/port v0x5adaa9872720, 36;
E_0x5adaa9854920/9 .event edge, v0x5adaa9872720_33, v0x5adaa9872720_34, v0x5adaa9872720_35, v0x5adaa9872720_36;
v0x5adaa9872720_37 .array/port v0x5adaa9872720, 37;
v0x5adaa9872720_38 .array/port v0x5adaa9872720, 38;
v0x5adaa9872720_39 .array/port v0x5adaa9872720, 39;
v0x5adaa9872720_40 .array/port v0x5adaa9872720, 40;
E_0x5adaa9854920/10 .event edge, v0x5adaa9872720_37, v0x5adaa9872720_38, v0x5adaa9872720_39, v0x5adaa9872720_40;
v0x5adaa9872720_41 .array/port v0x5adaa9872720, 41;
v0x5adaa9872720_42 .array/port v0x5adaa9872720, 42;
v0x5adaa9872720_43 .array/port v0x5adaa9872720, 43;
v0x5adaa9872720_44 .array/port v0x5adaa9872720, 44;
E_0x5adaa9854920/11 .event edge, v0x5adaa9872720_41, v0x5adaa9872720_42, v0x5adaa9872720_43, v0x5adaa9872720_44;
v0x5adaa9872720_45 .array/port v0x5adaa9872720, 45;
v0x5adaa9872720_46 .array/port v0x5adaa9872720, 46;
v0x5adaa9872720_47 .array/port v0x5adaa9872720, 47;
v0x5adaa9872720_48 .array/port v0x5adaa9872720, 48;
E_0x5adaa9854920/12 .event edge, v0x5adaa9872720_45, v0x5adaa9872720_46, v0x5adaa9872720_47, v0x5adaa9872720_48;
v0x5adaa9872720_49 .array/port v0x5adaa9872720, 49;
v0x5adaa9872720_50 .array/port v0x5adaa9872720, 50;
v0x5adaa9872720_51 .array/port v0x5adaa9872720, 51;
v0x5adaa9872720_52 .array/port v0x5adaa9872720, 52;
E_0x5adaa9854920/13 .event edge, v0x5adaa9872720_49, v0x5adaa9872720_50, v0x5adaa9872720_51, v0x5adaa9872720_52;
v0x5adaa9872720_53 .array/port v0x5adaa9872720, 53;
v0x5adaa9872720_54 .array/port v0x5adaa9872720, 54;
v0x5adaa9872720_55 .array/port v0x5adaa9872720, 55;
v0x5adaa9872720_56 .array/port v0x5adaa9872720, 56;
E_0x5adaa9854920/14 .event edge, v0x5adaa9872720_53, v0x5adaa9872720_54, v0x5adaa9872720_55, v0x5adaa9872720_56;
v0x5adaa9872720_57 .array/port v0x5adaa9872720, 57;
v0x5adaa9872720_58 .array/port v0x5adaa9872720, 58;
v0x5adaa9872720_59 .array/port v0x5adaa9872720, 59;
v0x5adaa9872720_60 .array/port v0x5adaa9872720, 60;
E_0x5adaa9854920/15 .event edge, v0x5adaa9872720_57, v0x5adaa9872720_58, v0x5adaa9872720_59, v0x5adaa9872720_60;
v0x5adaa9872720_61 .array/port v0x5adaa9872720, 61;
v0x5adaa9872720_62 .array/port v0x5adaa9872720, 62;
v0x5adaa9872720_63 .array/port v0x5adaa9872720, 63;
v0x5adaa9872720_64 .array/port v0x5adaa9872720, 64;
E_0x5adaa9854920/16 .event edge, v0x5adaa9872720_61, v0x5adaa9872720_62, v0x5adaa9872720_63, v0x5adaa9872720_64;
v0x5adaa9872720_65 .array/port v0x5adaa9872720, 65;
v0x5adaa9872720_66 .array/port v0x5adaa9872720, 66;
v0x5adaa9872720_67 .array/port v0x5adaa9872720, 67;
v0x5adaa9872720_68 .array/port v0x5adaa9872720, 68;
E_0x5adaa9854920/17 .event edge, v0x5adaa9872720_65, v0x5adaa9872720_66, v0x5adaa9872720_67, v0x5adaa9872720_68;
v0x5adaa9872720_69 .array/port v0x5adaa9872720, 69;
v0x5adaa9872720_70 .array/port v0x5adaa9872720, 70;
v0x5adaa9872720_71 .array/port v0x5adaa9872720, 71;
v0x5adaa9872720_72 .array/port v0x5adaa9872720, 72;
E_0x5adaa9854920/18 .event edge, v0x5adaa9872720_69, v0x5adaa9872720_70, v0x5adaa9872720_71, v0x5adaa9872720_72;
v0x5adaa9872720_73 .array/port v0x5adaa9872720, 73;
v0x5adaa9872720_74 .array/port v0x5adaa9872720, 74;
v0x5adaa9872720_75 .array/port v0x5adaa9872720, 75;
v0x5adaa9872720_76 .array/port v0x5adaa9872720, 76;
E_0x5adaa9854920/19 .event edge, v0x5adaa9872720_73, v0x5adaa9872720_74, v0x5adaa9872720_75, v0x5adaa9872720_76;
v0x5adaa9872720_77 .array/port v0x5adaa9872720, 77;
v0x5adaa9872720_78 .array/port v0x5adaa9872720, 78;
v0x5adaa9872720_79 .array/port v0x5adaa9872720, 79;
v0x5adaa9872720_80 .array/port v0x5adaa9872720, 80;
E_0x5adaa9854920/20 .event edge, v0x5adaa9872720_77, v0x5adaa9872720_78, v0x5adaa9872720_79, v0x5adaa9872720_80;
v0x5adaa9872720_81 .array/port v0x5adaa9872720, 81;
v0x5adaa9872720_82 .array/port v0x5adaa9872720, 82;
v0x5adaa9872720_83 .array/port v0x5adaa9872720, 83;
v0x5adaa9872720_84 .array/port v0x5adaa9872720, 84;
E_0x5adaa9854920/21 .event edge, v0x5adaa9872720_81, v0x5adaa9872720_82, v0x5adaa9872720_83, v0x5adaa9872720_84;
v0x5adaa9872720_85 .array/port v0x5adaa9872720, 85;
v0x5adaa9872720_86 .array/port v0x5adaa9872720, 86;
v0x5adaa9872720_87 .array/port v0x5adaa9872720, 87;
v0x5adaa9872720_88 .array/port v0x5adaa9872720, 88;
E_0x5adaa9854920/22 .event edge, v0x5adaa9872720_85, v0x5adaa9872720_86, v0x5adaa9872720_87, v0x5adaa9872720_88;
v0x5adaa9872720_89 .array/port v0x5adaa9872720, 89;
v0x5adaa9872720_90 .array/port v0x5adaa9872720, 90;
v0x5adaa9872720_91 .array/port v0x5adaa9872720, 91;
v0x5adaa9872720_92 .array/port v0x5adaa9872720, 92;
E_0x5adaa9854920/23 .event edge, v0x5adaa9872720_89, v0x5adaa9872720_90, v0x5adaa9872720_91, v0x5adaa9872720_92;
v0x5adaa9872720_93 .array/port v0x5adaa9872720, 93;
v0x5adaa9872720_94 .array/port v0x5adaa9872720, 94;
v0x5adaa9872720_95 .array/port v0x5adaa9872720, 95;
v0x5adaa9872720_96 .array/port v0x5adaa9872720, 96;
E_0x5adaa9854920/24 .event edge, v0x5adaa9872720_93, v0x5adaa9872720_94, v0x5adaa9872720_95, v0x5adaa9872720_96;
v0x5adaa9872720_97 .array/port v0x5adaa9872720, 97;
v0x5adaa9872720_98 .array/port v0x5adaa9872720, 98;
v0x5adaa9872720_99 .array/port v0x5adaa9872720, 99;
v0x5adaa9872720_100 .array/port v0x5adaa9872720, 100;
E_0x5adaa9854920/25 .event edge, v0x5adaa9872720_97, v0x5adaa9872720_98, v0x5adaa9872720_99, v0x5adaa9872720_100;
v0x5adaa9872720_101 .array/port v0x5adaa9872720, 101;
v0x5adaa9872720_102 .array/port v0x5adaa9872720, 102;
v0x5adaa9872720_103 .array/port v0x5adaa9872720, 103;
v0x5adaa9872720_104 .array/port v0x5adaa9872720, 104;
E_0x5adaa9854920/26 .event edge, v0x5adaa9872720_101, v0x5adaa9872720_102, v0x5adaa9872720_103, v0x5adaa9872720_104;
v0x5adaa9872720_105 .array/port v0x5adaa9872720, 105;
v0x5adaa9872720_106 .array/port v0x5adaa9872720, 106;
v0x5adaa9872720_107 .array/port v0x5adaa9872720, 107;
v0x5adaa9872720_108 .array/port v0x5adaa9872720, 108;
E_0x5adaa9854920/27 .event edge, v0x5adaa9872720_105, v0x5adaa9872720_106, v0x5adaa9872720_107, v0x5adaa9872720_108;
v0x5adaa9872720_109 .array/port v0x5adaa9872720, 109;
v0x5adaa9872720_110 .array/port v0x5adaa9872720, 110;
v0x5adaa9872720_111 .array/port v0x5adaa9872720, 111;
v0x5adaa9872720_112 .array/port v0x5adaa9872720, 112;
E_0x5adaa9854920/28 .event edge, v0x5adaa9872720_109, v0x5adaa9872720_110, v0x5adaa9872720_111, v0x5adaa9872720_112;
v0x5adaa9872720_113 .array/port v0x5adaa9872720, 113;
v0x5adaa9872720_114 .array/port v0x5adaa9872720, 114;
v0x5adaa9872720_115 .array/port v0x5adaa9872720, 115;
v0x5adaa9872720_116 .array/port v0x5adaa9872720, 116;
E_0x5adaa9854920/29 .event edge, v0x5adaa9872720_113, v0x5adaa9872720_114, v0x5adaa9872720_115, v0x5adaa9872720_116;
v0x5adaa9872720_117 .array/port v0x5adaa9872720, 117;
v0x5adaa9872720_118 .array/port v0x5adaa9872720, 118;
v0x5adaa9872720_119 .array/port v0x5adaa9872720, 119;
v0x5adaa9872720_120 .array/port v0x5adaa9872720, 120;
E_0x5adaa9854920/30 .event edge, v0x5adaa9872720_117, v0x5adaa9872720_118, v0x5adaa9872720_119, v0x5adaa9872720_120;
v0x5adaa9872720_121 .array/port v0x5adaa9872720, 121;
v0x5adaa9872720_122 .array/port v0x5adaa9872720, 122;
v0x5adaa9872720_123 .array/port v0x5adaa9872720, 123;
v0x5adaa9872720_124 .array/port v0x5adaa9872720, 124;
E_0x5adaa9854920/31 .event edge, v0x5adaa9872720_121, v0x5adaa9872720_122, v0x5adaa9872720_123, v0x5adaa9872720_124;
v0x5adaa9872720_125 .array/port v0x5adaa9872720, 125;
v0x5adaa9872720_126 .array/port v0x5adaa9872720, 126;
v0x5adaa9872720_127 .array/port v0x5adaa9872720, 127;
v0x5adaa9872720_128 .array/port v0x5adaa9872720, 128;
E_0x5adaa9854920/32 .event edge, v0x5adaa9872720_125, v0x5adaa9872720_126, v0x5adaa9872720_127, v0x5adaa9872720_128;
v0x5adaa9872720_129 .array/port v0x5adaa9872720, 129;
v0x5adaa9872720_130 .array/port v0x5adaa9872720, 130;
v0x5adaa9872720_131 .array/port v0x5adaa9872720, 131;
v0x5adaa9872720_132 .array/port v0x5adaa9872720, 132;
E_0x5adaa9854920/33 .event edge, v0x5adaa9872720_129, v0x5adaa9872720_130, v0x5adaa9872720_131, v0x5adaa9872720_132;
v0x5adaa9872720_133 .array/port v0x5adaa9872720, 133;
v0x5adaa9872720_134 .array/port v0x5adaa9872720, 134;
v0x5adaa9872720_135 .array/port v0x5adaa9872720, 135;
v0x5adaa9872720_136 .array/port v0x5adaa9872720, 136;
E_0x5adaa9854920/34 .event edge, v0x5adaa9872720_133, v0x5adaa9872720_134, v0x5adaa9872720_135, v0x5adaa9872720_136;
v0x5adaa9872720_137 .array/port v0x5adaa9872720, 137;
v0x5adaa9872720_138 .array/port v0x5adaa9872720, 138;
v0x5adaa9872720_139 .array/port v0x5adaa9872720, 139;
v0x5adaa9872720_140 .array/port v0x5adaa9872720, 140;
E_0x5adaa9854920/35 .event edge, v0x5adaa9872720_137, v0x5adaa9872720_138, v0x5adaa9872720_139, v0x5adaa9872720_140;
v0x5adaa9872720_141 .array/port v0x5adaa9872720, 141;
v0x5adaa9872720_142 .array/port v0x5adaa9872720, 142;
v0x5adaa9872720_143 .array/port v0x5adaa9872720, 143;
v0x5adaa9872720_144 .array/port v0x5adaa9872720, 144;
E_0x5adaa9854920/36 .event edge, v0x5adaa9872720_141, v0x5adaa9872720_142, v0x5adaa9872720_143, v0x5adaa9872720_144;
v0x5adaa9872720_145 .array/port v0x5adaa9872720, 145;
v0x5adaa9872720_146 .array/port v0x5adaa9872720, 146;
v0x5adaa9872720_147 .array/port v0x5adaa9872720, 147;
v0x5adaa9872720_148 .array/port v0x5adaa9872720, 148;
E_0x5adaa9854920/37 .event edge, v0x5adaa9872720_145, v0x5adaa9872720_146, v0x5adaa9872720_147, v0x5adaa9872720_148;
v0x5adaa9872720_149 .array/port v0x5adaa9872720, 149;
v0x5adaa9872720_150 .array/port v0x5adaa9872720, 150;
v0x5adaa9872720_151 .array/port v0x5adaa9872720, 151;
v0x5adaa9872720_152 .array/port v0x5adaa9872720, 152;
E_0x5adaa9854920/38 .event edge, v0x5adaa9872720_149, v0x5adaa9872720_150, v0x5adaa9872720_151, v0x5adaa9872720_152;
v0x5adaa9872720_153 .array/port v0x5adaa9872720, 153;
v0x5adaa9872720_154 .array/port v0x5adaa9872720, 154;
v0x5adaa9872720_155 .array/port v0x5adaa9872720, 155;
v0x5adaa9872720_156 .array/port v0x5adaa9872720, 156;
E_0x5adaa9854920/39 .event edge, v0x5adaa9872720_153, v0x5adaa9872720_154, v0x5adaa9872720_155, v0x5adaa9872720_156;
v0x5adaa9872720_157 .array/port v0x5adaa9872720, 157;
v0x5adaa9872720_158 .array/port v0x5adaa9872720, 158;
v0x5adaa9872720_159 .array/port v0x5adaa9872720, 159;
v0x5adaa9872720_160 .array/port v0x5adaa9872720, 160;
E_0x5adaa9854920/40 .event edge, v0x5adaa9872720_157, v0x5adaa9872720_158, v0x5adaa9872720_159, v0x5adaa9872720_160;
v0x5adaa9872720_161 .array/port v0x5adaa9872720, 161;
v0x5adaa9872720_162 .array/port v0x5adaa9872720, 162;
v0x5adaa9872720_163 .array/port v0x5adaa9872720, 163;
v0x5adaa9872720_164 .array/port v0x5adaa9872720, 164;
E_0x5adaa9854920/41 .event edge, v0x5adaa9872720_161, v0x5adaa9872720_162, v0x5adaa9872720_163, v0x5adaa9872720_164;
v0x5adaa9872720_165 .array/port v0x5adaa9872720, 165;
v0x5adaa9872720_166 .array/port v0x5adaa9872720, 166;
v0x5adaa9872720_167 .array/port v0x5adaa9872720, 167;
v0x5adaa9872720_168 .array/port v0x5adaa9872720, 168;
E_0x5adaa9854920/42 .event edge, v0x5adaa9872720_165, v0x5adaa9872720_166, v0x5adaa9872720_167, v0x5adaa9872720_168;
v0x5adaa9872720_169 .array/port v0x5adaa9872720, 169;
v0x5adaa9872720_170 .array/port v0x5adaa9872720, 170;
v0x5adaa9872720_171 .array/port v0x5adaa9872720, 171;
v0x5adaa9872720_172 .array/port v0x5adaa9872720, 172;
E_0x5adaa9854920/43 .event edge, v0x5adaa9872720_169, v0x5adaa9872720_170, v0x5adaa9872720_171, v0x5adaa9872720_172;
v0x5adaa9872720_173 .array/port v0x5adaa9872720, 173;
v0x5adaa9872720_174 .array/port v0x5adaa9872720, 174;
v0x5adaa9872720_175 .array/port v0x5adaa9872720, 175;
v0x5adaa9872720_176 .array/port v0x5adaa9872720, 176;
E_0x5adaa9854920/44 .event edge, v0x5adaa9872720_173, v0x5adaa9872720_174, v0x5adaa9872720_175, v0x5adaa9872720_176;
v0x5adaa9872720_177 .array/port v0x5adaa9872720, 177;
v0x5adaa9872720_178 .array/port v0x5adaa9872720, 178;
v0x5adaa9872720_179 .array/port v0x5adaa9872720, 179;
v0x5adaa9872720_180 .array/port v0x5adaa9872720, 180;
E_0x5adaa9854920/45 .event edge, v0x5adaa9872720_177, v0x5adaa9872720_178, v0x5adaa9872720_179, v0x5adaa9872720_180;
v0x5adaa9872720_181 .array/port v0x5adaa9872720, 181;
v0x5adaa9872720_182 .array/port v0x5adaa9872720, 182;
v0x5adaa9872720_183 .array/port v0x5adaa9872720, 183;
v0x5adaa9872720_184 .array/port v0x5adaa9872720, 184;
E_0x5adaa9854920/46 .event edge, v0x5adaa9872720_181, v0x5adaa9872720_182, v0x5adaa9872720_183, v0x5adaa9872720_184;
v0x5adaa9872720_185 .array/port v0x5adaa9872720, 185;
v0x5adaa9872720_186 .array/port v0x5adaa9872720, 186;
v0x5adaa9872720_187 .array/port v0x5adaa9872720, 187;
v0x5adaa9872720_188 .array/port v0x5adaa9872720, 188;
E_0x5adaa9854920/47 .event edge, v0x5adaa9872720_185, v0x5adaa9872720_186, v0x5adaa9872720_187, v0x5adaa9872720_188;
v0x5adaa9872720_189 .array/port v0x5adaa9872720, 189;
v0x5adaa9872720_190 .array/port v0x5adaa9872720, 190;
v0x5adaa9872720_191 .array/port v0x5adaa9872720, 191;
v0x5adaa9872720_192 .array/port v0x5adaa9872720, 192;
E_0x5adaa9854920/48 .event edge, v0x5adaa9872720_189, v0x5adaa9872720_190, v0x5adaa9872720_191, v0x5adaa9872720_192;
v0x5adaa9872720_193 .array/port v0x5adaa9872720, 193;
v0x5adaa9872720_194 .array/port v0x5adaa9872720, 194;
v0x5adaa9872720_195 .array/port v0x5adaa9872720, 195;
v0x5adaa9872720_196 .array/port v0x5adaa9872720, 196;
E_0x5adaa9854920/49 .event edge, v0x5adaa9872720_193, v0x5adaa9872720_194, v0x5adaa9872720_195, v0x5adaa9872720_196;
v0x5adaa9872720_197 .array/port v0x5adaa9872720, 197;
v0x5adaa9872720_198 .array/port v0x5adaa9872720, 198;
v0x5adaa9872720_199 .array/port v0x5adaa9872720, 199;
v0x5adaa9872720_200 .array/port v0x5adaa9872720, 200;
E_0x5adaa9854920/50 .event edge, v0x5adaa9872720_197, v0x5adaa9872720_198, v0x5adaa9872720_199, v0x5adaa9872720_200;
v0x5adaa9872720_201 .array/port v0x5adaa9872720, 201;
v0x5adaa9872720_202 .array/port v0x5adaa9872720, 202;
v0x5adaa9872720_203 .array/port v0x5adaa9872720, 203;
v0x5adaa9872720_204 .array/port v0x5adaa9872720, 204;
E_0x5adaa9854920/51 .event edge, v0x5adaa9872720_201, v0x5adaa9872720_202, v0x5adaa9872720_203, v0x5adaa9872720_204;
v0x5adaa9872720_205 .array/port v0x5adaa9872720, 205;
v0x5adaa9872720_206 .array/port v0x5adaa9872720, 206;
v0x5adaa9872720_207 .array/port v0x5adaa9872720, 207;
v0x5adaa9872720_208 .array/port v0x5adaa9872720, 208;
E_0x5adaa9854920/52 .event edge, v0x5adaa9872720_205, v0x5adaa9872720_206, v0x5adaa9872720_207, v0x5adaa9872720_208;
v0x5adaa9872720_209 .array/port v0x5adaa9872720, 209;
v0x5adaa9872720_210 .array/port v0x5adaa9872720, 210;
v0x5adaa9872720_211 .array/port v0x5adaa9872720, 211;
v0x5adaa9872720_212 .array/port v0x5adaa9872720, 212;
E_0x5adaa9854920/53 .event edge, v0x5adaa9872720_209, v0x5adaa9872720_210, v0x5adaa9872720_211, v0x5adaa9872720_212;
v0x5adaa9872720_213 .array/port v0x5adaa9872720, 213;
v0x5adaa9872720_214 .array/port v0x5adaa9872720, 214;
v0x5adaa9872720_215 .array/port v0x5adaa9872720, 215;
v0x5adaa9872720_216 .array/port v0x5adaa9872720, 216;
E_0x5adaa9854920/54 .event edge, v0x5adaa9872720_213, v0x5adaa9872720_214, v0x5adaa9872720_215, v0x5adaa9872720_216;
v0x5adaa9872720_217 .array/port v0x5adaa9872720, 217;
v0x5adaa9872720_218 .array/port v0x5adaa9872720, 218;
v0x5adaa9872720_219 .array/port v0x5adaa9872720, 219;
v0x5adaa9872720_220 .array/port v0x5adaa9872720, 220;
E_0x5adaa9854920/55 .event edge, v0x5adaa9872720_217, v0x5adaa9872720_218, v0x5adaa9872720_219, v0x5adaa9872720_220;
v0x5adaa9872720_221 .array/port v0x5adaa9872720, 221;
v0x5adaa9872720_222 .array/port v0x5adaa9872720, 222;
v0x5adaa9872720_223 .array/port v0x5adaa9872720, 223;
v0x5adaa9872720_224 .array/port v0x5adaa9872720, 224;
E_0x5adaa9854920/56 .event edge, v0x5adaa9872720_221, v0x5adaa9872720_222, v0x5adaa9872720_223, v0x5adaa9872720_224;
v0x5adaa9872720_225 .array/port v0x5adaa9872720, 225;
v0x5adaa9872720_226 .array/port v0x5adaa9872720, 226;
v0x5adaa9872720_227 .array/port v0x5adaa9872720, 227;
v0x5adaa9872720_228 .array/port v0x5adaa9872720, 228;
E_0x5adaa9854920/57 .event edge, v0x5adaa9872720_225, v0x5adaa9872720_226, v0x5adaa9872720_227, v0x5adaa9872720_228;
v0x5adaa9872720_229 .array/port v0x5adaa9872720, 229;
v0x5adaa9872720_230 .array/port v0x5adaa9872720, 230;
v0x5adaa9872720_231 .array/port v0x5adaa9872720, 231;
v0x5adaa9872720_232 .array/port v0x5adaa9872720, 232;
E_0x5adaa9854920/58 .event edge, v0x5adaa9872720_229, v0x5adaa9872720_230, v0x5adaa9872720_231, v0x5adaa9872720_232;
v0x5adaa9872720_233 .array/port v0x5adaa9872720, 233;
v0x5adaa9872720_234 .array/port v0x5adaa9872720, 234;
v0x5adaa9872720_235 .array/port v0x5adaa9872720, 235;
v0x5adaa9872720_236 .array/port v0x5adaa9872720, 236;
E_0x5adaa9854920/59 .event edge, v0x5adaa9872720_233, v0x5adaa9872720_234, v0x5adaa9872720_235, v0x5adaa9872720_236;
v0x5adaa9872720_237 .array/port v0x5adaa9872720, 237;
v0x5adaa9872720_238 .array/port v0x5adaa9872720, 238;
v0x5adaa9872720_239 .array/port v0x5adaa9872720, 239;
v0x5adaa9872720_240 .array/port v0x5adaa9872720, 240;
E_0x5adaa9854920/60 .event edge, v0x5adaa9872720_237, v0x5adaa9872720_238, v0x5adaa9872720_239, v0x5adaa9872720_240;
v0x5adaa9872720_241 .array/port v0x5adaa9872720, 241;
v0x5adaa9872720_242 .array/port v0x5adaa9872720, 242;
v0x5adaa9872720_243 .array/port v0x5adaa9872720, 243;
v0x5adaa9872720_244 .array/port v0x5adaa9872720, 244;
E_0x5adaa9854920/61 .event edge, v0x5adaa9872720_241, v0x5adaa9872720_242, v0x5adaa9872720_243, v0x5adaa9872720_244;
v0x5adaa9872720_245 .array/port v0x5adaa9872720, 245;
v0x5adaa9872720_246 .array/port v0x5adaa9872720, 246;
v0x5adaa9872720_247 .array/port v0x5adaa9872720, 247;
v0x5adaa9872720_248 .array/port v0x5adaa9872720, 248;
E_0x5adaa9854920/62 .event edge, v0x5adaa9872720_245, v0x5adaa9872720_246, v0x5adaa9872720_247, v0x5adaa9872720_248;
v0x5adaa9872720_249 .array/port v0x5adaa9872720, 249;
v0x5adaa9872720_250 .array/port v0x5adaa9872720, 250;
v0x5adaa9872720_251 .array/port v0x5adaa9872720, 251;
v0x5adaa9872720_252 .array/port v0x5adaa9872720, 252;
E_0x5adaa9854920/63 .event edge, v0x5adaa9872720_249, v0x5adaa9872720_250, v0x5adaa9872720_251, v0x5adaa9872720_252;
v0x5adaa9872720_253 .array/port v0x5adaa9872720, 253;
v0x5adaa9872720_254 .array/port v0x5adaa9872720, 254;
v0x5adaa9872720_255 .array/port v0x5adaa9872720, 255;
E_0x5adaa9854920/64 .event edge, v0x5adaa9872720_253, v0x5adaa9872720_254, v0x5adaa9872720_255;
E_0x5adaa9854920 .event/or E_0x5adaa9854920/0, E_0x5adaa9854920/1, E_0x5adaa9854920/2, E_0x5adaa9854920/3, E_0x5adaa9854920/4, E_0x5adaa9854920/5, E_0x5adaa9854920/6, E_0x5adaa9854920/7, E_0x5adaa9854920/8, E_0x5adaa9854920/9, E_0x5adaa9854920/10, E_0x5adaa9854920/11, E_0x5adaa9854920/12, E_0x5adaa9854920/13, E_0x5adaa9854920/14, E_0x5adaa9854920/15, E_0x5adaa9854920/16, E_0x5adaa9854920/17, E_0x5adaa9854920/18, E_0x5adaa9854920/19, E_0x5adaa9854920/20, E_0x5adaa9854920/21, E_0x5adaa9854920/22, E_0x5adaa9854920/23, E_0x5adaa9854920/24, E_0x5adaa9854920/25, E_0x5adaa9854920/26, E_0x5adaa9854920/27, E_0x5adaa9854920/28, E_0x5adaa9854920/29, E_0x5adaa9854920/30, E_0x5adaa9854920/31, E_0x5adaa9854920/32, E_0x5adaa9854920/33, E_0x5adaa9854920/34, E_0x5adaa9854920/35, E_0x5adaa9854920/36, E_0x5adaa9854920/37, E_0x5adaa9854920/38, E_0x5adaa9854920/39, E_0x5adaa9854920/40, E_0x5adaa9854920/41, E_0x5adaa9854920/42, E_0x5adaa9854920/43, E_0x5adaa9854920/44, E_0x5adaa9854920/45, E_0x5adaa9854920/46, E_0x5adaa9854920/47, E_0x5adaa9854920/48, E_0x5adaa9854920/49, E_0x5adaa9854920/50, E_0x5adaa9854920/51, E_0x5adaa9854920/52, E_0x5adaa9854920/53, E_0x5adaa9854920/54, E_0x5adaa9854920/55, E_0x5adaa9854920/56, E_0x5adaa9854920/57, E_0x5adaa9854920/58, E_0x5adaa9854920/59, E_0x5adaa9854920/60, E_0x5adaa9854920/61, E_0x5adaa9854920/62, E_0x5adaa9854920/63, E_0x5adaa9854920/64;
S_0x5adaa9875150 .scope module, "reg_file" "register" 4 27, 7 1 0, S_0x5adaa9870cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 4 "read_reg1";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /OUTPUT 8 "read_data1";
v0x5adaa9875490_0 .net "clk", 0 0, v0x5adaa98766f0_0;  alias, 1 drivers
v0x5adaa9875580_0 .var "read_data1", 7 0;
v0x5adaa9875650_0 .net "read_reg1", 3 0, v0x5adaa9876030_0;  1 drivers
v0x5adaa9875720 .array "reg_file", 0 7, 7 0;
v0x5adaa9875930_0 .net "write_data", 7 0, v0x5adaa9876340_0;  alias, 1 drivers
v0x5adaa9875a40_0 .net "write_enable", 0 0, v0x5adaa9876580_0;  alias, 1 drivers
v0x5adaa9875720_0 .array/port v0x5adaa9875720, 0;
v0x5adaa9875720_1 .array/port v0x5adaa9875720, 1;
v0x5adaa9875720_2 .array/port v0x5adaa9875720, 2;
E_0x5adaa9854960/0 .event edge, v0x5adaa9875650_0, v0x5adaa9875720_0, v0x5adaa9875720_1, v0x5adaa9875720_2;
v0x5adaa9875720_3 .array/port v0x5adaa9875720, 3;
v0x5adaa9875720_4 .array/port v0x5adaa9875720, 4;
v0x5adaa9875720_5 .array/port v0x5adaa9875720, 5;
v0x5adaa9875720_6 .array/port v0x5adaa9875720, 6;
E_0x5adaa9854960/1 .event edge, v0x5adaa9875720_3, v0x5adaa9875720_4, v0x5adaa9875720_5, v0x5adaa9875720_6;
v0x5adaa9875720_7 .array/port v0x5adaa9875720, 7;
E_0x5adaa9854960/2 .event edge, v0x5adaa9875720_7;
E_0x5adaa9854960 .event/or E_0x5adaa9854960/0, E_0x5adaa9854960/1, E_0x5adaa9854960/2;
E_0x5adaa9875430 .event posedge, v0x5adaa9872360_0;
    .scope S_0x5adaa98376d0;
T_0 ;
    %wait E_0x5adaa9835d80;
    %load/vec4 v0x5adaa9870bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5adaa9870af0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5adaa9870a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5adaa9870af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5adaa9870af0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5adaa98717c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5adaa98725f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5adaa98725f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5adaa98725f0_0;
    %store/vec4a v0x5adaa9872720, 4, 0;
    %load/vec4 v0x5adaa98725f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5adaa98725f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x5adaa98717c0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5adaa9872510_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x5adaa98717c0;
T_3 ;
    %wait E_0x5adaa9854920;
    %load/vec4 v0x5adaa9874ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5adaa9872420_0;
    %load/vec4 v0x5adaa9872260_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5adaa9872720, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5adaa9872260_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5adaa9872720, 4;
    %assign/vec4 v0x5adaa9872510_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5adaa9875150;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adaa9875720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adaa9875720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adaa9875720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adaa9875720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adaa9875720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adaa9875720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adaa9875720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5adaa9875720, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5adaa9875150;
T_5 ;
    %wait E_0x5adaa9875430;
    %load/vec4 v0x5adaa9875930_0;
    %load/vec4 v0x5adaa9875650_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5adaa9875720, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5adaa9875150;
T_6 ;
    %wait E_0x5adaa9854960;
    %load/vec4 v0x5adaa9875650_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5adaa9875720, 4;
    %store/vec4 v0x5adaa9875580_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5adaa9870fc0;
T_7 ;
    %wait E_0x5adaa9854500;
    %load/vec4 v0x5adaa9871290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5adaa9871510_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5adaa98715f0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5adaa9871370_0;
    %load/vec4 v0x5adaa9871450_0;
    %add;
    %assign/vec4 v0x5adaa98715f0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5adaa9871370_0;
    %load/vec4 v0x5adaa9871450_0;
    %sub;
    %assign/vec4 v0x5adaa98715f0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5adaa9870cf0;
T_8 ;
    %wait E_0x5adaa9820a30;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x5adaa9875c80_0, 0, 3;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5adaa9870cf0;
T_9 ;
    %wait E_0x5adaa9836450;
    %load/vec4 v0x5adaa98763e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5adaa98764a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adaa9876580_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5adaa9875c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adaa9876580_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adaa9876580_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x5adaa9876030_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5adaa9876340_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adaa9876580_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5adaa9875ba0_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x5adaa9876030_0, 0;
    %load/vec4 v0x5adaa9876170_0;
    %assign/vec4 v0x5adaa9876340_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5adaa9876580_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5adaa9875ba0_0, 0;
    %load/vec4 v0x5adaa9875f40_0;
    %assign/vec4 v0x5adaa98764a0_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x5adaa9876030_0, 0;
    %load/vec4 v0x5adaa9875f40_0;
    %assign/vec4 v0x5adaa9876340_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5adaa9876580_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x5adaa9876030_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5adaa9876280_0, 0;
    %load/vec4 v0x5adaa9875d50_0;
    %assign/vec4 v0x5adaa98764a0_0, 0;
    %load/vec4 v0x5adaa98760d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5adaa9876280_0, 0, 8;
    %load/vec4 v0x5adaa9875d50_0;
    %assign/vec4 v0x5adaa9876340_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5adaa98378d0;
T_10 ;
    %vpi_call 3 10 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 3 11 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5adaa98378d0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x5adaa98766f0_0;
    %inv;
    %store/vec4 v0x5adaa98766f0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5adaa98378d0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adaa98766f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adaa9876870_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5adaa98767b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5adaa9876870_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5adaa9876870_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x5adaa98767b0_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 4098, 0, 16;
    %store/vec4 v0x5adaa98767b0_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 8450, 0, 16;
    %store/vec4 v0x5adaa98767b0_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 12551, 0, 16;
    %store/vec4 v0x5adaa98767b0_0, 0, 16;
    %delay 20, 0;
    %vpi_call 3 47 "$display", "Result: %b", v0x5adaa9876940_0 {0 0 0};
    %vpi_call 3 52 "$stop" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/program_counter.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/testbench/cpu_tb.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/cpu.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/alu.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/memory.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/register.v";
