
5. Printing statistics.

=== $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            615
   Number of public wires:           9
   Number of public wire bits:     249
   Number of memories:               1
   Number of memory bits:          180
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           3145
   Number of public wires:           9
   Number of public wire bits:    1261
   Number of memories:               1
   Number of memory bits:          939
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            339
   Number of public wires:           9
   Number of public wire bits:     139
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1321
   Number of public wires:           9
   Number of public wire bits:     531
   Number of memories:               1
   Number of memory bits:          262
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1299
   Number of public wires:           9
   Number of public wire bits:     523
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2603
   Number of public wires:           9
   Number of public wire bits:    1047
   Number of memories:               1
   Number of memory bits:         2560
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_f               1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:            642
   Number of public wires:          17
   Number of public wire bits:     642
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_g               1

=== SizedFIFO_x ===

   Number of wires:                 17
   Number of wire bits:            278
   Number of public wires:          17
   Number of public wire bits:     278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_x               1

=== arSRLFIFO_a ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== arSRLFIFO_d ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_d               1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      1
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9

=== generic_fifo_sc_d ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      1
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9

=== generic_fifo_sc_f ===

   Number of wires:                 93
   Number of wire bits:            355
   Number of public wires:          27
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram      1
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9

=== generic_fifo_sc_g ===

   Number of wires:                 93
   Number of wire bits:           1367
   Number of public wires:          27
   Number of public wire bits:    1289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram      1
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9

=== generic_fifo_sc_x ===

   Number of wires:                 93
   Number of wire bits:            629
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram      1
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9

=== mkDelayWorker32B ===

   Number of wires:               1165
   Number of wire bits:          19057
   Number of public wires:         837
   Number of public wire bits:   18585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                719
     $add                           35
     $and                            8
     $dff                            3
     $dffe                           7
     $eq                            61
     $ge                             2
     $gt                             4
     $logic_and                    204
     $logic_not                     52
     $logic_or                      98
     $mux                           76
     $ne                            25
     $not                            1
     $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram      2
     $pmux                          16
     $reduce_and                     9
     $reduce_bool                   15
     $reduce_or                      3
     $sdff                           8
     $sdffe                         67
     $sub                           10
     $xor                            2
     ResetToBool                     4
     SizedFIFO_a                     1
     SizedFIFO_b                     1
     SizedFIFO_x                     1
     arSRLFIFO_a                     1
     arSRLFIFO_b                     1
     arSRLFIFO_c                     1
     arSRLFIFO_d                     1

=== design hierarchy ===

   mkDelayWorker32B                  1
     $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram      2
     ResetToBool                     4
     SizedFIFO_a                     1
       generic_fifo_sc_f             1
         $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram      1
     SizedFIFO_b                     1
       generic_fifo_sc_g             1
         $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram      1
     SizedFIFO_x                     1
       generic_fifo_sc_x             1
         $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram      1
     arSRLFIFO_a                     1
       generic_fifo_sc_a             1
         $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     arSRLFIFO_b                     1
       generic_fifo_sc_b             1
         $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     arSRLFIFO_c                     1
       generic_fifo_sc_c             1
         $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      1
     arSRLFIFO_d                     1
       generic_fifo_sc_d             1
         $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      1

   Number of wires:               2100
   Number of wire bits:          38523
   Number of public wires:        1238
   Number of public wire bits:   29389
   Number of memories:               9
   Number of memory bits:         7781
   Number of processes:              0
   Number of cells:               1395
     $add                           70
     $and                          183
     $dff                            3
     $dffe                          25
     $eq                            89
     $ge                            16
     $gt                             4
     $le                            14
     $logic_and                    204
     $logic_not                     87
     $logic_or                      98
     $lt                            14
     $memrd                         18
     $memwr_v2                      18
     $mux                          228
     $ne                            46
     $not                            8
     $or                            21
     $pmux                          16
     $reduce_and                     9
     $reduce_bool                   64
     $reduce_or                     10
     $sdff                           8
     $sdffe                        130
     $sub                           10
     $xor                            2

