<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2023.2.0.10</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</p>
        <p>Date: Fri Oct 25 14:14:11 2024
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>Filterwheel</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>144 TQ</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>-40 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>BEST,WORST</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>CLK0_PAD</td>
                <td>19.608</td>
                <td>51.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbRxBitClockDiv/div_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain CLK0_PAD</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</td>
                <td>Main_0/RegisterSpace/DataOut[14]:D</td>
                <td>11.490</td>
                <td/>
                <td>13.122</td>
                <td/>
                <td>0.301</td>
                <td>11.825</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/GenRamAddrBus.5.IBUF_RamAddr_i/O:CLK</td>
                <td>Main_0/RegisterSpace/DataOut[14]:D</td>
                <td>11.217</td>
                <td/>
                <td>12.841</td>
                <td/>
                <td>0.301</td>
                <td>11.544</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</td>
                <td>Main_0/RegisterSpace/DataOut[9]:D</td>
                <td>10.936</td>
                <td/>
                <td>12.568</td>
                <td/>
                <td>0.301</td>
                <td>11.273</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</td>
                <td>Main_0/RegisterSpace/DataOut[11]:D</td>
                <td>10.808</td>
                <td/>
                <td>12.440</td>
                <td/>
                <td>0.301</td>
                <td>11.134</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/GenRamAddrBus.2.IBUF_RamAddr_i/O:CLK</td>
                <td>Main_0/RegisterSpace/DataOut[12]:D</td>
                <td>10.745</td>
                <td/>
                <td>12.402</td>
                <td/>
                <td>0.301</td>
                <td>11.082</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RegisterSpace/DataOut[14]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>13.122</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>0.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.431</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.338</td>
                <td>0.769</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>1.066</td>
                <td>102</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.566</td>
                <td>1.632</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/O:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>1.761</td>
                <td>62</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/un124_readreq_4:B</td>
                <td>net</td>
                <td>Main_0/RamBusAddress_i[6]</td>
                <td/>
                <td>+</td>
                <td>1.875</td>
                <td>3.636</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/un124_readreq_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.118</td>
                <td>3.754</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/un130_readreq:C</td>
                <td>net</td>
                <td>Main_0/RegisterSpace/N_866_2</td>
                <td/>
                <td>+</td>
                <td>2.578</td>
                <td>6.332</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/un130_readreq:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.200</td>
                <td>6.532</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut_RNO_22[14]:C</td>
                <td>net</td>
                <td>Main_0/RegisterSpace/un130_readreq_Z</td>
                <td/>
                <td>+</td>
                <td>2.367</td>
                <td>8.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut_RNO_22[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.170</td>
                <td>9.069</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut_RNO_5[14]:D</td>
                <td>net</td>
                <td>Main_0/RegisterSpace/un1_m3_0_a2_a_a_0_21</td>
                <td/>
                <td>+</td>
                <td>1.330</td>
                <td>10.399</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut_RNO_5[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.249</td>
                <td>10.648</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut_RNO_0[14]:C</td>
                <td>net</td>
                <td>Main_0/RegisterSpace/un1_m3_0_a2_a_a_0_57</td>
                <td/>
                <td>+</td>
                <td>0.859</td>
                <td>11.507</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut_RNO_0[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.342</td>
                <td>11.849</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut_RNO[14]:A</td>
                <td>net</td>
                <td>Main_0/RegisterSpace/un1_N_5_mux_i_1</td>
                <td/>
                <td>+</td>
                <td>1.009</td>
                <td>12.858</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut_RNO[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.175</td>
                <td>13.033</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut[14]:D</td>
                <td>net</td>
                <td>Main_0/RegisterSpace/un1_N_5_mux_i</td>
                <td/>
                <td>+</td>
                <td>0.089</td>
                <td>13.122</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.122</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>N/C</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB11:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.338</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB11:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>N/C</td>
                <td>68</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut[14]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB11_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.532</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/DataOut[14]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>PosSenseBit2A</td>
                <td>Main_0/PosDet6AOnStep[14]:EN</td>
                <td>10.317</td>
                <td/>
                <td>10.317</td>
                <td/>
                <td>0.302</td>
                <td>9.023</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>PosSenseBit2A</td>
                <td>Main_0/PosDet6AOnStep[13]:EN</td>
                <td>10.317</td>
                <td/>
                <td>10.317</td>
                <td/>
                <td>0.302</td>
                <td>9.023</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>PosSenseBit2A</td>
                <td>Main_0/PosDet6AOnStep[8]:EN</td>
                <td>10.317</td>
                <td/>
                <td>10.317</td>
                <td/>
                <td>0.302</td>
                <td>9.014</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>PosSenseBit1A</td>
                <td>Main_0/PosDet6AOnStep[14]:EN</td>
                <td>10.160</td>
                <td/>
                <td>10.160</td>
                <td/>
                <td>0.366</td>
                <td>8.930</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>PosSenseBit1A</td>
                <td>Main_0/PosDet6AOnStep[13]:EN</td>
                <td>10.160</td>
                <td/>
                <td>10.160</td>
                <td/>
                <td>0.366</td>
                <td>8.930</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: PosSenseBit2A</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/PosDet6AOnStep[14]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.317</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PosSenseBit2A</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PosSenseBit2A_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>PosSenseBit2A</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PosSenseBit2A_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.415</td>
                <td>1.415</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PosSenseBit2A_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>PosSenseBit2A_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>-0.013</td>
                <td>1.402</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PosSenseBit2A_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.083</td>
                <td>1.485</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/un41_motorstepedge_NE_0:A</td>
                <td>net</td>
                <td>PosSenseBit2A_c</td>
                <td/>
                <td>+</td>
                <td>2.497</td>
                <td>3.982</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/un41_motorstepedge_NE_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.379</td>
                <td>4.361</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/un41_motorstepedge_NE:B</td>
                <td>net</td>
                <td>Main_0/un41_motorstepedge_NE_0_Z</td>
                <td/>
                <td>+</td>
                <td>0.277</td>
                <td>4.638</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/un41_motorstepedge_NE:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.240</td>
                <td>4.878</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/StepperMotor/StepperMotor/LastPosSenseHomeA_0_sqmuxa_i_o3_RNIJUD91_0:C</td>
                <td>net</td>
                <td>Main_0/un41_motorstepedge_NE_Z</td>
                <td/>
                <td>+</td>
                <td>1.200</td>
                <td>6.078</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/StepperMotor/StepperMotor/LastPosSenseHomeA_0_sqmuxa_i_o3_RNIJUD91_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.088</td>
                <td>6.166</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/StepperMotor/StepperMotor/LastPosSenseHomeA_0_sqmuxa_i_o3_RNI5VNA2_5:D</td>
                <td>net</td>
                <td>Main_0/StepperMotor/StepperMotor/N_1946</td>
                <td/>
                <td>+</td>
                <td>0.932</td>
                <td>7.098</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/StepperMotor/StepperMotor/LastPosSenseHomeA_0_sqmuxa_i_o3_RNI5VNA2_5:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.088</td>
                <td>7.186</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/PosDet6AOnStep[14]:EN</td>
                <td>net</td>
                <td>Main_0/un1_MasterReset_70_or</td>
                <td/>
                <td>+</td>
                <td>3.131</td>
                <td>10.317</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.317</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.227</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.191</td>
                <td>N/C</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.332</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.288</td>
                <td>N/C</td>
                <td>99</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/PosDet6AOnStep[14]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.558</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/PosDet6AOnStep[14]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.302</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/StepperMotor/StepperMotor/MotorBMinus_i:CLK</td>
                <td>MotorDriveBMinusPrime</td>
                <td>8.563</td>
                <td/>
                <td>10.214</td>
                <td/>
                <td>10.214</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/StepperMotor/InTransit:CLK</td>
                <td>MotorDriveBMinusPrime</td>
                <td>8.535</td>
                <td/>
                <td>10.186</td>
                <td/>
                <td>10.186</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/StepperMotor/StepperMotor/MotorBMinus_i:CLK</td>
                <td>MotorDriveBMinus</td>
                <td>8.117</td>
                <td/>
                <td>9.768</td>
                <td/>
                <td>9.768</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/StepperMotor/InTransit:CLK</td>
                <td>MotorDriveBMinus</td>
                <td>8.089</td>
                <td/>
                <td>9.740</td>
                <td/>
                <td>9.740</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/ShootThruIxnaeOneShotAPlus/shot_i:CLK</td>
                <td>MotorDriveAPlus</td>
                <td>7.651</td>
                <td/>
                <td>9.312</td>
                <td/>
                <td>9.312</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/StepperMotor/StepperMotor/MotorBMinus_i:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MotorDriveBMinusPrime</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.214</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>0.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.431</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.340</td>
                <td>0.771</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>1.069</td>
                <td>89</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/StepperMotor/StepperMotor/MotorBMinus_i:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>1.651</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/StepperMotor/StepperMotor/MotorBMinus_i:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>1.780</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/StepperMotor/MotorBMinus:B</td>
                <td>net</td>
                <td>Main_0/StepperMotor/MotorBMinus_i</td>
                <td/>
                <td>+</td>
                <td>0.519</td>
                <td>2.299</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/StepperMotor/MotorBMinus:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.103</td>
                <td>2.402</td>
                <td>20</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/un3_motordrivebminus:C</td>
                <td>net</td>
                <td>Main_0/MotorBMinus</td>
                <td/>
                <td>+</td>
                <td>1.528</td>
                <td>3.930</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/un3_motordrivebminus:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.249</td>
                <td>4.179</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MotorDriveBMinusPrime_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>MotorDriveBMinus_c</td>
                <td/>
                <td>+</td>
                <td>2.590</td>
                <td>6.769</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MotorDriveBMinusPrime_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.392</td>
                <td>7.161</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MotorDriveBMinusPrime_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>MotorDriveBMinusPrime_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.139</td>
                <td>7.300</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MotorDriveBMinusPrime_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.914</td>
                <td>10.214</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MotorDriveBMinusPrime</td>
                <td>net</td>
                <td>MotorDriveBMinusPrime</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.214</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.214</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MotorDriveBMinusPrime</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/Uart0BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/Uart0TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/Uart1BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/Uart1TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/Uart2BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/Uart2TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/Uart3BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/Uart3TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/UartGpsRxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/UartGpsTxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/UartUsbRxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Main_0/UartUsbTxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/BootupReset/shot_i:CLK</td>
                <td>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:ALn</td>
                <td>6.358</td>
                <td/>
                <td>7.988</td>
                <td/>
                <td>0.419</td>
                <td>6.785</td>
                <td>0.008</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/BootupReset/shot_i:CLK</td>
                <td>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[6]:ALn</td>
                <td>6.358</td>
                <td/>
                <td>7.988</td>
                <td/>
                <td>0.419</td>
                <td>6.785</td>
                <td>0.008</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/BootupReset/shot_i:CLK</td>
                <td>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[4]:ALn</td>
                <td>6.358</td>
                <td/>
                <td>7.988</td>
                <td/>
                <td>0.419</td>
                <td>6.785</td>
                <td>0.008</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/BootupReset/shot_i:CLK</td>
                <td>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[10]:ALn</td>
                <td>6.358</td>
                <td/>
                <td>7.988</td>
                <td/>
                <td>0.419</td>
                <td>6.785</td>
                <td>0.008</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/BootupReset/shot_i:CLK</td>
                <td>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[5]:ALn</td>
                <td>6.358</td>
                <td/>
                <td>7.988</td>
                <td/>
                <td>0.419</td>
                <td>6.772</td>
                <td>-0.005</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/BootupReset/shot_i:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.988</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>0.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.431</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.329</td>
                <td>0.760</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>1.057</td>
                <td>93</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/BootupReset/shot_i:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.573</td>
                <td>1.630</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/BootupReset/shot_i:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>1.759</td>
                <td>40</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsFifoReset_i:A</td>
                <td>net</td>
                <td>Main_0/shot_i</td>
                <td/>
                <td>+</td>
                <td>2.275</td>
                <td>4.034</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsFifoReset_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.195</td>
                <td>4.229</td>
                <td>109</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:ALn</td>
                <td>net</td>
                <td>Main_0/UartGpsFifoReset_i_Z</td>
                <td/>
                <td>+</td>
                <td>3.759</td>
                <td>7.988</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.988</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>N/C</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.341</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>N/C</td>
                <td>29</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.552</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/UartFifo/fifo_i/counter_r[8]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.419</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</td>
                <td>6.684</td>
                <td/>
                <td>8.744</td>
                <td/>
                <td>1.506</td>
                <td>8.190</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[4]</td>
                <td>6.816</td>
                <td/>
                <td>8.876</td>
                <td/>
                <td>0.448</td>
                <td>7.264</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[0]</td>
                <td>6.775</td>
                <td/>
                <td>8.835</td>
                <td/>
                <td>0.355</td>
                <td>7.130</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[11]</td>
                <td>6.682</td>
                <td/>
                <td>8.742</td>
                <td/>
                <td>0.298</td>
                <td>6.980</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[10]</td>
                <td>6.676</td>
                <td/>
                <td>8.736</td>
                <td/>
                <td>0.212</td>
                <td>6.888</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.744</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.241</td>
                <td>0.241</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.438</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.363</td>
                <td>0.801</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>1.098</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.457</td>
                <td>1.555</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.248</td>
                <td>1.803</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>net</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</td>
                <td/>
                <td>+</td>
                <td>0.257</td>
                <td>2.060</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[15]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>+</td>
                <td>1.521</td>
                <td>3.581</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CoreAPB3_0/iPSELS_1_0[0]:A</td>
                <td>net</td>
                <td>Filterwheel_sb_0/AMBA_SLAVE_0_PADDRS_net_0_Z[15]</td>
                <td/>
                <td>+</td>
                <td>0.932</td>
                <td>4.513</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CoreAPB3_0/iPSELS_1_0[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.118</td>
                <td>4.631</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CoreAPB3_0/iPSELS[0]:B</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CoreAPB3_0/iPSELS_1[0]</td>
                <td/>
                <td>+</td>
                <td>0.276</td>
                <td>4.907</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CoreAPB3_0/iPSELS[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.240</td>
                <td>5.147</td>
                <td>34</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/WriteAck_RNINCNP:C</td>
                <td>net</td>
                <td>Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0</td>
                <td/>
                <td>+</td>
                <td>1.473</td>
                <td>6.620</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RegisterSpace/WriteAck_RNINCNP:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.268</td>
                <td>6.888</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A</td>
                <td>net</td>
                <td>Main_0_RamBusAck_i_m_i</td>
                <td/>
                <td>+</td>
                <td>1.302</td>
                <td>8.190</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.236</td>
                <td>8.426</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</td>
                <td>net</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/F_HM0_READY_net</td>
                <td/>
                <td>+</td>
                <td>0.318</td>
                <td>8.744</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.744</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.241</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>N/C</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.363</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.457</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.248</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>net</td>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</td>
                <td/>
                <td>+</td>
                <td>0.257</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/Filterwheel_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>-</td>
                <td>1.506</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</td>
                <td>INIT_DONE</td>
                <td>6.565</td>
                <td/>
                <td>8.214</td>
                <td/>
                <td>8.214</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: INIT_DONE</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.214</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.241</td>
                <td>0.241</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.438</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.359</td>
                <td>0.797</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>1.094</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.555</td>
                <td>1.649</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>1.752</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>INIT_DONE_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>INIT_DONE_c</td>
                <td/>
                <td>+</td>
                <td>2.002</td>
                <td>3.754</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>INIT_DONE_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.220</td>
                <td>3.974</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>INIT_DONE_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>INIT_DONE_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.767</td>
                <td>4.741</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>INIT_DONE_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>3.473</td>
                <td>8.214</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>INIT_DONE</td>
                <td>net</td>
                <td>INIT_DONE</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.214</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.214</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>INIT_DONE</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</h3>
        <p>No Path</p>
        <h3>SET Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT to Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</td>
                <td>0.733</td>
                <td/>
                <td>5.898</td>
                <td/>
                <td>0.302</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core_q1:D</td>
                <td>0.720</td>
                <td/>
                <td>5.885</td>
                <td/>
                <td>0.301</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Filterwheel_sb_0/CORERESETP_0/ddr_settled:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/ddr_settled_q1:D</td>
                <td>0.556</td>
                <td/>
                <td>4.867</td>
                <td/>
                <td>0.302</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core_q1:D</td>
                <td>0.575</td>
                <td/>
                <td>4.483</td>
                <td/>
                <td>0.301</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:D</td>
                <td>0.561</td>
                <td/>
                <td>4.207</td>
                <td/>
                <td>0.301</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>5.898</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</td>
                <td/>
                <td>+</td>
                <td>2.055</td>
                <td>2.055</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RCOSC_25_50MHZ_FAB</td>
                <td>+</td>
                <td>0.181</td>
                <td>2.236</td>
                <td>15</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</td>
                <td/>
                <td>+</td>
                <td>2.929</td>
                <td>5.165</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.109</td>
                <td>5.274</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_Z</td>
                <td/>
                <td>+</td>
                <td>0.624</td>
                <td>5.898</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.898</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.241</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>N/C</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.355</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>N/C</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.540</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.302</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:ALn</td>
                <td>2.196</td>
                <td/>
                <td>3.841</td>
                <td/>
                <td>0.419</td>
                <td>2.628</td>
                <td>0.013</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:ALn</td>
                <td>2.196</td>
                <td/>
                <td>3.841</td>
                <td/>
                <td>0.419</td>
                <td>2.628</td>
                <td>0.013</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_state[6]:ALn</td>
                <td>2.196</td>
                <td/>
                <td>3.841</td>
                <td/>
                <td>0.419</td>
                <td>2.617</td>
                <td>0.002</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:ALn</td>
                <td>2.196</td>
                <td/>
                <td>3.841</td>
                <td/>
                <td>0.419</td>
                <td>2.617</td>
                <td>0.002</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/CONFIG1_DONE_q1:ALn</td>
                <td>2.195</td>
                <td/>
                <td>3.840</td>
                <td/>
                <td>0.419</td>
                <td>2.616</td>
                <td>0.002</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.841</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.241</td>
                <td>0.241</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.438</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.358</td>
                <td>0.796</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>1.093</td>
                <td>13</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.552</td>
                <td>1.645</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>1.748</td>
                <td>20</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:ALn</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base_0</td>
                <td/>
                <td>+</td>
                <td>2.093</td>
                <td>3.841</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.841</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.241</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>N/C</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.359</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>N/C</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.538</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_clk_base:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.419</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</td>
                <td>0.713</td>
                <td/>
                <td>4.423</td>
                <td/>
                <td>0.301</td>
                <td>1.058</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:D</td>
                <td>0.574</td>
                <td/>
                <td>4.296</td>
                <td/>
                <td>0.301</td>
                <td>0.931</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D</td>
                <td>0.571</td>
                <td/>
                <td>4.293</td>
                <td/>
                <td>0.301</td>
                <td>0.917</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc_q1:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:D</td>
                <td>0.552</td>
                <td/>
                <td>4.273</td>
                <td/>
                <td>0.301</td>
                <td>0.908</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc_q1:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:D</td>
                <td>0.572</td>
                <td/>
                <td>4.282</td>
                <td/>
                <td>0.301</td>
                <td>0.907</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.423</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</td>
                <td/>
                <td>+</td>
                <td>2.055</td>
                <td>2.055</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RCOSC_25_50MHZ_FAB</td>
                <td>+</td>
                <td>0.181</td>
                <td>2.236</td>
                <td>15</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</td>
                <td/>
                <td>+</td>
                <td>1.474</td>
                <td>3.710</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>3.813</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1_Z</td>
                <td/>
                <td>+</td>
                <td>0.610</td>
                <td>4.423</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.423</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</td>
                <td/>
                <td>+</td>
                <td>2.055</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RCOSC_25_50MHZ_FAB</td>
                <td>+</td>
                <td>0.181</td>
                <td>N/C</td>
                <td>15</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</td>
                <td/>
                <td>+</td>
                <td>1.430</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 to Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</td>
                <td>1.154</td>
                <td/>
                <td>4.864</td>
                <td/>
                <td>0.419</td>
                <td>1.679</td>
                <td>0.106</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core:ALn</td>
                <td>0.938</td>
                <td/>
                <td>4.659</td>
                <td/>
                <td>0.419</td>
                <td>1.220</td>
                <td>-0.137</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/ddr_settled:ALn</td>
                <td>0.931</td>
                <td/>
                <td>4.653</td>
                <td/>
                <td>0.421</td>
                <td>0.825</td>
                <td>-0.527</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core:ALn</td>
                <td>0.653</td>
                <td/>
                <td>2.783</td>
                <td/>
                <td>0.327</td>
                <td>0.195</td>
                <td>-0.785</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:CLK</td>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:ALn</td>
                <td>0.537</td>
                <td/>
                <td>2.667</td>
                <td/>
                <td>0.327</td>
                <td>0.079</td>
                <td>-0.785</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.864</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</td>
                <td/>
                <td>+</td>
                <td>2.055</td>
                <td>2.055</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RCOSC_25_50MHZ_FAB</td>
                <td>+</td>
                <td>0.181</td>
                <td>2.236</td>
                <td>15</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</td>
                <td/>
                <td>+</td>
                <td>1.474</td>
                <td>3.710</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>3.813</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</td>
                <td>net</td>
                <td>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc_Z</td>
                <td/>
                <td>+</td>
                <td>1.051</td>
                <td>4.864</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.864</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</td>
                <td/>
                <td>+</td>
                <td>2.055</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RCOSC_25_50MHZ_FAB</td>
                <td>+</td>
                <td>0.181</td>
                <td>N/C</td>
                <td>15</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:CLK</td>
                <td>net</td>
                <td>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</td>
                <td/>
                <td>+</td>
                <td>1.368</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.419</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/Uart0BitClockDiv/clko_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</td>
                <td>5.274</td>
                <td/>
                <td>8.386</td>
                <td/>
                <td>0.366</td>
                <td>5.692</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos[2]:CLK</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</td>
                <td>5.094</td>
                <td/>
                <td>8.193</td>
                <td/>
                <td>0.366</td>
                <td>5.499</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg[0]:EN</td>
                <td>5.109</td>
                <td/>
                <td>8.221</td>
                <td/>
                <td>0.366</td>
                <td>5.488</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg[4]:EN</td>
                <td>5.078</td>
                <td/>
                <td>8.190</td>
                <td/>
                <td>0.366</td>
                <td>5.467</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg[6]:EN</td>
                <td>5.051</td>
                <td/>
                <td>8.163</td>
                <td/>
                <td>0.366</td>
                <td>5.445</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.386</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_Z</td>
                <td/>
                <td>+</td>
                <td>1.601</td>
                <td>1.601</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>1.863</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.367</td>
                <td>2.230</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>2.528</td>
                <td>19</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.584</td>
                <td>3.112</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>3.241</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RxProc.un3_enable:C</td>
                <td>net</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos_Z[1]</td>
                <td/>
                <td>+</td>
                <td>0.893</td>
                <td>4.134</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RxProc.un3_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.374</td>
                <td>4.508</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RxProc.un21_enable:B</td>
                <td>net</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/bitpos_1_sqmuxa</td>
                <td/>
                <td>+</td>
                <td>0.784</td>
                <td>5.292</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RxProc.un21_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.188</td>
                <td>5.480</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg_0_sqmuxa:C</td>
                <td>net</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/un21_enable</td>
                <td/>
                <td>+</td>
                <td>0.800</td>
                <td>6.280</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.268</td>
                <td>6.548</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg_14_0:D</td>
                <td>net</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.426</td>
                <td>6.974</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg_14_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.342</td>
                <td>7.316</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</td>
                <td>net</td>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg_14</td>
                <td/>
                <td>+</td>
                <td>1.070</td>
                <td>8.386</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.386</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_Z</td>
                <td/>
                <td>+</td>
                <td>1.601</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.367</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>N/C</td>
                <td>19</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.532</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/Uart/RReg[5]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.366</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart0BitClockDiv/clko_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/IBufRxd0/O:CLK</td>
                <td>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</td>
                <td>0.325</td>
                <td/>
                <td>1.258</td>
                <td/>
                <td>0.234</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/IBufRxd0/O:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.258</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>0.135</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.112</td>
                <td>0.247</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.193</td>
                <td>0.440</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>0.611</td>
                <td>29</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxd0/O:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.322</td>
                <td>0.933</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxd0/O:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.059</td>
                <td>0.992</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</td>
                <td>net</td>
                <td>Main_0/Rxd0_i</td>
                <td/>
                <td>+</td>
                <td>0.266</td>
                <td>1.258</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.258</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_Z</td>
                <td/>
                <td>+</td>
                <td>0.919</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.207</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>N/C</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.326</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Main_0/Uart0TxBitClockDiv/div_i:Q to Main_0/Uart0BitClockDiv/clko_i:Q</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/Uart0TxBitClockDiv/div_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</td>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</td>
                <td>3.503</td>
                <td/>
                <td>6.886</td>
                <td/>
                <td>0.301</td>
                <td>3.905</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</td>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt[2]:D</td>
                <td>3.346</td>
                <td/>
                <td>6.729</td>
                <td/>
                <td>0.301</td>
                <td>3.748</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</td>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt[1]:D</td>
                <td>3.344</td>
                <td/>
                <td>6.727</td>
                <td/>
                <td>0.301</td>
                <td>3.736</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</td>
                <td>Main_0/RS422_Tx0/UartTxUart/LastGo:EN</td>
                <td>2.132</td>
                <td/>
                <td>5.515</td>
                <td/>
                <td>0.366</td>
                <td>3.511</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt[1]:CLK</td>
                <td>Main_0/RS422_Tx0/UartTxUart/TxD:D</td>
                <td>2.959</td>
                <td/>
                <td>6.353</td>
                <td/>
                <td>0.301</td>
                <td>3.362</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.886</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/Busy_i:CLK</td>
                <td>net</td>
                <td>Main_0/Uart0TxBitClockDiv/div_i_0</td>
                <td/>
                <td>+</td>
                <td>3.383</td>
                <td>3.383</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/Busy_i:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>3.512</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa:A</td>
                <td>net</td>
                <td>Main_0/RS422_Tx0/TxInProgress_i_i</td>
                <td/>
                <td>+</td>
                <td>1.186</td>
                <td>4.698</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.175</td>
                <td>4.873</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa_1:B</td>
                <td>net</td>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>1.163</td>
                <td>6.036</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.240</td>
                <td>6.276</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_7_f0[0]:C</td>
                <td>net</td>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_0_sqmuxa_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.281</td>
                <td>6.557</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_7_f0[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.240</td>
                <td>6.797</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</td>
                <td>net</td>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt_7[0]</td>
                <td/>
                <td>+</td>
                <td>0.089</td>
                <td>6.886</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.886</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart0TxBitClockDiv/div_i_0</td>
                <td/>
                <td>+</td>
                <td>3.282</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/BitCnt[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx0/UartTxUart/TxD:CLK</td>
                <td>Txd0</td>
                <td>5.853</td>
                <td/>
                <td>9.247</td>
                <td/>
                <td>9.247</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx0/UartTxUart/TxD:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Txd0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.247</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/TxD:CLK</td>
                <td>net</td>
                <td>Main_0/Uart0TxBitClockDiv/div_i_0</td>
                <td/>
                <td>+</td>
                <td>3.394</td>
                <td>3.394</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/UartTxUart/TxD:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>3.523</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd0_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>Txd0_c</td>
                <td/>
                <td>+</td>
                <td>2.277</td>
                <td>5.800</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd0_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.392</td>
                <td>6.192</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd0_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>Txd0_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.402</td>
                <td>6.594</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd0_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.653</td>
                <td>9.247</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd0</td>
                <td>net</td>
                <td>Txd0</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.247</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.247</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Txd0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart0TxBitClockDiv/div_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx0/StartTx:CLK</td>
                <td>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</td>
                <td>0.327</td>
                <td/>
                <td>1.254</td>
                <td/>
                <td>0.234</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx0/StartTx:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Tx0/IBufStartTx/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.254</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>0.135</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.111</td>
                <td>0.246</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.183</td>
                <td>0.429</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>0.600</td>
                <td>45</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/StartTx:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.327</td>
                <td>0.927</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/StartTx:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.059</td>
                <td>0.986</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</td>
                <td>net</td>
                <td>Main_0/RS422_Tx0/StartTx_Z</td>
                <td/>
                <td>+</td>
                <td>0.268</td>
                <td>1.254</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.254</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart0TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/IBufStartTx/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/Uart0TxBitClockDiv/div_i_0</td>
                <td/>
                <td>+</td>
                <td>1.361</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/Uart1BitClockDiv/clko_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</td>
                <td>4.634</td>
                <td/>
                <td>7.464</td>
                <td/>
                <td>0.366</td>
                <td>5.017</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg[3]:EN</td>
                <td>4.402</td>
                <td/>
                <td>7.232</td>
                <td/>
                <td>0.366</td>
                <td>4.772</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg[0]:EN</td>
                <td>4.335</td>
                <td/>
                <td>7.165</td>
                <td/>
                <td>0.366</td>
                <td>4.706</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos[0]:CLK</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</td>
                <td>4.323</td>
                <td/>
                <td>7.153</td>
                <td/>
                <td>0.366</td>
                <td>4.706</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos[1]:CLK</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</td>
                <td>4.251</td>
                <td/>
                <td>7.081</td>
                <td/>
                <td>0.366</td>
                <td>4.634</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.464</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</td>
                <td>net</td>
                <td>Main_0/Uart1BitClockDiv/clko_i_1</td>
                <td/>
                <td>+</td>
                <td>1.327</td>
                <td>1.327</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>1.589</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:An</td>
                <td>net</td>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.372</td>
                <td>1.961</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>2.259</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:CLK</td>
                <td>net</td>
                <td>Main_0/UartClk1</td>
                <td/>
                <td>+</td>
                <td>0.571</td>
                <td>2.830</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos[2]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>2.959</td>
                <td>13</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos_RNIMSRD[3]:A</td>
                <td>net</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos_Z[2]</td>
                <td/>
                <td>+</td>
                <td>0.780</td>
                <td>3.739</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/bitpos_RNIMSRD[3]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.374</td>
                <td>4.113</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RxProc.un21_enable:A</td>
                <td>net</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/RxAv_5</td>
                <td/>
                <td>+</td>
                <td>0.640</td>
                <td>4.753</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RxProc.un21_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.088</td>
                <td>4.841</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg_0_sqmuxa:D</td>
                <td>net</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/un21_enable</td>
                <td/>
                <td>+</td>
                <td>0.606</td>
                <td>5.447</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.119</td>
                <td>5.566</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg_15_0:C</td>
                <td>net</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.287</td>
                <td>5.853</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg_15_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.103</td>
                <td>5.956</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</td>
                <td>net</td>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg_15</td>
                <td/>
                <td>+</td>
                <td>1.508</td>
                <td>7.464</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.464</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</td>
                <td>net</td>
                <td>Main_0/Uart1BitClockDiv/clko_i_1</td>
                <td/>
                <td>+</td>
                <td>1.327</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:An</td>
                <td>net</td>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.372</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>N/C</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:CLK</td>
                <td>net</td>
                <td>Main_0/UartClk1</td>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.366</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart1BitClockDiv/clko_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/IBufRxd1/O:CLK</td>
                <td>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</td>
                <td>0.325</td>
                <td/>
                <td>1.256</td>
                <td/>
                <td>0.234</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/IBufRxd1/O:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.256</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>0.135</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.112</td>
                <td>0.247</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.191</td>
                <td>0.438</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>0.609</td>
                <td>90</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxd1/O:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.322</td>
                <td>0.931</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxd1/O:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.059</td>
                <td>0.990</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</td>
                <td>net</td>
                <td>Main_0/Rxd1_i</td>
                <td/>
                <td>+</td>
                <td>0.266</td>
                <td>1.256</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.256</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</td>
                <td>net</td>
                <td>Main_0/Uart1BitClockDiv/clko_i_1</td>
                <td/>
                <td>+</td>
                <td>0.762</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.211</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>N/C</td>
                <td>13</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.320</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Main_0/Uart1TxBitClockDiv/div_i:Q to Main_0/Uart1BitClockDiv/clko_i:Q</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/Uart1TxBitClockDiv/div_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:CLK</td>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD:D</td>
                <td>2.944</td>
                <td/>
                <td>3.984</td>
                <td/>
                <td>0.301</td>
                <td>3.264</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:CLK</td>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD:D</td>
                <td>2.402</td>
                <td/>
                <td>3.455</td>
                <td/>
                <td>0.301</td>
                <td>2.735</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS422_Tx1/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:D</td>
                <td>1.986</td>
                <td/>
                <td>3.437</td>
                <td/>
                <td>0.301</td>
                <td>2.729</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS422_Tx1/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:D</td>
                <td>1.984</td>
                <td/>
                <td>3.435</td>
                <td/>
                <td>0.301</td>
                <td>2.715</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS422_Tx1/IBufStartTx/O:CLK</td>
                <td>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:D</td>
                <td>1.804</td>
                <td/>
                <td>3.245</td>
                <td/>
                <td>0.301</td>
                <td>2.537</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Tx1/UartTxUart/TxD:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.984</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart1TxBitClockDiv/div_i_Z</td>
                <td/>
                <td>+</td>
                <td>1.040</td>
                <td>1.040</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/BitCnt[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>1.143</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_0_wmux:B</td>
                <td>net</td>
                <td>Main_0/RS422_Tx1/UartTxUart/BitCnt_Z[1]</td>
                <td/>
                <td>+</td>
                <td>0.906</td>
                <td>2.049</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_0_wmux:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.395</td>
                <td>2.444</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_wmux_0:A</td>
                <td>net</td>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_0_y0</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>2.556</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_wmux_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.118</td>
                <td>2.674</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_wmux_3:B</td>
                <td>net</td>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_0_y1</td>
                <td/>
                <td>+</td>
                <td>0.264</td>
                <td>2.938</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2_7_2_wmux_3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.240</td>
                <td>3.178</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_3_iv_i:B</td>
                <td>net</td>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_2</td>
                <td/>
                <td>+</td>
                <td>0.631</td>
                <td>3.809</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_3_iv_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.088</td>
                <td>3.897</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD:D</td>
                <td>net</td>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD_3_iv_i_Z</td>
                <td/>
                <td>+</td>
                <td>0.087</td>
                <td>3.984</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.984</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD:CLK</td>
                <td>net</td>
                <td>Main_0/Uart1TxBitClockDiv/div_i_Z</td>
                <td/>
                <td>+</td>
                <td>1.021</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD:CLK</td>
                <td>Txd1</td>
                <td>6.254</td>
                <td/>
                <td>7.307</td>
                <td/>
                <td>7.307</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx1/UartTxUart/TxD:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Txd1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.307</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD:CLK</td>
                <td>net</td>
                <td>Main_0/Uart1TxBitClockDiv/div_i_Z</td>
                <td/>
                <td>+</td>
                <td>1.053</td>
                <td>1.053</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/UartTxUart/TxD:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>1.182</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd1_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>Txd1_c</td>
                <td/>
                <td>+</td>
                <td>2.632</td>
                <td>3.814</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd1_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.392</td>
                <td>4.206</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd1_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>Txd1_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.403</td>
                <td>4.609</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd1_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.698</td>
                <td>7.307</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd1</td>
                <td>net</td>
                <td>Txd1</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.307</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.307</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Txd1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart1TxBitClockDiv/div_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx1/StartTx:CLK</td>
                <td>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</td>
                <td>0.571</td>
                <td/>
                <td>2.232</td>
                <td/>
                <td>0.301</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx1/StartTx:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Tx1/IBufStartTx/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.232</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>0.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.431</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.340</td>
                <td>0.771</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>1.069</td>
                <td>90</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/StartTx:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.592</td>
                <td>1.661</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/StartTx:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>1.764</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</td>
                <td>net</td>
                <td>Main_0/RS422_Tx1/StartTx_Z</td>
                <td/>
                <td>+</td>
                <td>0.468</td>
                <td>2.232</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.232</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart1TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/IBufStartTx/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/Uart1TxBitClockDiv/div_i_Z</td>
                <td/>
                <td>+</td>
                <td>1.398</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/Uart2BitClockDiv/clko_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</td>
                <td>4.978</td>
                <td/>
                <td>8.051</td>
                <td/>
                <td>0.366</td>
                <td>5.335</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg[6]:EN</td>
                <td>4.925</td>
                <td/>
                <td>7.998</td>
                <td/>
                <td>0.366</td>
                <td>5.304</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg[0]:EN</td>
                <td>4.727</td>
                <td/>
                <td>7.800</td>
                <td/>
                <td>0.366</td>
                <td>5.098</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg[2]:EN</td>
                <td>4.727</td>
                <td/>
                <td>7.800</td>
                <td/>
                <td>0.366</td>
                <td>5.096</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos[3]:CLK</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</td>
                <td>4.695</td>
                <td/>
                <td>7.768</td>
                <td/>
                <td>0.366</td>
                <td>5.052</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.051</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_0</td>
                <td/>
                <td>+</td>
                <td>1.607</td>
                <td>1.607</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>1.869</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.339</td>
                <td>2.208</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>2.505</td>
                <td>19</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.568</td>
                <td>3.073</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>3.202</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RxProc.un3_enable:D</td>
                <td>net</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.696</td>
                <td>3.898</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RxProc.un3_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.374</td>
                <td>4.272</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RxProc.un21_enable:B</td>
                <td>net</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/bitpos_1_sqmuxa</td>
                <td/>
                <td>+</td>
                <td>0.599</td>
                <td>4.871</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RxProc.un21_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.240</td>
                <td>5.111</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg_0_sqmuxa:D</td>
                <td>net</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/un21_enable</td>
                <td/>
                <td>+</td>
                <td>0.907</td>
                <td>6.018</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.387</td>
                <td>6.405</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg_13_0:C</td>
                <td>net</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.407</td>
                <td>6.812</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg_13_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.342</td>
                <td>7.154</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</td>
                <td>net</td>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg_13</td>
                <td/>
                <td>+</td>
                <td>0.897</td>
                <td>8.051</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.051</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_0</td>
                <td/>
                <td>+</td>
                <td>1.607</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>N/C</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:An</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.338</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>N/C</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.578</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.366</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart2BitClockDiv/clko_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/IBufRxd2/O:CLK</td>
                <td>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</td>
                <td>0.317</td>
                <td/>
                <td>1.245</td>
                <td/>
                <td>0.234</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/IBufRxd2/O:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.245</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>0.135</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.112</td>
                <td>0.247</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.191</td>
                <td>0.438</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>0.609</td>
                <td>88</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxd2/O:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.319</td>
                <td>0.928</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxd2/O:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.059</td>
                <td>0.987</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</td>
                <td>net</td>
                <td>Main_0/Rxd2_i</td>
                <td/>
                <td>+</td>
                <td>0.258</td>
                <td>1.245</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.245</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_0</td>
                <td/>
                <td>+</td>
                <td>0.922</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>N/C</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:An</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.191</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>N/C</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.332</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Main_0/Uart2TxBitClockDiv/div_i:Q to Main_0/Uart2BitClockDiv/clko_i:Q</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/Uart2TxBitClockDiv/div_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx2/IBufStartTx/O:CLK</td>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</td>
                <td>2.427</td>
                <td/>
                <td>5.094</td>
                <td/>
                <td>0.301</td>
                <td>3.598</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS422_Tx2/IBufStartTx/O:CLK</td>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</td>
                <td>2.274</td>
                <td/>
                <td>4.941</td>
                <td/>
                <td>0.301</td>
                <td>3.445</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS422_Tx2/IBufStartTx/O:CLK</td>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt[1]:D</td>
                <td>2.272</td>
                <td/>
                <td>4.939</td>
                <td/>
                <td>0.301</td>
                <td>3.432</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS422_Tx2/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</td>
                <td>2.204</td>
                <td/>
                <td>4.871</td>
                <td/>
                <td>0.301</td>
                <td>3.375</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS422_Tx2/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</td>
                <td>2.051</td>
                <td/>
                <td>4.718</td>
                <td/>
                <td>0.301</td>
                <td>3.222</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx2/IBufStartTx/O:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>5.094</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/IBufStartTx/O:CLK</td>
                <td>net</td>
                <td>Main_0/Uart2TxBitClockDiv/div_i_2</td>
                <td/>
                <td>+</td>
                <td>2.667</td>
                <td>2.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/IBufStartTx/O:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>2.770</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa:B</td>
                <td>net</td>
                <td>Main_0/RS422_Tx2/StartTx_i</td>
                <td/>
                <td>+</td>
                <td>0.565</td>
                <td>3.335</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.240</td>
                <td>3.575</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa_1:B</td>
                <td>net</td>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.720</td>
                <td>4.295</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.188</td>
                <td>4.483</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_7_f0[0]:C</td>
                <td>net</td>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_0_sqmuxa_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.282</td>
                <td>4.765</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_7_f0[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.240</td>
                <td>5.005</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</td>
                <td>net</td>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt_7[0]</td>
                <td/>
                <td>+</td>
                <td>0.089</td>
                <td>5.094</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.094</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart2TxBitClockDiv/div_i_2</td>
                <td/>
                <td>+</td>
                <td>1.797</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/BitCnt[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx2/UartTxUart/TxD:CLK</td>
                <td>Txd2</td>
                <td>5.725</td>
                <td/>
                <td>7.578</td>
                <td/>
                <td>7.578</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx2/UartTxUart/TxD:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Txd2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.578</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/TxD:CLK</td>
                <td>net</td>
                <td>Main_0/Uart2TxBitClockDiv/div_i_2</td>
                <td/>
                <td>+</td>
                <td>1.853</td>
                <td>1.853</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/UartTxUart/TxD:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>1.982</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd2_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>Txd2_c</td>
                <td/>
                <td>+</td>
                <td>2.100</td>
                <td>4.082</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd2_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.392</td>
                <td>4.474</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd2_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>Txd2_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.406</td>
                <td>4.880</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd2_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.698</td>
                <td>7.578</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd2</td>
                <td>net</td>
                <td>Txd2</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.578</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.578</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Txd2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart2TxBitClockDiv/div_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS422_Tx2/StartTx:CLK</td>
                <td>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</td>
                <td>0.330</td>
                <td/>
                <td>1.248</td>
                <td/>
                <td>0.234</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS422_Tx2/StartTx:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS422_Tx2/IBufStartTx/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.248</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>0.135</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.111</td>
                <td>0.246</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.182</td>
                <td>0.428</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>0.599</td>
                <td>77</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/StartTx:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.319</td>
                <td>0.918</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/StartTx:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.059</td>
                <td>0.977</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</td>
                <td>net</td>
                <td>Main_0/RS422_Tx2/StartTx_Z</td>
                <td/>
                <td>+</td>
                <td>0.271</td>
                <td>1.248</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.248</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart2TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/IBufStartTx/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/Uart2TxBitClockDiv/div_i_2</td>
                <td/>
                <td>+</td>
                <td>1.485</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/Uart3BitClockDiv/clko_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</td>
                <td>4.292</td>
                <td/>
                <td>6.912</td>
                <td/>
                <td>0.366</td>
                <td>4.675</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg[5]:EN</td>
                <td>4.165</td>
                <td/>
                <td>6.785</td>
                <td/>
                <td>0.366</td>
                <td>4.580</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos[1]:CLK</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</td>
                <td>4.175</td>
                <td/>
                <td>6.795</td>
                <td/>
                <td>0.366</td>
                <td>4.558</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos[2]:CLK</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</td>
                <td>4.145</td>
                <td/>
                <td>6.751</td>
                <td/>
                <td>0.366</td>
                <td>4.514</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos[1]:CLK</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg[5]:EN</td>
                <td>4.048</td>
                <td/>
                <td>6.668</td>
                <td/>
                <td>0.366</td>
                <td>4.463</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.912</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_2</td>
                <td/>
                <td>+</td>
                <td>1.108</td>
                <td>1.108</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>1.370</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.373</td>
                <td>1.743</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>2.040</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.580</td>
                <td>2.620</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>2.749</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RxProc.un3_enable:A</td>
                <td>net</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos_Z[3]</td>
                <td/>
                <td>+</td>
                <td>0.502</td>
                <td>3.251</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RxProc.un3_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.374</td>
                <td>3.625</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RxProc.un21_enable:B</td>
                <td>net</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/bitpos_1_sqmuxa</td>
                <td/>
                <td>+</td>
                <td>0.289</td>
                <td>3.914</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RxProc.un21_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.188</td>
                <td>4.102</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg_0_sqmuxa:C</td>
                <td>net</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/un21_enable</td>
                <td/>
                <td>+</td>
                <td>0.834</td>
                <td>4.936</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.400</td>
                <td>5.336</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg_15_0:C</td>
                <td>net</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>5.628</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg_15_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.195</td>
                <td>5.823</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</td>
                <td>net</td>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg_15</td>
                <td/>
                <td>+</td>
                <td>1.089</td>
                <td>6.912</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.912</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_2</td>
                <td/>
                <td>+</td>
                <td>1.108</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.372</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>N/C</td>
                <td>10</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.564</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/Uart/RReg[6]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.366</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart3BitClockDiv/clko_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/IBufRxd3/O:CLK</td>
                <td>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</td>
                <td>0.328</td>
                <td/>
                <td>1.254</td>
                <td/>
                <td>0.234</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/IBufRxd3/O:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.254</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>0.135</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.112</td>
                <td>0.247</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.193</td>
                <td>0.440</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>0.611</td>
                <td>99</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxd3/O:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>0.926</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxd3/O:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.059</td>
                <td>0.985</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</td>
                <td>net</td>
                <td>Main_0/Rxd3_i</td>
                <td/>
                <td>+</td>
                <td>0.269</td>
                <td>1.254</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.254</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_2</td>
                <td/>
                <td>+</td>
                <td>0.636</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.211</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>N/C</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Main_0/Uart3TxBitClockDiv/div_i:Q to Main_0/Uart3BitClockDiv/clko_i:Q</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/Uart3TxBitClockDiv/div_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS433_Tx3/IBufStartTx/O:CLK</td>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</td>
                <td>2.081</td>
                <td/>
                <td>4.083</td>
                <td/>
                <td>0.301</td>
                <td>3.092</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS433_Tx3/IBufStartTx/O:CLK</td>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt[1]:D</td>
                <td>2.081</td>
                <td/>
                <td>4.083</td>
                <td/>
                <td>0.301</td>
                <td>3.092</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS433_Tx3/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</td>
                <td>1.942</td>
                <td/>
                <td>3.933</td>
                <td/>
                <td>0.301</td>
                <td>2.942</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS433_Tx3/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt[1]:D</td>
                <td>1.942</td>
                <td/>
                <td>3.933</td>
                <td/>
                <td>0.301</td>
                <td>2.942</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS433_Tx3/IBufStartTx/O:CLK</td>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt[0]:D</td>
                <td>1.763</td>
                <td/>
                <td>3.765</td>
                <td/>
                <td>0.301</td>
                <td>2.785</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS433_Tx3/IBufStartTx/O:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.083</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/IBufStartTx/O:CLK</td>
                <td>net</td>
                <td>Main_0/Uart3TxBitClockDiv/div_i_1</td>
                <td/>
                <td>+</td>
                <td>2.002</td>
                <td>2.002</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/IBufStartTx/O:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>2.105</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa:B</td>
                <td>net</td>
                <td>Main_0/RS433_Tx3/StartTx_i</td>
                <td/>
                <td>+</td>
                <td>0.427</td>
                <td>2.532</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.240</td>
                <td>2.772</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa_1:B</td>
                <td>net</td>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.516</td>
                <td>3.288</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.188</td>
                <td>3.476</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_7_f0[2]:B</td>
                <td>net</td>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_0_sqmuxa_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.279</td>
                <td>3.755</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_7_f0[2]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.240</td>
                <td>3.995</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</td>
                <td>net</td>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt_7[2]</td>
                <td/>
                <td>+</td>
                <td>0.088</td>
                <td>4.083</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.083</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:CLK</td>
                <td>net</td>
                <td>Main_0/Uart3TxBitClockDiv/div_i_1</td>
                <td/>
                <td>+</td>
                <td>1.292</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS433_Tx3/UartTxUart/TxD:CLK</td>
                <td>Txd3</td>
                <td>5.294</td>
                <td/>
                <td>6.615</td>
                <td/>
                <td>6.615</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS433_Tx3/UartTxUart/TxD:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Txd3</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.615</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/TxD:CLK</td>
                <td>net</td>
                <td>Main_0/Uart3TxBitClockDiv/div_i_1</td>
                <td/>
                <td>+</td>
                <td>1.321</td>
                <td>1.321</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/UartTxUart/TxD:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>1.450</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd3_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>Txd3_c</td>
                <td/>
                <td>+</td>
                <td>1.731</td>
                <td>3.181</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd3_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.392</td>
                <td>3.573</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd3_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>Txd3_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.389</td>
                <td>3.962</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd3_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.653</td>
                <td>6.615</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Txd3</td>
                <td>net</td>
                <td>Txd3</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.615</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.615</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Txd3</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart3TxBitClockDiv/div_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS433_Tx3/StartTx:CLK</td>
                <td>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</td>
                <td>0.566</td>
                <td/>
                <td>2.163</td>
                <td/>
                <td>0.301</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS433_Tx3/StartTx:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS433_Tx3/IBufStartTx/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.163</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>0.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.431</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.324</td>
                <td>0.755</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.297</td>
                <td>1.052</td>
                <td>45</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/StartTx:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.545</td>
                <td>1.597</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/StartTx:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>1.700</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</td>
                <td>net</td>
                <td>Main_0/RS433_Tx3/StartTx_Z</td>
                <td/>
                <td>+</td>
                <td>0.463</td>
                <td>2.163</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.163</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/Uart3TxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/IBufStartTx/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/Uart3TxBitClockDiv/div_i_1</td>
                <td/>
                <td>+</td>
                <td>1.942</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/UartGpsRxBitClockDiv/div_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:CLK</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</td>
                <td>4.587</td>
                <td/>
                <td>7.521</td>
                <td/>
                <td>0.366</td>
                <td>4.964</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[3]:CLK</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</td>
                <td>4.535</td>
                <td/>
                <td>7.469</td>
                <td/>
                <td>0.366</td>
                <td>4.912</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:CLK</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg[1]:EN</td>
                <td>4.391</td>
                <td/>
                <td>7.325</td>
                <td/>
                <td>0.366</td>
                <td>4.783</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[3]:CLK</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg[1]:EN</td>
                <td>4.339</td>
                <td/>
                <td>7.273</td>
                <td/>
                <td>0.366</td>
                <td>4.731</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[2]:CLK</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</td>
                <td>4.354</td>
                <td/>
                <td>7.288</td>
                <td/>
                <td>0.366</td>
                <td>4.731</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.521</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_6</td>
                <td/>
                <td>+</td>
                <td>1.447</td>
                <td>1.447</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>1.709</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.351</td>
                <td>2.060</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>2.358</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:CLK</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.576</td>
                <td>2.934</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>3.063</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RxProc.un3_enable:D</td>
                <td>net</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.779</td>
                <td>3.842</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RxProc.un3_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.277</td>
                <td>4.119</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RxProc.un21_enable:B</td>
                <td>net</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/bitpos_1_sqmuxa</td>
                <td/>
                <td>+</td>
                <td>0.739</td>
                <td>4.858</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RxProc.un21_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.188</td>
                <td>5.046</td>
                <td>10</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg_0_sqmuxa:D</td>
                <td>net</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/un21_enable</td>
                <td/>
                <td>+</td>
                <td>0.612</td>
                <td>5.658</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.114</td>
                <td>5.772</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg_15_0:C</td>
                <td>net</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.372</td>
                <td>6.144</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg_15_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.334</td>
                <td>6.478</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</td>
                <td>net</td>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg_15</td>
                <td/>
                <td>+</td>
                <td>1.043</td>
                <td>7.521</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.521</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_6</td>
                <td/>
                <td>+</td>
                <td>1.447</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.262</td>
                <td>N/C</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.351</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>N/C</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:CLK</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB2_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.565</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/Uart/RReg[6]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.366</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartGpsRxBitClockDiv/div_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/IBufRxdGps/O:CLK</td>
                <td>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</td>
                <td>0.319</td>
                <td/>
                <td>1.254</td>
                <td/>
                <td>0.234</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/IBufRxdGps/O:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.254</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>0.135</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.112</td>
                <td>0.247</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.193</td>
                <td>0.440</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>0.611</td>
                <td>42</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxdGps/O:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.324</td>
                <td>0.935</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/IBufRxdGps/O:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.063</td>
                <td>0.998</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</td>
                <td>net</td>
                <td>Main_0/RxdGps_i</td>
                <td/>
                <td>+</td>
                <td>0.256</td>
                <td>1.254</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.254</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_6</td>
                <td/>
                <td>+</td>
                <td>0.831</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>N/C</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.198</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.171</td>
                <td>N/C</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.322</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.234</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Main_0/UartGpsTxBitClockDiv/div_i:Q to Main_0/UartGpsRxBitClockDiv/div_i:Q</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/UartGpsTxBitClockDiv/div_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:CLK</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</td>
                <td>3.284</td>
                <td/>
                <td>4.464</td>
                <td/>
                <td>0.301</td>
                <td>3.620</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[2]:CLK</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</td>
                <td>2.803</td>
                <td/>
                <td>3.983</td>
                <td/>
                <td>0.301</td>
                <td>3.139</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[0]:D</td>
                <td>2.318</td>
                <td/>
                <td>3.661</td>
                <td/>
                <td>0.301</td>
                <td>2.831</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[2]:D</td>
                <td>2.317</td>
                <td/>
                <td>3.660</td>
                <td/>
                <td>0.301</td>
                <td>2.816</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/LastGo:CLK</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:D</td>
                <td>2.317</td>
                <td/>
                <td>3.660</td>
                <td/>
                <td>0.301</td>
                <td>2.816</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.464</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:CLK</td>
                <td>net</td>
                <td>Main_0/UartGpsTxBitClockDiv/div_i_3</td>
                <td/>
                <td>+</td>
                <td>1.180</td>
                <td>1.180</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>1.283</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_0_wmux:B</td>
                <td>net</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt_Z[1]</td>
                <td/>
                <td>+</td>
                <td>0.982</td>
                <td>2.265</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_0_wmux:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.395</td>
                <td>2.660</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_wmux_0:A</td>
                <td>net</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_0_y0</td>
                <td/>
                <td>+</td>
                <td>0.113</td>
                <td>2.773</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_wmux_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.118</td>
                <td>2.891</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_wmux_3:B</td>
                <td>net</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_0_y1</td>
                <td/>
                <td>+</td>
                <td>0.274</td>
                <td>3.165</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2_7_2_wmux_3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.240</td>
                <td>3.405</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_3_iv_i:B</td>
                <td>net</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_2</td>
                <td/>
                <td>+</td>
                <td>0.732</td>
                <td>4.137</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_3_iv_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.240</td>
                <td>4.377</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</td>
                <td>net</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD_3_iv_i_Z</td>
                <td/>
                <td>+</td>
                <td>0.087</td>
                <td>4.464</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.464</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</td>
                <td>net</td>
                <td>Main_0/UartGpsTxBitClockDiv/div_i_3</td>
                <td/>
                <td>+</td>
                <td>1.145</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</td>
                <td>TxdGps</td>
                <td>6.586</td>
                <td/>
                <td>7.766</td>
                <td/>
                <td>7.766</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TxdGps</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.766</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</td>
                <td>net</td>
                <td>Main_0/UartGpsTxBitClockDiv/div_i_3</td>
                <td/>
                <td>+</td>
                <td>1.180</td>
                <td>1.180</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>1.309</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TxdGps_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>TxdGps_c</td>
                <td/>
                <td>+</td>
                <td>2.733</td>
                <td>4.042</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>TxdGps_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.392</td>
                <td>4.434</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TxdGps_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>TxdGps_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.634</td>
                <td>5.068</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>TxdGps_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.698</td>
                <td>7.766</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TxdGps</td>
                <td>net</td>
                <td>TxdGps</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.766</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.766</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TxdGps</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartGpsTxBitClockDiv/div_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS4GpsGps_TxGps/StartTx:CLK</td>
                <td>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</td>
                <td>0.575</td>
                <td/>
                <td>2.225</td>
                <td/>
                <td>0.301</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS4GpsGps_TxGps/StartTx:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.225</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>0.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.431</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.339</td>
                <td>0.770</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>1.068</td>
                <td>118</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/StartTx:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>1.650</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/StartTx:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>1.753</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</td>
                <td>net</td>
                <td>Main_0/RS4GpsGps_TxGps/StartTx_Z</td>
                <td/>
                <td>+</td>
                <td>0.472</td>
                <td>2.225</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.225</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartGpsTxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/UartGpsTxBitClockDiv/div_i_3</td>
                <td/>
                <td>+</td>
                <td>1.302</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/UartUsbRxBitClockDiv/div_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:CLK</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</td>
                <td>4.989</td>
                <td/>
                <td>5.650</td>
                <td/>
                <td>0.366</td>
                <td>5.375</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[0]:CLK</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</td>
                <td>4.684</td>
                <td/>
                <td>5.345</td>
                <td/>
                <td>0.366</td>
                <td>5.070</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[1]:CLK</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</td>
                <td>4.536</td>
                <td/>
                <td>5.208</td>
                <td/>
                <td>0.366</td>
                <td>4.933</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:CLK</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[4]:EN</td>
                <td>4.752</td>
                <td/>
                <td>5.413</td>
                <td/>
                <td>0.366</td>
                <td>4.922</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/samplecnt[2]:CLK</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</td>
                <td>4.307</td>
                <td/>
                <td>5.147</td>
                <td/>
                <td>0.366</td>
                <td>4.872</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>5.650</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbRxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbRxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:CLK</td>
                <td>net</td>
                <td>Main_0/UartUsbRxBitClockDiv/div_i_5</td>
                <td/>
                <td>+</td>
                <td>0.661</td>
                <td>0.661</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[3]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>0.790</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RxProc.un3_enable:A</td>
                <td>net</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos_Z[3]</td>
                <td/>
                <td>+</td>
                <td>0.831</td>
                <td>1.621</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RxProc.un3_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.374</td>
                <td>1.995</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RxProc.un21_enable:B</td>
                <td>net</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos_1_sqmuxa</td>
                <td/>
                <td>+</td>
                <td>0.545</td>
                <td>2.540</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RxProc.un21_enable:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.188</td>
                <td>2.728</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_0_sqmuxa:C</td>
                <td>net</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/un21_enable</td>
                <td/>
                <td>+</td>
                <td>0.537</td>
                <td>3.265</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.119</td>
                <td>3.384</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_9_0:D</td>
                <td>net</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>0.438</td>
                <td>3.822</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_9_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.342</td>
                <td>4.164</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</td>
                <td>net</td>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_9</td>
                <td/>
                <td>+</td>
                <td>1.486</td>
                <td>5.650</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.650</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbRxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbRxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:CLK</td>
                <td>net</td>
                <td>Main_0/UartUsbRxBitClockDiv/div_i_5</td>
                <td/>
                <td>+</td>
                <td>0.641</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.366</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartUsbRxBitClockDiv/div_i:Q</h3>
        <p>No Path</p>
        <h3>SET Main_0/UartUsbTxBitClockDiv/div_i:Q to Main_0/UartUsbRxBitClockDiv/div_i:Q</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Main_0/UartUsbTxBitClockDiv/div_i:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:EN</td>
                <td>2.325</td>
                <td/>
                <td>4.520</td>
                <td/>
                <td>0.366</td>
                <td>3.607</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[1]:CLK</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:D</td>
                <td>3.132</td>
                <td/>
                <td>5.315</td>
                <td/>
                <td>0.301</td>
                <td>3.498</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[2]:D</td>
                <td>2.661</td>
                <td/>
                <td>4.856</td>
                <td/>
                <td>0.301</td>
                <td>3.028</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[2]:CLK</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:D</td>
                <td>2.604</td>
                <td/>
                <td>4.799</td>
                <td/>
                <td>0.301</td>
                <td>2.982</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[1]:D</td>
                <td>2.506</td>
                <td/>
                <td>4.701</td>
                <td/>
                <td>0.301</td>
                <td>2.884</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.520</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:CLK</td>
                <td>net</td>
                <td>Main_0/UartUsbTxBitClockDiv/div_i_4</td>
                <td/>
                <td>+</td>
                <td>2.195</td>
                <td>2.195</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/Busy_i:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>2.298</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/un1_busy_i:B</td>
                <td>net</td>
                <td>Main_0/RS4UsbUsb_TxUsb/TxInProgress_i_i</td>
                <td/>
                <td>+</td>
                <td>0.795</td>
                <td>3.093</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/un1_busy_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.170</td>
                <td>3.263</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:EN</td>
                <td>net</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/un1_busy_i_3</td>
                <td/>
                <td>+</td>
                <td>1.257</td>
                <td>4.520</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.520</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:CLK</td>
                <td>net</td>
                <td>Main_0/UartUsbTxBitClockDiv/div_i_4</td>
                <td/>
                <td>+</td>
                <td>1.279</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.366</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</td>
                <td>Ux1SelJmp</td>
                <td>7.643</td>
                <td/>
                <td>9.826</td>
                <td/>
                <td>9.826</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</td>
                <td>RxdUsb</td>
                <td>6.750</td>
                <td/>
                <td>8.933</td>
                <td/>
                <td>8.933</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Ux1SelJmp</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.826</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</td>
                <td>net</td>
                <td>Main_0/UartUsbTxBitClockDiv/div_i_4</td>
                <td/>
                <td>+</td>
                <td>2.183</td>
                <td>2.183</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>2.312</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD_RNIK5S5:A</td>
                <td>net</td>
                <td>RxdUsb_c</td>
                <td/>
                <td>+</td>
                <td>1.572</td>
                <td>3.884</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD_RNIK5S5:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.118</td>
                <td>4.002</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Ux1SelJmp_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>RxdUsb_c_i</td>
                <td/>
                <td>+</td>
                <td>1.361</td>
                <td>5.363</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Ux1SelJmp_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.220</td>
                <td>5.583</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Ux1SelJmp_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>Ux1SelJmp_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.768</td>
                <td>6.351</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Ux1SelJmp_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>3.475</td>
                <td>9.826</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Ux1SelJmp</td>
                <td>net</td>
                <td>Ux1SelJmp</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.826</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.826</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Ux1SelJmp</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartUsbTxBitClockDiv/div_i:Q</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</td>
                <td>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</td>
                <td>0.572</td>
                <td/>
                <td>2.202</td>
                <td/>
                <td>0.301</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.202</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.234</td>
                <td>0.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>0.431</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.330</td>
                <td>0.761</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.298</td>
                <td>1.059</td>
                <td>78</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.571</td>
                <td>1.630</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/StartTx:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.103</td>
                <td>1.733</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</td>
                <td>net</td>
                <td>Main_0/RS4UsbUsb_TxUsb/StartTx_Z</td>
                <td/>
                <td>+</td>
                <td>0.469</td>
                <td>2.202</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.202</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Main_0/UartUsbTxBitClockDiv/div_i:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:CLK</td>
                <td>net</td>
                <td>Main_0/UartUsbTxBitClockDiv/div_i_4</td>
                <td/>
                <td>+</td>
                <td>1.279</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.301</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>PosSenseBit0B</td>
                <td>TP6</td>
                <td>8.316</td>
                <td/>
                <td>8.316</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>PosSenseBit0A</td>
                <td>TP2</td>
                <td>7.741</td>
                <td/>
                <td>7.741</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TxdUsb</td>
                <td>TP7</td>
                <td>7.297</td>
                <td/>
                <td>7.297</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>PosSenseBit2A</td>
                <td>TP4</td>
                <td>7.062</td>
                <td/>
                <td>7.062</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>PosSenseHomeA</td>
                <td>TP1</td>
                <td>7.017</td>
                <td/>
                <td>7.017</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: PosSenseBit0B</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TP6</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.316</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PosSenseBit0B</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PosSenseBit0B_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>PosSenseBit0B</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PosSenseBit0B_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.365</td>
                <td>1.365</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PosSenseBit0B_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>PosSenseBit0B_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.027</td>
                <td>1.392</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PosSenseBit0B_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.104</td>
                <td>1.496</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>TP6_obuf_RNO:A</td>
                <td>net</td>
                <td>PosSenseBit0B_c</td>
                <td/>
                <td>+</td>
                <td>1.752</td>
                <td>3.248</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TP6_obuf_RNO:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.278</td>
                <td>3.526</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TP6_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>PosSenseBit0B_c_i</td>
                <td/>
                <td>+</td>
                <td>1.925</td>
                <td>5.451</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>TP6_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.392</td>
                <td>5.843</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TP6_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>TP6_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.171</td>
                <td>6.014</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>TP6_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.302</td>
                <td>8.316</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TP6</td>
                <td>net</td>
                <td>TP6</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.316</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.316</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PosSenseBit0B</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TP6</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
