

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Wed Dec 18 10:55:44 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  514|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Outer_Loop  |  512|  512|        17|         16|          1|    32|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    371|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    469|
|Register         |        -|      -|     232|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     232|    840|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_657_p2        |     +    |      0|  0|  15|           6|           1|
    |exitcond1_fu_651_p2  |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |tmp_10_fu_733_p2     |    or    |      0|  0|  11|          11|           3|
    |tmp_12_fu_747_p2     |    or    |      0|  0|  11|          11|           3|
    |tmp_14_fu_761_p2     |    or    |      0|  0|  11|          11|           3|
    |tmp_16_fu_775_p2     |    or    |      0|  0|  11|          11|           4|
    |tmp_18_fu_789_p2     |    or    |      0|  0|  11|          11|           4|
    |tmp_20_fu_803_p2     |    or    |      0|  0|  11|          11|           4|
    |tmp_22_fu_817_p2     |    or    |      0|  0|  11|          11|           4|
    |tmp_24_fu_831_p2     |    or    |      0|  0|  11|          11|           4|
    |tmp_26_fu_845_p2     |    or    |      0|  0|  11|          11|           4|
    |tmp_28_fu_859_p2     |    or    |      0|  0|  11|          11|           4|
    |tmp_30_fu_873_p2     |    or    |      0|  0|  11|          11|           4|
    |tmp_32_fu_887_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_34_fu_901_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_36_fu_915_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_38_fu_929_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_3_fu_676_p2      |    or    |      0|  0|  11|          11|           1|
    |tmp_40_fu_943_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_42_fu_957_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_44_fu_971_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_46_fu_985_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_48_fu_999_p2     |    or    |      0|  0|  11|          11|           5|
    |tmp_50_fu_1013_p2    |    or    |      0|  0|  11|          11|           5|
    |tmp_52_fu_1027_p2    |    or    |      0|  0|  11|          11|           5|
    |tmp_54_fu_1041_p2    |    or    |      0|  0|  11|          11|           5|
    |tmp_56_fu_1055_p2    |    or    |      0|  0|  11|          11|           5|
    |tmp_58_fu_1069_p2    |    or    |      0|  0|  11|          11|           5|
    |tmp_5_fu_691_p2      |    or    |      0|  0|  11|          11|           2|
    |tmp_60_fu_1083_p2    |    or    |      0|  0|  11|          11|           5|
    |tmp_62_fu_1097_p2    |    or    |      0|  0|  11|          11|           5|
    |tmp_7_fu_705_p2      |    or    |      0|  0|  11|          11|           2|
    |tmp_9_fu_719_p2      |    or    |      0|  0|  11|          11|           3|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 371|         355|         140|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  93|         19|    1|         19|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_644_p4  |   9|          2|    6|         12|
    |buffer_r_address0           |  85|         17|   10|        170|
    |buffer_r_address1           |  85|         17|   10|        170|
    |i_reg_640                   |   9|          2|    6|         12|
    |input_r_Addr_A_orig         |  85|         17|   32|        544|
    |input_r_Addr_B_orig         |  85|         17|   32|        544|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 469|         95|   99|       1475|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  18|   0|   18|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond1_reg_1111       |   1|   0|    1|          0|
    |i_1_reg_1115             |   6|   0|    6|          0|
    |i_reg_640                |   6|   0|    6|          0|
    |tmp_11_reg_1204          |   6|   0|   64|         58|
    |tmp_13_reg_1214          |   6|   0|   64|         58|
    |tmp_15_reg_1224          |   6|   0|   64|         58|
    |tmp_17_reg_1234          |   6|   0|   64|         58|
    |tmp_19_reg_1244          |   6|   0|   64|         58|
    |tmp_21_reg_1254          |   6|   0|   64|         58|
    |tmp_23_reg_1264          |   6|   0|   64|         58|
    |tmp_25_reg_1274          |   6|   0|   64|         58|
    |tmp_27_reg_1284          |   6|   0|   64|         58|
    |tmp_29_reg_1294          |   6|   0|   64|         58|
    |tmp_2_reg_1154           |   6|   0|   64|         58|
    |tmp_31_reg_1304          |   6|   0|   64|         58|
    |tmp_33_reg_1314          |   6|   0|   64|         58|
    |tmp_35_reg_1324          |   6|   0|   64|         58|
    |tmp_37_reg_1334          |   6|   0|   64|         58|
    |tmp_39_reg_1344          |   6|   0|   64|         58|
    |tmp_41_reg_1354          |   6|   0|   64|         58|
    |tmp_43_reg_1364          |   6|   0|   64|         58|
    |tmp_45_reg_1374          |   6|   0|   64|         58|
    |tmp_47_reg_1384          |   6|   0|   64|         58|
    |tmp_49_reg_1394          |   6|   0|   64|         58|
    |tmp_4_reg_1164           |   6|   0|   64|         58|
    |tmp_51_reg_1404          |   6|   0|   64|         58|
    |tmp_53_reg_1414          |   6|   0|   64|         58|
    |tmp_55_reg_1424          |   6|   0|   64|         58|
    |tmp_57_reg_1434          |   6|   0|   64|         58|
    |tmp_59_reg_1444          |   6|   0|   64|         58|
    |tmp_61_reg_1454          |   6|   0|   64|         58|
    |tmp_63_reg_1464          |   6|   0|   64|         58|
    |tmp_6_reg_1174           |   6|   0|   64|         58|
    |tmp_8_reg_1184           |   6|   0|   64|         58|
    |tmp_reg_1120             |   6|   0|   11|          5|
    |tmp_s_reg_1194           |   6|   0|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 232|   0| 2093|       1861|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  load_input  | return value |
|input_r_Addr_A     | out |   32|    bram    |    input_r   |     array    |
|input_r_EN_A       | out |    1|    bram    |    input_r   |     array    |
|input_r_WEN_A      | out |    4|    bram    |    input_r   |     array    |
|input_r_Din_A      | out |   32|    bram    |    input_r   |     array    |
|input_r_Dout_A     |  in |   32|    bram    |    input_r   |     array    |
|input_r_Addr_B     | out |   32|    bram    |    input_r   |     array    |
|input_r_EN_B       | out |    1|    bram    |    input_r   |     array    |
|input_r_WEN_B      | out |    4|    bram    |    input_r   |     array    |
|input_r_Din_B      | out |   32|    bram    |    input_r   |     array    |
|input_r_Dout_B     |  in |   32|    bram    |    input_r   |     array    |
|buffer_r_address0  | out |   10|  ap_memory |   buffer_r   |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |   buffer_r   |     array    |
|buffer_r_we0       | out |    1|  ap_memory |   buffer_r   |     array    |
|buffer_r_d0        | out |   32|  ap_memory |   buffer_r   |     array    |
|buffer_r_address1  | out |   10|  ap_memory |   buffer_r   |     array    |
|buffer_r_ce1       | out |    1|  ap_memory |   buffer_r   |     array    |
|buffer_r_we1       | out |    1|  ap_memory |   buffer_r   |     array    |
|buffer_r_d1        | out |   32|  ap_memory |   buffer_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

