<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_droq.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>octeon_droq.h</h1><a href="octeon__droq_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">/*!  \file  octeon_droq.h</span>
<a name="l00005"></a>00005 <span class="comment">     \brief Host Driver: Implemantation of Octeon Output queues.</span>
<a name="l00006"></a>00006 <span class="comment">*/</span>
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 <span class="preprocessor">#ifndef __OCTEON_DROQ_H__</span>
<a name="l00009"></a>00009 <span class="preprocessor"></span><span class="preprocessor">#define __OCTEON_DROQ_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 <span class="preprocessor">#include "<a class="code" href="octeon__main_8h.html">octeon_main.h</a>"</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">/**     DROQ Implementation.  */</span>
<a name="l00016"></a>00016 
<a name="l00017"></a>00017 <span class="comment">//#define USE_DROQ_THREADS</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment">/** Octeon descriptor format.</span>
<a name="l00024"></a>00024 <span class="comment">    The descriptor ring is made of descriptors which have 2 64-bit values:</span>
<a name="l00025"></a>00025 <span class="comment">    -# Physical (bus) address of the data buffer.</span>
<a name="l00026"></a>00026 <span class="comment">    -# Physical (bus) address of a octeon_droq_info_t structure.</span>
<a name="l00027"></a>00027 <span class="comment">    The Octeon device DMA's incoming packets and its information at the address</span>
<a name="l00028"></a>00028 <span class="comment">    given by these descriptor fields.</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a><a class="code" href="structocteon__droq__desc__t.html">00030</a> <span class="keyword">typedef</span> <span class="keyword">struct  </span>{
<a name="l00031"></a>00031 <span class="comment"></span>
<a name="l00032"></a>00032 <span class="comment">  /** The buffer pointer */</span>
<a name="l00033"></a><a class="code" href="structocteon__droq__desc__t.html#907c45f2c1583ae636d1882b15f60d27">00033</a>    uint64_t        buffer_ptr;
<a name="l00034"></a>00034 <span class="comment"></span>
<a name="l00035"></a>00035 <span class="comment">  /** The Info pointer */</span>
<a name="l00036"></a><a class="code" href="structocteon__droq__desc__t.html#b750e69b3d8e08a3a12f52daa0b1fca0">00036</a>    uint64_t        info_ptr;
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 }<a class="code" href="structocteon__droq__desc__t.html">octeon_droq_desc_t</a>;
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#define OCT_DROQ_DESC_SIZE    (sizeof(octeon_droq_desc_t))</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="comment"></span>
<a name="l00044"></a>00044 <span class="comment">/** Information about packet DMA'ed by Octeon.</span>
<a name="l00045"></a>00045 <span class="comment">    The format of the information available at Info Pointer after Octeon </span>
<a name="l00046"></a>00046 <span class="comment">    has posted a packet. Not all descriptors have valid information. Only</span>
<a name="l00047"></a>00047 <span class="comment">    the Info field of the first descriptor for a packet has information</span>
<a name="l00048"></a>00048 <span class="comment">    about the packet. */</span>
<a name="l00049"></a><a class="code" href="structocteon__droq__info__t.html">00049</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00050"></a>00050 <span class="comment"></span>
<a name="l00051"></a>00051 <span class="comment">  /** The Output Response Header. */</span>
<a name="l00052"></a><a class="code" href="structocteon__droq__info__t.html#953eb8e1d12575d6ef8c6bc7bbe8c134">00052</a>    <a class="code" href="structocteon__resp__hdr__t.html">octeon_resp_hdr_t</a>    resp_hdr;
<a name="l00053"></a>00053 <span class="comment"></span>
<a name="l00054"></a>00054 <span class="comment">  /** The Length of the packet. */</span>
<a name="l00055"></a><a class="code" href="structocteon__droq__info__t.html#8f850c05efa35589fdea46c4e4092787">00055</a>    uint64_t             length;
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 }<a class="code" href="structocteon__droq__info__t.html">octeon_droq_info_t</a>;
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 <span class="preprocessor">#define OCT_DROQ_INFO_SIZE   (sizeof(octeon_droq_info_t))</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="comment"></span>
<a name="l00064"></a>00064 <span class="comment">/** Pointer to data buffer.</span>
<a name="l00065"></a>00065 <span class="comment">    Driver keeps a pointer to the data buffer that it made available to </span>
<a name="l00066"></a>00066 <span class="comment">    the Octeon device. Since the descriptor ring keeps physical (bus)</span>
<a name="l00067"></a>00067 <span class="comment">    addresses, this field is required for the driver to keep track of</span>
<a name="l00068"></a>00068 <span class="comment">    the virtual address pointers. The fields are operated by</span>
<a name="l00069"></a>00069 <span class="comment">    OS-dependent routines.</span>
<a name="l00070"></a>00070 <span class="comment">*/</span>
<a name="l00071"></a><a class="code" href="structocteon__recv__buffer__t.html">00071</a> <span class="keyword">typedef</span> <span class="keyword">struct  </span>{
<a name="l00072"></a>00072 <span class="comment"></span>
<a name="l00073"></a>00073 <span class="comment">  /** Pointer to the packet buffer. Hidden by void * to make it OS independent.</span>
<a name="l00074"></a>00074 <span class="comment">         */</span>
<a name="l00075"></a><a class="code" href="structocteon__recv__buffer__t.html#fc6502dd2e87b325aa0a530146cfad6c">00075</a>      <span class="keywordtype">void</span>        *buffer;
<a name="l00076"></a>00076 <span class="comment"></span>
<a name="l00077"></a>00077 <span class="comment">  /** Pointer to the data in the packet buffer.</span>
<a name="l00078"></a>00078 <span class="comment">      This could be different or same as the buffer pointer depending</span>
<a name="l00079"></a>00079 <span class="comment">      on the OS for which the code is compiled. */</span>
<a name="l00080"></a><a class="code" href="structocteon__recv__buffer__t.html#4306c8e3bd750af1f2d71ea863aa88d5">00080</a>      uint8_t        *data;
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 } <a class="code" href="structocteon__recv__buffer__t.html">octeon_recv_buffer_t</a>;
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="preprocessor">#define OCT_DROQ_RECVBUF_SIZE    (sizeof(octeon_recv_buffer_t))</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 <span class="comment"></span>
<a name="l00089"></a>00089 <span class="comment">/** The Descriptor Ring Output Queue structure.</span>
<a name="l00090"></a>00090 <span class="comment">    This structure has all the information required to implement a </span>
<a name="l00091"></a>00091 <span class="comment">    Octeon DROQ.</span>
<a name="l00092"></a>00092 <span class="comment">*/</span>
<a name="l00093"></a><a class="code" href="structocteon__droq__t.html">00093</a> <span class="keyword">typedef</span> <span class="keyword">struct  </span>{
<a name="l00094"></a>00094 <span class="comment"></span>
<a name="l00095"></a>00095 <span class="comment">  /** A spinlock to protect access to this ring. */</span>
<a name="l00096"></a><a class="code" href="structocteon__droq__t.html#862f2cd6184d99c8cec109303423e7bb">00096</a>    <a class="code" href="cvm__linux__types_8h.html#b7961e12e2ac320c5ece3a4835b2db22">cavium_spinlock_t</a>        lock;
<a name="l00097"></a>00097 
<a name="l00098"></a><a class="code" href="structocteon__droq__t.html#7b28313a374ec9c8e2edade2c3197fe4">00098</a>    uint32_t                 q_no;
<a name="l00099"></a>00099 
<a name="l00100"></a><a class="code" href="structocteon__droq__t.html#dd780a3346cea2894eae8581d2c7de8a">00100</a>    uint32_t                 fastpath_on;
<a name="l00101"></a>00101 
<a name="l00102"></a><a class="code" href="structocteon__droq__t.html#79250a0346fd0840aab149b68c40db40">00102</a>    <a class="code" href="structocteon__droq__ops__t.html">octeon_droq_ops_t</a>        ops;
<a name="l00103"></a>00103 
<a name="l00104"></a><a class="code" href="structocteon__droq__t.html#03ae666c696fcd175162ee30782e3846">00104</a>    <a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>         *oct_dev;
<a name="l00105"></a>00105 
<a name="l00106"></a>00106 <span class="preprocessor">#ifdef  USE_DROQ_THREADS</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a><a class="code" href="structocteon__droq__t.html#353a380cc5723b5d2cbb3ff1b4d31568">00108</a>    <a class="code" href="structcvm__kthread__t.html">cvm_kthread_t</a>            thread;
<a name="l00109"></a>00109 
<a name="l00110"></a><a class="code" href="structocteon__droq__t.html#ceb8bb3dc4a09e640d728f7b4fc54916">00110</a>    <a class="code" href="cvm__linux__types_8h.html#91f9b41f32624bad0f4f707a4ec46663">cavium_wait_channel</a>      wc;
<a name="l00111"></a>00111 
<a name="l00112"></a><a class="code" href="structocteon__droq__t.html#bedf029c952f1a2f11ae64cd83313090">00112</a>    <span class="keywordtype">int</span>                      stop_thread;
<a name="l00113"></a>00113 
<a name="l00114"></a><a class="code" href="structocteon__droq__t.html#ff18f9662d9383a0bb9fc98d3f9f318b">00114</a>    <a class="code" href="cvm__linux__types_8h.html#0cab1f85dba6d714c93abf3c05941720">cavium_atomic_t</a>          thread_active;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116 <span class="preprocessor">#endif</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00118"></a>00118 <span class="comment">  /** The 8B aligned descriptor ring starts at this address. */</span>
<a name="l00119"></a><a class="code" href="structocteon__droq__t.html#7ae7af03a23a21ff75d1a8dd542e035a">00119</a>    <a class="code" href="structocteon__droq__desc__t.html">octeon_droq_desc_t</a>      *desc_ring;
<a name="l00120"></a>00120 <span class="comment"></span>
<a name="l00121"></a>00121 <span class="comment">  /** Index in the ring where the driver should read the next packet */</span>
<a name="l00122"></a><a class="code" href="structocteon__droq__t.html#348a025c88edbe97b2eb89e12ac53ae6">00122</a>    uint32_t                 host_read_index;
<a name="l00123"></a>00123 <span class="comment"></span>
<a name="l00124"></a>00124 <span class="comment">  /** Index in the ring where Octeon will write the next packet */</span>
<a name="l00125"></a><a class="code" href="structocteon__droq__t.html#9d8a5cb4808a45ea2420eb8caefab73c">00125</a>    uint32_t                 octeon_write_index;
<a name="l00126"></a>00126 <span class="comment"></span>
<a name="l00127"></a>00127 <span class="comment">  /** Index in the ring where the driver will refill the descriptor's buffer */</span>
<a name="l00128"></a><a class="code" href="structocteon__droq__t.html#2196c5af4e4ff7123ac2eb0d076399a1">00128</a>    uint32_t                 host_refill_index;
<a name="l00129"></a>00129 <span class="comment"></span>
<a name="l00130"></a>00130 <span class="comment">  /** Packets pending to be processed - tasklet implementation */</span>
<a name="l00131"></a><a class="code" href="structocteon__droq__t.html#e1fe393009ceb4941a57d82cfa41f9e4">00131</a>    <a class="code" href="cvm__linux__types_8h.html#0cab1f85dba6d714c93abf3c05941720">cavium_atomic_t</a>          pkts_pending;
<a name="l00132"></a>00132 <span class="comment"></span>
<a name="l00133"></a>00133 <span class="comment">  /** Number of  descriptors in this ring. */</span>
<a name="l00134"></a><a class="code" href="structocteon__droq__t.html#bad568a019dbdfb0943a4c892b0487ec">00134</a>    uint32_t                 max_count;
<a name="l00135"></a>00135 <span class="comment"></span>
<a name="l00136"></a>00136 <span class="comment">  /** The number of descriptors pending refill. */</span>
<a name="l00137"></a><a class="code" href="structocteon__droq__t.html#46036ea8eb34f7363393894ae9c6074f">00137</a>    uint32_t                 refill_count;
<a name="l00138"></a>00138 
<a name="l00139"></a><a class="code" href="structocteon__droq__t.html#593186c68c9752bb0d1445cba191fbd7">00139</a>    uint32_t                 pkts_per_intr;
<a name="l00140"></a><a class="code" href="structocteon__droq__t.html#08dee6f173dfc83a2ec297977868b0f1">00140</a>    uint32_t                 refill_threshold;
<a name="l00141"></a>00141 <span class="comment"></span>
<a name="l00142"></a>00142 <span class="comment">  /** The max number of descriptors in DROQ without a buffer.</span>
<a name="l00143"></a>00143 <span class="comment">      This field is used to keep track of empty space threshold. If the</span>
<a name="l00144"></a>00144 <span class="comment">      refill_count reaches this value, the DROQ cannot accept a max-sized</span>
<a name="l00145"></a>00145 <span class="comment">      (64K) packet. */</span>
<a name="l00146"></a><a class="code" href="structocteon__droq__t.html#e68dc5a32521ed59e541e041ba85c709">00146</a>    uint32_t                 max_empty_descs;
<a name="l00147"></a>00147 <span class="comment"></span>
<a name="l00148"></a>00148 <span class="comment">   /** The 8B aligned info ptrs begin from this address. */</span>
<a name="l00149"></a><a class="code" href="structocteon__droq__t.html#6d3ab8863f2005d1b338952a9cc4144b">00149</a>    <a class="code" href="structocteon__droq__info__t.html">octeon_droq_info_t</a>      *info_list;
<a name="l00150"></a>00150 <span class="comment"></span>
<a name="l00151"></a>00151 <span class="comment">  /** The receive buffer list. This list has the virtual addresses of the</span>
<a name="l00152"></a>00152 <span class="comment">      buffers.  */</span>
<a name="l00153"></a><a class="code" href="structocteon__droq__t.html#62ed1a651f0e74ff375aa0dbcbe1ba3c">00153</a>    <a class="code" href="structocteon__recv__buffer__t.html">octeon_recv_buffer_t</a>    *recv_buf_list;
<a name="l00154"></a>00154 <span class="comment"></span>
<a name="l00155"></a>00155 <span class="comment">  /** The size of each buffer pointed by the buffer pointer. */</span>
<a name="l00156"></a><a class="code" href="structocteon__droq__t.html#80c63a188b263b27d02ca8ce3fffd0ad">00156</a>    uint32_t                 buffer_size;
<a name="l00157"></a>00157 <span class="comment"></span>
<a name="l00158"></a>00158 <span class="comment">  /** Pointer to the mapped packet credit register.</span>
<a name="l00159"></a>00159 <span class="comment">       Host writes number of info/buffer ptrs available to this register */</span>
<a name="l00160"></a><a class="code" href="structocteon__droq__t.html#8a484a89fd36f5143e900b21aa67a8ff">00160</a>    <span class="keywordtype">void</span>                    *pkts_credit_reg;
<a name="l00161"></a>00161 <span class="comment"></span>
<a name="l00162"></a>00162 <span class="comment">  /** Pointer to the mapped packet sent register.</span>
<a name="l00163"></a>00163 <span class="comment">      Octeon writes the number of packets DMA'ed to host memory</span>
<a name="l00164"></a>00164 <span class="comment">      in this register. */</span>
<a name="l00165"></a><a class="code" href="structocteon__droq__t.html#85ba5a78dbd4e7c04d202d108977c950">00165</a>    <span class="keywordtype">void</span>                    *pkts_sent_reg;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 <span class="preprocessor">#if  defined(ENABLE_PCIE_2G4G_FIX)</span>
<a name="l00168"></a><a class="code" href="structocteon__droq__t.html#61e5b41b3c8f3270b53252b2c2bdb533">00168</a> <span class="preprocessor"></span>   <span class="keywordtype">void</span>                    *buffer_block;
<a name="l00169"></a>00169 <span class="preprocessor">#endif</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a><a class="code" href="structocteon__droq__t.html#52f1a9b483b9e47a3b321810fe827002">00171</a>    <a class="code" href="struct____cavium__list__node.html">cavium_list_t</a>            dispatch_list;
<a name="l00172"></a>00172 <span class="comment"></span>
<a name="l00173"></a>00173 <span class="comment">  /** Statistics for this DROQ. */</span>
<a name="l00174"></a><a class="code" href="structocteon__droq__t.html#4392bdf052ee7d1f4396a4f58655197b">00174</a>    <a class="code" href="structoct__droq__stats__t.html">oct_droq_stats_t</a>         stats;
<a name="l00175"></a>00175 <span class="comment"></span>
<a name="l00176"></a>00176 <span class="comment">  /** DMA mapped address of the DROQ descriptor ring. */</span>
<a name="l00177"></a><a class="code" href="structocteon__droq__t.html#d419a26d13c413861f42c806d8a2237e">00177</a>    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>            desc_ring_dma;
<a name="l00178"></a>00178 <span class="comment"></span>
<a name="l00179"></a>00179 <span class="comment">  /** Info ptr list are allocated at this virtual address. */</span>
<a name="l00180"></a><a class="code" href="structocteon__droq__t.html#4b1461f07437b030966418403c4e48c5">00180</a>    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>            info_base_addr;
<a name="l00181"></a>00181 <span class="comment"></span>
<a name="l00182"></a>00182 <span class="comment">  /** Allocated size of info list. */</span>
<a name="l00183"></a><a class="code" href="structocteon__droq__t.html#2d162ad560032ce6c6a579ccadd2ed13">00183</a>    uint32_t                 info_alloc_size;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185 }<a class="code" href="structocteon__droq__t.html">octeon_droq_t</a>;
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 
<a name="l00188"></a>00188 <span class="preprocessor">#define OCT_DROQ_SIZE   (sizeof(octeon_droq_t))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00190"></a>00190 <span class="comment"></span>
<a name="l00191"></a>00191 <span class="comment">/**</span>
<a name="l00192"></a>00192 <span class="comment"> *  Allocates space for the descriptor ring for the droq and sets the</span>
<a name="l00193"></a>00193 <span class="comment"> *   base addr, num desc etc in Octeon registers.</span>
<a name="l00194"></a>00194 <span class="comment"> *</span>
<a name="l00195"></a>00195 <span class="comment"> * @param  oct_dev    - pointer to the octeon device structure</span>
<a name="l00196"></a>00196 <span class="comment"> * @param  droq_conf  - pointer to the configuration values for this droq </span>
<a name="l00197"></a>00197 <span class="comment"> * @param  q_no       - droq no. ranges from 0 - 3.</span>
<a name="l00198"></a>00198 <span class="comment"> * @return Success: 0    Failure: 1</span>
<a name="l00199"></a>00199 <span class="comment">*/</span>
<a name="l00200"></a>00200 <span class="keywordtype">int</span>   <a class="code" href="octeon__droq_8h.html#06102caf13dc609ee2d47f74194ae3ff">octeon_init_droq</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>       *oct_dev,
<a name="l00201"></a>00201                        uint32_t                 q_no);
<a name="l00202"></a>00202 <span class="comment"></span>
<a name="l00203"></a>00203 <span class="comment">/**</span>
<a name="l00204"></a>00204 <span class="comment"> *  Frees the space for descriptor ring for the droq.</span>
<a name="l00205"></a>00205 <span class="comment"> *</span>
<a name="l00206"></a>00206 <span class="comment"> *  @param oct_dev - pointer to the octeon device structure</span>
<a name="l00207"></a>00207 <span class="comment"> *  @param q_no    - droq no. ranges from 0 - 3.</span>
<a name="l00208"></a>00208 <span class="comment"> *  @return:    Success: 0    Failure: 1</span>
<a name="l00209"></a>00209 <span class="comment">*/</span>
<a name="l00210"></a>00210 <span class="keywordtype">int</span>   <a class="code" href="octeon__droq_8h.html#f38be37778778ad4e28034898d8b52de">octeon_delete_droq</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct_dev,
<a name="l00211"></a>00211                          uint32_t             q_no);
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 uint32_t
<a name="l00216"></a>00216 <a class="code" href="octeon__droq_8h.html#baa7d2b0e7f31075a3d60a2ba3e66d18">octeon_droq_refill</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>  *octeon_dev, <a class="code" href="structocteon__droq__t.html">octeon_droq_t</a>   *droq);
<a name="l00217"></a>00217 
<a name="l00218"></a>00218 
<a name="l00219"></a>00219 <span class="keywordtype">int</span>
<a name="l00220"></a>00220 <a class="code" href="octeon__droq_8h.html#88894126a5349fa38f20d55fd6e0c1ee">wait_for_oq_pkts</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>  *oct);
<a name="l00221"></a>00221 
<a name="l00222"></a>00222 
<a name="l00223"></a>00223 <span class="keywordtype">void</span> <a class="code" href="octeon__droq_8h.html#9359d7bdeee76e4f774ee401e03c99b0">octeon_droq_bh</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>);
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 <span class="keywordtype">void</span> <a class="code" href="octeon__droq_8h.html#ec0f066e940442e89d161d730164e6d2">octeon_droq_print_stats</a>(<span class="keywordtype">void</span>);
<a name="l00227"></a>00227 
<a name="l00228"></a>00228 <span class="keywordtype">int</span>  <a class="code" href="octeon__droq_8h.html#449923e8f326d3227ec706f5ad2469ba">octeon_droq_check_hw_for_pkts</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a> *oct, <a class="code" href="structocteon__droq__t.html">octeon_droq_t</a>  *droq);
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <span class="preprocessor">#endif  </span><span class="comment">/*__OCTEON_DROQ_H__ */</span>
<a name="l00232"></a>00232 
<a name="l00233"></a>00233 <span class="comment">/* $Id: octeon_droq.h 59212 2011-04-14 18:46:46Z panicker $ */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
