
Clock_FW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000bf8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000050  00800060  00000bf8  00000c8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000059  008000b0  008000b0  00000cdc  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000cdc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000d38  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000108  00000000  00000000  00000d74  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001215  00000000  00000000  00000e7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000960  00000000  00000000  00002091  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009ac  00000000  00000000  000029f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002c8  00000000  00000000  000033a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000613  00000000  00000000  00003668  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008a6  00000000  00000000  00003c7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e0  00000000  00000000  00004521  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	29 c2       	rjmp	.+1106   	; 0x456 <__vector_1>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	48 c2       	rjmp	.+1168   	; 0x4a4 <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	b1 c2       	rjmp	.+1378   	; 0x57c <__vector_12>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e8 ef       	ldi	r30, 0xF8	; 248
  3a:	fb e0       	ldi	r31, 0x0B	; 11
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a0 3b       	cpi	r26, 0xB0	; 176
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	21 e0       	ldi	r18, 0x01	; 1
  4a:	a0 eb       	ldi	r26, 0xB0	; 176
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a9 30       	cpi	r26, 0x09	; 9
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	27 d1       	rcall	.+590    	; 0x2a8 <main>
  5a:	cc c5       	rjmp	.+2968   	; 0xbf4 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <dec2bcd>:

uint8_t i2c_buffer[8];

uint8_t dec2bcd(uint8_t num)		//convert decimal number to binary coded binary
{
	return ((num/10 * 16) + (num % 10));
  5e:	9d ec       	ldi	r25, 0xCD	; 205
  60:	89 9f       	mul	r24, r25
  62:	91 2d       	mov	r25, r1
  64:	11 24       	eor	r1, r1
  66:	96 95       	lsr	r25
  68:	96 95       	lsr	r25
  6a:	96 95       	lsr	r25
  6c:	39 2f       	mov	r19, r25
  6e:	33 0f       	add	r19, r19
  70:	23 2f       	mov	r18, r19
  72:	22 0f       	add	r18, r18
  74:	22 0f       	add	r18, r18
  76:	23 0f       	add	r18, r19
  78:	82 1b       	sub	r24, r18
}
  7a:	20 e1       	ldi	r18, 0x10	; 16
  7c:	92 9f       	mul	r25, r18
  7e:	80 0d       	add	r24, r0
  80:	11 24       	eor	r1, r1
  82:	08 95       	ret

00000084 <bcd2dec>:

uint8_t bcd2dec(uint8_t num)		//convert binary coded decimal to decimal
{
	return ((num/16 * 10) + (num % 16));
  84:	98 2f       	mov	r25, r24
  86:	92 95       	swap	r25
  88:	9f 70       	andi	r25, 0x0F	; 15
  8a:	99 0f       	add	r25, r25
  8c:	29 2f       	mov	r18, r25
  8e:	22 0f       	add	r18, r18
  90:	22 0f       	add	r18, r18
  92:	92 0f       	add	r25, r18
  94:	8f 70       	andi	r24, 0x0F	; 15
}
  96:	89 0f       	add	r24, r25
  98:	08 95       	ret

0000009a <dayofweek>:
uint8_t dayofweek(uint16_t day, uint16_t month, uint16_t year)	//compute day of week (1 Monday - 7 Sunday)
{
	static uint8_t t[] = {0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4};
	uint8_t weekday;
	
	year -= month < 3;
  9a:	21 e0       	ldi	r18, 0x01	; 1
  9c:	30 e0       	ldi	r19, 0x00	; 0
  9e:	63 30       	cpi	r22, 0x03	; 3
  a0:	71 05       	cpc	r23, r1
  a2:	10 f0       	brcs	.+4      	; 0xa8 <dayofweek+0xe>
  a4:	20 e0       	ldi	r18, 0x00	; 0
  a6:	30 e0       	ldi	r19, 0x00	; 0
  a8:	fa 01       	movw	r30, r20
  aa:	e2 1b       	sub	r30, r18
  ac:	f3 0b       	sbc	r31, r19
  ae:	9f 01       	movw	r18, r30
	weekday = ( year + year/4 - year/100 + year/400 + t[month-1] + day) % 7;
  b0:	fb 01       	movw	r30, r22
  b2:	ec 59       	subi	r30, 0x9C	; 156
  b4:	ff 4f       	sbci	r31, 0xFF	; 255
  b6:	40 81       	ld	r20, Z
  b8:	b9 01       	movw	r22, r18
  ba:	64 0f       	add	r22, r20
  bc:	71 1d       	adc	r23, r1
  be:	ab 01       	movw	r20, r22
  c0:	48 0f       	add	r20, r24
  c2:	59 1f       	adc	r21, r25
  c4:	f9 01       	movw	r30, r18
  c6:	f6 95       	lsr	r31
  c8:	e7 95       	ror	r30
  ca:	f6 95       	lsr	r31
  cc:	e7 95       	ror	r30
  ce:	4e 0f       	add	r20, r30
  d0:	5f 1f       	adc	r21, r31
  d2:	32 95       	swap	r19
  d4:	22 95       	swap	r18
  d6:	2f 70       	andi	r18, 0x0F	; 15
  d8:	23 27       	eor	r18, r19
  da:	3f 70       	andi	r19, 0x0F	; 15
  dc:	23 27       	eor	r18, r19
  de:	ae e3       	ldi	r26, 0x3E	; 62
  e0:	ba e0       	ldi	r27, 0x0A	; 10
  e2:	a4 d2       	rcall	.+1352   	; 0x62c <__umulhisi3>
  e4:	48 0f       	add	r20, r24
  e6:	59 1f       	adc	r21, r25
  e8:	9f 01       	movw	r18, r30
  ea:	ab e7       	ldi	r26, 0x7B	; 123
  ec:	b4 e1       	ldi	r27, 0x14	; 20
  ee:	9e d2       	rcall	.+1340   	; 0x62c <__umulhisi3>
  f0:	96 95       	lsr	r25
  f2:	87 95       	ror	r24
  f4:	48 1b       	sub	r20, r24
  f6:	59 0b       	sbc	r21, r25
  f8:	9a 01       	movw	r18, r20
  fa:	a3 e9       	ldi	r26, 0x93	; 147
  fc:	b4 e2       	ldi	r27, 0x24	; 36
  fe:	96 d2       	rcall	.+1324   	; 0x62c <__umulhisi3>
 100:	28 1b       	sub	r18, r24
 102:	39 0b       	sbc	r19, r25
 104:	36 95       	lsr	r19
 106:	27 95       	ror	r18
 108:	82 0f       	add	r24, r18
 10a:	93 1f       	adc	r25, r19
 10c:	96 95       	lsr	r25
 10e:	87 95       	ror	r24
 110:	96 95       	lsr	r25
 112:	87 95       	ror	r24
 114:	9c 01       	movw	r18, r24
 116:	22 0f       	add	r18, r18
 118:	33 1f       	adc	r19, r19
 11a:	22 0f       	add	r18, r18
 11c:	33 1f       	adc	r19, r19
 11e:	22 0f       	add	r18, r18
 120:	33 1f       	adc	r19, r19
 122:	f9 01       	movw	r30, r18
 124:	e8 1b       	sub	r30, r24
 126:	f9 0b       	sbc	r31, r25
 128:	cf 01       	movw	r24, r30
 12a:	f4 2f       	mov	r31, r20
 12c:	f8 1b       	sub	r31, r24
 12e:	8f 2f       	mov	r24, r31
	weekday = (weekday == 0) ? 7 : weekday;
 130:	09 f4       	brne	.+2      	; 0x134 <dayofweek+0x9a>
 132:	87 e0       	ldi	r24, 0x07	; 7

	return weekday;
}
 134:	08 95       	ret

00000136 <DS3231_initialization>:

uint8_t DS3231_initialization()
{
 136:	cf 93       	push	r28
 138:	df 93       	push	r29
	uint8_t status;
	
	status = twi_start((RTC_address<<1) + TWI_WRITE);		//write control register address
 13a:	80 ed       	ldi	r24, 0xD0	; 208
 13c:	f1 d1       	rcall	.+994    	; 0x520 <twi_start>
	if (status == 0)
 13e:	81 11       	cpse	r24, r1
 140:	22 c0       	rjmp	.+68     	; 0x186 <DS3231_initialization+0x50>
	{
		twi_write(RTC_control_reg);
 142:	8e e0       	ldi	r24, 0x0E	; 14
 144:	03 d2       	rcall	.+1030   	; 0x54c <twi_write>
		twi_stop();
 146:	17 d2       	rcall	.+1070   	; 0x576 <twi_stop>
		status = twi_start((RTC_address<<1) + TWI_READ);	//read control register
 148:	81 ed       	ldi	r24, 0xD1	; 209
 14a:	ea d1       	rcall	.+980    	; 0x520 <twi_start>
		if (status == 0)
 14c:	81 11       	cpse	r24, r1
 14e:	0d c0       	rjmp	.+26     	; 0x16a <DS3231_initialization+0x34>
		{
			i2c_buffer[0] = twi_read_nack();
 150:	0b d2       	rcall	.+1046   	; 0x568 <twi_read_nack>
 152:	ca ed       	ldi	r28, 0xDA	; 218
 154:	d0 e0       	ldi	r29, 0x00	; 0
 156:	88 83       	st	Y, r24
		else
		{
			twi_stop();
			return 1;
		}
		twi_stop();
 158:	0e d2       	rcall	.+1052   	; 0x576 <twi_stop>
		
		i2c_buffer[0] &= ~((1<<2) | (1<<3) | (1<<4));		//RS2, RS1 and INTCN bits to 0 to enable 1Hz square wave output
 15a:	88 81       	ld	r24, Y
 15c:	83 7e       	andi	r24, 0xE3	; 227
 15e:	88 83       	st	Y, r24
		
		status = twi_start((RTC_address<<1) + TWI_WRITE);	//write modified control register
 160:	80 ed       	ldi	r24, 0xD0	; 208
 162:	de d1       	rcall	.+956    	; 0x520 <twi_start>
		if (status == 0)
 164:	81 11       	cpse	r24, r1
 166:	0c c0       	rjmp	.+24     	; 0x180 <DS3231_initialization+0x4a>
 168:	03 c0       	rjmp	.+6      	; 0x170 <DS3231_initialization+0x3a>
		{
			i2c_buffer[0] = twi_read_nack();
		}
		else
		{
			twi_stop();
 16a:	05 d2       	rcall	.+1034   	; 0x576 <twi_stop>
			return 1;
 16c:	81 e0       	ldi	r24, 0x01	; 1
 16e:	0c c0       	rjmp	.+24     	; 0x188 <DS3231_initialization+0x52>
		i2c_buffer[0] &= ~((1<<2) | (1<<3) | (1<<4));		//RS2, RS1 and INTCN bits to 0 to enable 1Hz square wave output
		
		status = twi_start((RTC_address<<1) + TWI_WRITE);	//write modified control register
		if (status == 0)
		{
			twi_write(RTC_control_reg);
 170:	8e e0       	ldi	r24, 0x0E	; 14
 172:	ec d1       	rcall	.+984    	; 0x54c <twi_write>
			twi_write(i2c_buffer[0]);
 174:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <i2c_buffer>
 178:	e9 d1       	rcall	.+978    	; 0x54c <twi_write>
		else
		{
			twi_stop();
			return 1;
		}
		twi_stop();
 17a:	fd d1       	rcall	.+1018   	; 0x576 <twi_stop>
	}
	else
	{
		return 1;
	}
	return 0;
 17c:	80 e0       	ldi	r24, 0x00	; 0
 17e:	04 c0       	rjmp	.+8      	; 0x188 <DS3231_initialization+0x52>
			twi_write(RTC_control_reg);
			twi_write(i2c_buffer[0]);
		}
		else
		{
			twi_stop();
 180:	fa d1       	rcall	.+1012   	; 0x576 <twi_stop>
			return 1;
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	01 c0       	rjmp	.+2      	; 0x188 <DS3231_initialization+0x52>
		}
		twi_stop();
	}
	else
	{
		return 1;
 186:	81 e0       	ldi	r24, 0x01	; 1
	}
	return 0;
	
}
 188:	df 91       	pop	r29
 18a:	cf 91       	pop	r28
 18c:	08 95       	ret

0000018e <DS3231_setTime>:

uint8_t DS3231_setTime(uint8_t hours, uint8_t minutes, uint8_t day, uint8_t month, uint16_t year)
{
 18e:	df 92       	push	r13
 190:	ef 92       	push	r14
 192:	ff 92       	push	r15
 194:	0f 93       	push	r16
 196:	1f 93       	push	r17
 198:	cf 93       	push	r28
 19a:	df 93       	push	r29
 19c:	d8 2e       	mov	r13, r24
 19e:	86 2f       	mov	r24, r22
 1a0:	e4 2e       	mov	r14, r20
 1a2:	f2 2e       	mov	r15, r18
	uint8_t status;
	
	i2c_buffer[0] = 0x00;									//seconds
 1a4:	ca ed       	ldi	r28, 0xDA	; 218
 1a6:	d0 e0       	ldi	r29, 0x00	; 0
 1a8:	18 82       	st	Y, r1
	i2c_buffer[1] = dec2bcd(minutes);						//minutes
 1aa:	59 df       	rcall	.-334    	; 0x5e <dec2bcd>
 1ac:	89 83       	std	Y+1, r24	; 0x01
	i2c_buffer[2] = dec2bcd(hours);							//hours
 1ae:	8d 2d       	mov	r24, r13
 1b0:	56 df       	rcall	.-340    	; 0x5e <dec2bcd>
 1b2:	8a 83       	std	Y+2, r24	; 0x02
	i2c_buffer[3] = dec2bcd(dayofweek(day, month, year));	//day of week (1 Monday - 7 Sunday)
 1b4:	6f 2d       	mov	r22, r15
 1b6:	70 e0       	ldi	r23, 0x00	; 0
 1b8:	40 2f       	mov	r20, r16
 1ba:	51 2f       	mov	r21, r17
 1bc:	8e 2d       	mov	r24, r14
 1be:	90 e0       	ldi	r25, 0x00	; 0
 1c0:	6c df       	rcall	.-296    	; 0x9a <dayofweek>
 1c2:	4d df       	rcall	.-358    	; 0x5e <dec2bcd>
 1c4:	8b 83       	std	Y+3, r24	; 0x03
	i2c_buffer[4] = dec2bcd(day);							//day
 1c6:	8e 2d       	mov	r24, r14
 1c8:	4a df       	rcall	.-364    	; 0x5e <dec2bcd>
 1ca:	8c 83       	std	Y+4, r24	; 0x04
	i2c_buffer[5] = dec2bcd(month);							//month	
 1cc:	8f 2d       	mov	r24, r15
 1ce:	47 df       	rcall	.-370    	; 0x5e <dec2bcd>
 1d0:	8d 83       	std	Y+5, r24	; 0x05
	i2c_buffer[6] = dec2bcd(year - 2000);					//year
 1d2:	80 e3       	ldi	r24, 0x30	; 48
 1d4:	80 0f       	add	r24, r16
 1d6:	43 df       	rcall	.-378    	; 0x5e <dec2bcd>
 1d8:	8e 83       	std	Y+6, r24	; 0x06
	
	status = twi_start((RTC_address<<1) + TWI_WRITE);		//write data to time registers seconds to years
 1da:	80 ed       	ldi	r24, 0xD0	; 208
 1dc:	a1 d1       	rcall	.+834    	; 0x520 <twi_start>
	if (status == 0)
 1de:	81 11       	cpse	r24, r1
 1e0:	0b c0       	rjmp	.+22     	; 0x1f8 <DS3231_setTime+0x6a>
	{
		twi_write(RTC_seconds_reg);
 1e2:	b4 d1       	rcall	.+872    	; 0x54c <twi_write>
 1e4:	01 ee       	ldi	r16, 0xE1	; 225
 1e6:	10 e0       	ldi	r17, 0x00	; 0
		for (uint8_t i = 0; i < 7; i++)
		{
			twi_write(i2c_buffer[i]);
 1e8:	89 91       	ld	r24, Y+
 1ea:	b0 d1       	rcall	.+864    	; 0x54c <twi_write>
	
	status = twi_start((RTC_address<<1) + TWI_WRITE);		//write data to time registers seconds to years
	if (status == 0)
	{
		twi_write(RTC_seconds_reg);
		for (uint8_t i = 0; i < 7; i++)
 1ec:	c0 17       	cp	r28, r16
 1ee:	d1 07       	cpc	r29, r17
 1f0:	d9 f7       	brne	.-10     	; 0x1e8 <DS3231_setTime+0x5a>
		{
			twi_write(i2c_buffer[i]);
		}
		twi_stop();
 1f2:	c1 d1       	rcall	.+898    	; 0x576 <twi_stop>
	else
	{
		twi_stop();
		return 1;											//failed transmission
	}
	return 0;												//successful transmission
 1f4:	80 e0       	ldi	r24, 0x00	; 0
 1f6:	02 c0       	rjmp	.+4      	; 0x1fc <DS3231_setTime+0x6e>
		}
		twi_stop();
	}
	else
	{
		twi_stop();
 1f8:	be d1       	rcall	.+892    	; 0x576 <twi_stop>
		return 1;											//failed transmission
 1fa:	81 e0       	ldi	r24, 0x01	; 1
	}
	return 0;												//successful transmission
}
 1fc:	df 91       	pop	r29
 1fe:	cf 91       	pop	r28
 200:	1f 91       	pop	r17
 202:	0f 91       	pop	r16
 204:	ff 90       	pop	r15
 206:	ef 90       	pop	r14
 208:	df 90       	pop	r13
 20a:	08 95       	ret

0000020c <DS3231_getTime>:

uint8_t DS3231_getTime(T_Time_data *time)
{
 20c:	ef 92       	push	r14
 20e:	ff 92       	push	r15
 210:	0f 93       	push	r16
 212:	1f 93       	push	r17
 214:	cf 93       	push	r28
 216:	df 93       	push	r29
 218:	8c 01       	movw	r16, r24
	uint8_t status, i;
	
	status = twi_start((RTC_address<<1) + TWI_WRITE);
 21a:	80 ed       	ldi	r24, 0xD0	; 208
 21c:	81 d1       	rcall	.+770    	; 0x520 <twi_start>
	if (status == 0)
 21e:	81 11       	cpse	r24, r1
 220:	07 c0       	rjmp	.+14     	; 0x230 <DS3231_getTime+0x24>
	{
		twi_write(RTC_seconds_reg);
 222:	94 d1       	rcall	.+808    	; 0x54c <twi_write>
		twi_stop();
 224:	a8 d1       	rcall	.+848    	; 0x576 <twi_stop>
	{
		twi_stop();
		return 1;
	}
	
	status = twi_start((RTC_address<<1) + TWI_READ);
 226:	81 ed       	ldi	r24, 0xD1	; 209
 228:	7b d1       	rcall	.+758    	; 0x520 <twi_start>
	if (status == 0)
 22a:	88 23       	and	r24, r24
 22c:	21 f0       	breq	.+8      	; 0x236 <DS3231_getTime+0x2a>
 22e:	33 c0       	rjmp	.+102    	; 0x296 <DS3231_getTime+0x8a>
		twi_write(RTC_seconds_reg);
		twi_stop();
	}
	else
	{
		twi_stop();
 230:	a2 d1       	rcall	.+836    	; 0x576 <twi_stop>
		return 1;
 232:	81 e0       	ldi	r24, 0x01	; 1
 234:	32 c0       	rjmp	.+100    	; 0x29a <DS3231_getTime+0x8e>
 236:	ca ed       	ldi	r28, 0xDA	; 218
 238:	d0 e0       	ldi	r29, 0x00	; 0
 23a:	0f 2e       	mov	r0, r31
 23c:	f0 ee       	ldi	r31, 0xE0	; 224
 23e:	ef 2e       	mov	r14, r31
 240:	f0 e0       	ldi	r31, 0x00	; 0
 242:	ff 2e       	mov	r15, r31
 244:	f0 2d       	mov	r31, r0
	status = twi_start((RTC_address<<1) + TWI_READ);
	if (status == 0)
	{
		for (i = 0; i < 6; i++)
		{
			i2c_buffer[i] = twi_read_ack();
 246:	89 d1       	rcall	.+786    	; 0x55a <twi_read_ack>
 248:	89 93       	st	Y+, r24
	}
	
	status = twi_start((RTC_address<<1) + TWI_READ);
	if (status == 0)
	{
		for (i = 0; i < 6; i++)
 24a:	ec 16       	cp	r14, r28
 24c:	fd 06       	cpc	r15, r29
 24e:	d9 f7       	brne	.-10     	; 0x246 <DS3231_getTime+0x3a>
		{
			i2c_buffer[i] = twi_read_ack();
		}
		i2c_buffer[i] = twi_read_nack();
 250:	8b d1       	rcall	.+790    	; 0x568 <twi_read_nack>
 252:	ca ed       	ldi	r28, 0xDA	; 218
 254:	d0 e0       	ldi	r29, 0x00	; 0
 256:	8e 83       	std	Y+6, r24	; 0x06
		twi_stop();
 258:	8e d1       	rcall	.+796    	; 0x576 <twi_stop>
	{
		twi_stop();
		return 1;
	}
	
	time->seconds = bcd2dec(i2c_buffer[0]);
 25a:	88 81       	ld	r24, Y
 25c:	13 df       	rcall	.-474    	; 0x84 <bcd2dec>
 25e:	f8 01       	movw	r30, r16
 260:	80 83       	st	Z, r24
	time->minutes = bcd2dec(i2c_buffer[1]);
 262:	89 81       	ldd	r24, Y+1	; 0x01
 264:	0f df       	rcall	.-482    	; 0x84 <bcd2dec>
 266:	f8 01       	movw	r30, r16
 268:	81 83       	std	Z+1, r24	; 0x01
	time->hours = bcd2dec(i2c_buffer[2]);
 26a:	8a 81       	ldd	r24, Y+2	; 0x02
 26c:	0b df       	rcall	.-490    	; 0x84 <bcd2dec>
 26e:	f8 01       	movw	r30, r16
 270:	82 83       	std	Z+2, r24	; 0x02
	time->weekday = bcd2dec(i2c_buffer[3]);
 272:	8b 81       	ldd	r24, Y+3	; 0x03
 274:	07 df       	rcall	.-498    	; 0x84 <bcd2dec>
 276:	f8 01       	movw	r30, r16
 278:	83 83       	std	Z+3, r24	; 0x03
	time->day = bcd2dec(i2c_buffer[4]);
 27a:	8c 81       	ldd	r24, Y+4	; 0x04
 27c:	03 df       	rcall	.-506    	; 0x84 <bcd2dec>
 27e:	f8 01       	movw	r30, r16
 280:	84 83       	std	Z+4, r24	; 0x04
	time->month = bcd2dec(i2c_buffer[5]);
 282:	8d 81       	ldd	r24, Y+5	; 0x05
 284:	ff de       	rcall	.-514    	; 0x84 <bcd2dec>
 286:	f8 01       	movw	r30, r16
 288:	85 83       	std	Z+5, r24	; 0x05
	time->year = bcd2dec(i2c_buffer[6]);
 28a:	8e 81       	ldd	r24, Y+6	; 0x06
 28c:	fb de       	rcall	.-522    	; 0x84 <bcd2dec>
 28e:	f8 01       	movw	r30, r16
 290:	86 83       	std	Z+6, r24	; 0x06
	
	return 0;
 292:	80 e0       	ldi	r24, 0x00	; 0
 294:	02 c0       	rjmp	.+4      	; 0x29a <DS3231_getTime+0x8e>
		i2c_buffer[i] = twi_read_nack();
		twi_stop();
	}
	else
	{
		twi_stop();
 296:	6f d1       	rcall	.+734    	; 0x576 <twi_stop>
		return 1;
 298:	81 e0       	ldi	r24, 0x01	; 1
	time->day = bcd2dec(i2c_buffer[4]);
	time->month = bcd2dec(i2c_buffer[5]);
	time->year = bcd2dec(i2c_buffer[6]);
	
	return 0;
}
 29a:	df 91       	pop	r29
 29c:	cf 91       	pop	r28
 29e:	1f 91       	pop	r17
 2a0:	0f 91       	pop	r16
 2a2:	ff 90       	pop	r15
 2a4:	ef 90       	pop	r14
 2a6:	08 95       	ret

000002a8 <main>:
uint8_t hours = 0, minutes = 0, day = 8, month = 10;
uint16_t year = 2020; 

int main(void)
{
	DDRC |= (1<<PORTC5) | (1<<PORTC4);
 2a8:	84 b3       	in	r24, 0x14	; 20
 2aa:	80 63       	ori	r24, 0x30	; 48
 2ac:	84 bb       	out	0x14, r24	; 20
	DDRD |= (1<<PORTD0) | (1<<PORTD1);
 2ae:	81 b3       	in	r24, 0x11	; 17
 2b0:	83 60       	ori	r24, 0x03	; 3
 2b2:	81 bb       	out	0x11, r24	; 17
	DDRD &= ~(1<<PORTD2);
 2b4:	8a 98       	cbi	0x11, 2	; 17
	DDRD &= ~((1<<btnDOWN) | (1<<btnUP) | (1<<btnOK_MENU) | (1<<btnEXIT));		//input pins
 2b6:	81 b3       	in	r24, 0x11	; 17
 2b8:	8f 70       	andi	r24, 0x0F	; 15
 2ba:	81 bb       	out	0x11, r24	; 17
	PORTD |= (1<<btnDOWN) | (1<<btnUP) | (1<<btnOK_MENU) | (1<<btnEXIT);		//turn on pull up resistors
 2bc:	82 b3       	in	r24, 0x12	; 18
 2be:	80 6f       	ori	r24, 0xF0	; 240
 2c0:	82 bb       	out	0x12, r24	; 18
	MCUCR |= (1<<ISC01);		//falling edge INT0 interrupt
 2c2:	85 b7       	in	r24, 0x35	; 53
 2c4:	82 60       	ori	r24, 0x02	; 2
 2c6:	85 bf       	out	0x35, r24	; 53
	MCUCR &= ~(1<<ISC00);	
 2c8:	85 b7       	in	r24, 0x35	; 53
 2ca:	8e 7f       	andi	r24, 0xFE	; 254
 2cc:	85 bf       	out	0x35, r24	; 53
	GICR |= (1<<INT0);			//external interrupt enable
 2ce:	8b b7       	in	r24, 0x3b	; 59
 2d0:	80 64       	ori	r24, 0x40	; 64
 2d2:	8b bf       	out	0x3b, r24	; 59
	TCCR0 |= (1<<CS02);			//prescaler 256, 8ms overflow
 2d4:	83 b7       	in	r24, 0x33	; 51
 2d6:	84 60       	ori	r24, 0x04	; 4
 2d8:	83 bf       	out	0x33, r24	; 51
	TCCR0 &= ~((1<<CS01) | (1<<CS00));	
 2da:	83 b7       	in	r24, 0x33	; 51
 2dc:	8c 7f       	andi	r24, 0xFC	; 252
 2de:	83 bf       	out	0x33, r24	; 51
	TIMSK |= (1<<TOIE0);		//enable timer0 overflow interrupt
 2e0:	89 b7       	in	r24, 0x39	; 57
 2e2:	81 60       	ori	r24, 0x01	; 1
 2e4:	89 bf       	out	0x39, r24	; 57
	uart_init(UART_BAUD_SELECT(UART_BAUD_RATE, F_CPU));
 2e6:	83 e3       	ldi	r24, 0x33	; 51
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	6d d1       	rcall	.+730    	; 0x5c6 <uart_init>
	twi_init();
 2ec:	13 d1       	rcall	.+550    	; 0x514 <twi_init>
	
	sei();
 2ee:	78 94       	sei
	uart_puts("\r\nstart\r\n");
 2f0:	81 e7       	ldi	r24, 0x71	; 113
 2f2:	90 e0       	ldi	r25, 0x00	; 0
 2f4:	8d d1       	rcall	.+794    	; 0x610 <uart_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2f6:	2f ef       	ldi	r18, 0xFF	; 255
 2f8:	89 e6       	ldi	r24, 0x69	; 105
 2fa:	98 e1       	ldi	r25, 0x18	; 24
 2fc:	21 50       	subi	r18, 0x01	; 1
 2fe:	80 40       	sbci	r24, 0x00	; 0
 300:	90 40       	sbci	r25, 0x00	; 0
 302:	e1 f7       	brne	.-8      	; 0x2fc <main+0x54>
 304:	00 c0       	rjmp	.+0      	; 0x306 <main+0x5e>
 306:	00 00       	nop
	_delay_ms(1000);

	DS3231_initialization();
 308:	16 df       	rcall	.-468    	; 0x136 <DS3231_initialization>
	DS3231_setTime(23,58,5,10,2020);
 30a:	04 ee       	ldi	r16, 0xE4	; 228
 30c:	17 e0       	ldi	r17, 0x07	; 7
 30e:	2a e0       	ldi	r18, 0x0A	; 10
 310:	45 e0       	ldi	r20, 0x05	; 5
 312:	6a e3       	ldi	r22, 0x3A	; 58
 314:	87 e1       	ldi	r24, 0x17	; 23
 316:	3b df       	rcall	.-394    	; 0x18e <DS3231_setTime>
	/*btn_press.btnDOWN_pressed = 0;
	btn_press.btnUP_pressed = 0;
	btn_press.btnOK_MENU_pressed = 0;
	btn_press.btnEXIT_pressed = 0;
	*/
	time_done = 1;
 318:	81 e0       	ldi	r24, 0x01	; 1
 31a:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <time_done>
	while (1) 
    {
		//DS3231_getTime(&time);
		if (time_done == 0)
		{
			sprintf(uart_string, "%d.%d.%d %d %d:%d:%d\r\n", time.day, time.month, time.year, time.weekday, time.hours, time.minutes, time.seconds);
 31e:	0f 2e       	mov	r0, r31
 320:	f1 e0       	ldi	r31, 0x01	; 1
 322:	ef 2e       	mov	r14, r31
 324:	f1 e0       	ldi	r31, 0x01	; 1
 326:	ff 2e       	mov	r15, r31
 328:	f0 2d       	mov	r31, r0
 32a:	0f 2e       	mov	r0, r31
 32c:	fb e7       	ldi	r31, 0x7B	; 123
 32e:	af 2e       	mov	r10, r31
 330:	f0 e0       	ldi	r31, 0x00	; 0
 332:	bf 2e       	mov	r11, r31
 334:	f0 2d       	mov	r31, r0
 336:	0f 2e       	mov	r0, r31
 338:	f2 ee       	ldi	r31, 0xE2	; 226
 33a:	cf 2e       	mov	r12, r31
 33c:	f0 e0       	ldi	r31, 0x00	; 0
 33e:	df 2e       	mov	r13, r31
 340:	f0 2d       	mov	r31, r0
			uart_puts("UP\r\n");
			_delay_ms(10);
			btn_press.btnUP_pressed = 0;
		}*/
		
		if (btn_press.btnOK_MENU_pressed > 50)
 342:	c2 eb       	ldi	r28, 0xB2	; 178
 344:	d0 e0       	ldi	r29, 0x00	; 0
	while (1) 
    {
		//DS3231_getTime(&time);
		if (time_done == 0)
		{
			sprintf(uart_string, "%d.%d.%d %d %d:%d:%d\r\n", time.day, time.month, time.year, time.weekday, time.hours, time.minutes, time.seconds);
 346:	7c 2c       	mov	r7, r12
 348:	8d 2c       	mov	r8, r13
			uart_puts(uart_string);
			//uart_puts("\r\n");
			_delay_ms(20);

			time_done = 1;
 34a:	99 24       	eor	r9, r9
 34c:	93 94       	inc	r9
	*/
	time_done = 1;
	while (1) 
    {
		//DS3231_getTime(&time);
		if (time_done == 0)
 34e:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <time_done>
 352:	81 11       	cpse	r24, r1
 354:	2e c0       	rjmp	.+92     	; 0x3b2 <main+0x10a>
		{
			sprintf(uart_string, "%d.%d.%d %d %d:%d:%d\r\n", time.day, time.month, time.year, time.weekday, time.hours, time.minutes, time.seconds);
 356:	f7 01       	movw	r30, r14
 358:	60 81       	ld	r22, Z
 35a:	51 81       	ldd	r21, Z+1	; 0x01
 35c:	42 81       	ldd	r20, Z+2	; 0x02
 35e:	33 81       	ldd	r19, Z+3	; 0x03
 360:	26 81       	ldd	r18, Z+6	; 0x06
 362:	95 81       	ldd	r25, Z+5	; 0x05
 364:	84 81       	ldd	r24, Z+4	; 0x04
 366:	1f 92       	push	r1
 368:	6f 93       	push	r22
 36a:	1f 92       	push	r1
 36c:	5f 93       	push	r21
 36e:	1f 92       	push	r1
 370:	4f 93       	push	r20
 372:	1f 92       	push	r1
 374:	3f 93       	push	r19
 376:	1f 92       	push	r1
 378:	2f 93       	push	r18
 37a:	1f 92       	push	r1
 37c:	9f 93       	push	r25
 37e:	1f 92       	push	r1
 380:	8f 93       	push	r24
 382:	bf 92       	push	r11
 384:	af 92       	push	r10
 386:	df 92       	push	r13
 388:	cf 92       	push	r12
 38a:	5c d1       	rcall	.+696    	; 0x644 <sprintf>
			uart_puts(uart_string);
 38c:	87 2d       	mov	r24, r7
 38e:	98 2d       	mov	r25, r8
 390:	3f d1       	rcall	.+638    	; 0x610 <uart_puts>
 392:	8f e3       	ldi	r24, 0x3F	; 63
 394:	9c e9       	ldi	r25, 0x9C	; 156
 396:	01 97       	sbiw	r24, 0x01	; 1
 398:	f1 f7       	brne	.-4      	; 0x396 <main+0xee>
 39a:	00 c0       	rjmp	.+0      	; 0x39c <main+0xf4>
 39c:	00 00       	nop
			//uart_puts("\r\n");
			_delay_ms(20);

			time_done = 1;
 39e:	90 92 64 00 	sts	0x0064, r9	; 0x800064 <time_done>
 3a2:	ed b7       	in	r30, 0x3d	; 61
 3a4:	fe b7       	in	r31, 0x3e	; 62
 3a6:	72 96       	adiw	r30, 0x12	; 18
 3a8:	0f b6       	in	r0, 0x3f	; 63
 3aa:	f8 94       	cli
 3ac:	fe bf       	out	0x3e, r31	; 62
 3ae:	0f be       	out	0x3f, r0	; 63
 3b0:	ed bf       	out	0x3d, r30	; 61
			uart_puts("UP\r\n");
			_delay_ms(10);
			btn_press.btnUP_pressed = 0;
		}*/
		
		if (btn_press.btnOK_MENU_pressed > 50)
 3b2:	8a 81       	ldd	r24, Y+2	; 0x02
 3b4:	83 33       	cpi	r24, 0x33	; 51
 3b6:	58 f2       	brcs	.-106    	; 0x34e <main+0xa6>
		{
			GICR &= ~(1<<INT0);			//external interrupt disable
 3b8:	8b b7       	in	r24, 0x3b	; 59
 3ba:	8f 7b       	andi	r24, 0xBF	; 191
 3bc:	8b bf       	out	0x3b, r24	; 59
			uart_puts("MENU_OK\r\n");
 3be:	82 e9       	ldi	r24, 0x92	; 146
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	26 d1       	rcall	.+588    	; 0x610 <uart_puts>
 3c4:	8f e1       	ldi	r24, 0x1F	; 31
 3c6:	9e e4       	ldi	r25, 0x4E	; 78
 3c8:	01 97       	sbiw	r24, 0x01	; 1
 3ca:	f1 f7       	brne	.-4      	; 0x3c8 <main+0x120>
 3cc:	00 c0       	rjmp	.+0      	; 0x3ce <main+0x126>
 3ce:	00 00       	nop
 3d0:	24 c0       	rjmp	.+72     	; 0x41a <__DATA_REGION_LENGTH__+0x1a>
			_delay_ms(10);
			while(btn_press.btnEXIT_pressed < 50)
			{
				if (btn_press.btnDOWN_pressed > 10)
 3d2:	88 81       	ld	r24, Y
 3d4:	8b 30       	cpi	r24, 0x0B	; 11
 3d6:	78 f0       	brcs	.+30     	; 0x3f6 <main+0x14e>
				{
					hours--;
 3d8:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <hours>
 3dc:	81 50       	subi	r24, 0x01	; 1
 3de:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <hours>
					uart_puts("DOWN\r\n");
 3e2:	8c e9       	ldi	r24, 0x9C	; 156
 3e4:	90 e0       	ldi	r25, 0x00	; 0
 3e6:	14 d1       	rcall	.+552    	; 0x610 <uart_puts>
 3e8:	ef e1       	ldi	r30, 0x1F	; 31
 3ea:	fe e4       	ldi	r31, 0x4E	; 78
 3ec:	31 97       	sbiw	r30, 0x01	; 1
 3ee:	f1 f7       	brne	.-4      	; 0x3ec <main+0x144>
 3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <main+0x14a>
 3f2:	00 00       	nop
					_delay_ms(10);
					btn_press.btnDOWN_pressed = 0;
 3f4:	18 82       	st	Y, r1
				}
				if (btn_press.btnUP_pressed > 10)
 3f6:	89 81       	ldd	r24, Y+1	; 0x01
 3f8:	8b 30       	cpi	r24, 0x0B	; 11
 3fa:	78 f0       	brcs	.+30     	; 0x41a <__DATA_REGION_LENGTH__+0x1a>
				{
					hours++;
 3fc:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <hours>
 400:	8f 5f       	subi	r24, 0xFF	; 255
 402:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <hours>
					uart_puts("UP\r\n");
 406:	83 ea       	ldi	r24, 0xA3	; 163
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	02 d1       	rcall	.+516    	; 0x610 <uart_puts>
 40c:	8f e1       	ldi	r24, 0x1F	; 31
 40e:	9e e4       	ldi	r25, 0x4E	; 78
 410:	01 97       	sbiw	r24, 0x01	; 1
 412:	f1 f7       	brne	.-4      	; 0x410 <__DATA_REGION_LENGTH__+0x10>
 414:	00 c0       	rjmp	.+0      	; 0x416 <__DATA_REGION_LENGTH__+0x16>
 416:	00 00       	nop
					_delay_ms(10);
					btn_press.btnUP_pressed = 0;
 418:	19 82       	std	Y+1, r1	; 0x01
		if (btn_press.btnOK_MENU_pressed > 50)
		{
			GICR &= ~(1<<INT0);			//external interrupt disable
			uart_puts("MENU_OK\r\n");
			_delay_ms(10);
			while(btn_press.btnEXIT_pressed < 50)
 41a:	8b 81       	ldd	r24, Y+3	; 0x03
 41c:	82 33       	cpi	r24, 0x32	; 50
 41e:	c8 f2       	brcs	.-78     	; 0x3d2 <main+0x12a>
					uart_puts("UP\r\n");
					_delay_ms(10);
					btn_press.btnUP_pressed = 0;
				}
			}
			uart_puts("EXIT\r\n");
 420:	88 ea       	ldi	r24, 0xA8	; 168
 422:	90 e0       	ldi	r25, 0x00	; 0
 424:	f5 d0       	rcall	.+490    	; 0x610 <uart_puts>
 426:	ef e1       	ldi	r30, 0x1F	; 31
 428:	fe e4       	ldi	r31, 0x4E	; 78
 42a:	31 97       	sbiw	r30, 0x01	; 1
 42c:	f1 f7       	brne	.-4      	; 0x42a <__DATA_REGION_LENGTH__+0x2a>
 42e:	00 c0       	rjmp	.+0      	; 0x430 <__DATA_REGION_LENGTH__+0x30>
 430:	00 00       	nop
			_delay_ms(10);
			DS3231_setTime(hours,minutes,day,month,year);
 432:	00 91 60 00 	lds	r16, 0x0060	; 0x800060 <__data_start>
 436:	10 91 61 00 	lds	r17, 0x0061	; 0x800061 <__data_start+0x1>
 43a:	20 91 62 00 	lds	r18, 0x0062	; 0x800062 <month>
 43e:	40 91 63 00 	lds	r20, 0x0063	; 0x800063 <day>
 442:	60 91 b0 00 	lds	r22, 0x00B0	; 0x8000b0 <__data_end>
 446:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <hours>
 44a:	a1 de       	rcall	.-702    	; 0x18e <DS3231_setTime>
			GICR |= (1<<INT0);			//external interrupt enable
 44c:	8b b7       	in	r24, 0x3b	; 59
 44e:	80 64       	ori	r24, 0x40	; 64
 450:	8b bf       	out	0x3b, r24	; 59
			//_delay_ms(10);
			btn_press.btnOK_MENU_pressed = 0;
 452:	1a 82       	std	Y+2, r1	; 0x02
 454:	7c cf       	rjmp	.-264    	; 0x34e <main+0xa6>

00000456 <__vector_1>:
	
    }
}

ISR(INT0_vect)
{
 456:	1f 92       	push	r1
 458:	0f 92       	push	r0
 45a:	0f b6       	in	r0, 0x3f	; 63
 45c:	0f 92       	push	r0
 45e:	11 24       	eor	r1, r1
 460:	2f 93       	push	r18
 462:	3f 93       	push	r19
 464:	4f 93       	push	r20
 466:	5f 93       	push	r21
 468:	6f 93       	push	r22
 46a:	7f 93       	push	r23
 46c:	8f 93       	push	r24
 46e:	9f 93       	push	r25
 470:	af 93       	push	r26
 472:	bf 93       	push	r27
 474:	ef 93       	push	r30
 476:	ff 93       	push	r31
	time_done = 0;
 478:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <time_done>
	DS3231_getTime(&time);
 47c:	81 e0       	ldi	r24, 0x01	; 1
 47e:	91 e0       	ldi	r25, 0x01	; 1
 480:	c5 de       	rcall	.-630    	; 0x20c <DS3231_getTime>
}
 482:	ff 91       	pop	r31
 484:	ef 91       	pop	r30
 486:	bf 91       	pop	r27
 488:	af 91       	pop	r26
 48a:	9f 91       	pop	r25
 48c:	8f 91       	pop	r24
 48e:	7f 91       	pop	r23
 490:	6f 91       	pop	r22
 492:	5f 91       	pop	r21
 494:	4f 91       	pop	r20
 496:	3f 91       	pop	r19
 498:	2f 91       	pop	r18
 49a:	0f 90       	pop	r0
 49c:	0f be       	out	0x3f, r0	; 63
 49e:	0f 90       	pop	r0
 4a0:	1f 90       	pop	r1
 4a2:	18 95       	reti

000004a4 <__vector_9>:

ISR(TIMER0_OVF_vect)
{
 4a4:	1f 92       	push	r1
 4a6:	0f 92       	push	r0
 4a8:	0f b6       	in	r0, 0x3f	; 63
 4aa:	0f 92       	push	r0
 4ac:	11 24       	eor	r1, r1
 4ae:	8f 93       	push	r24
 4b0:	ef 93       	push	r30
 4b2:	ff 93       	push	r31
	if ((PIND & (1<<btnDOWN)) == 0)
 4b4:	84 99       	sbic	0x10, 4	; 16
 4b6:	06 c0       	rjmp	.+12     	; 0x4c4 <__vector_9+0x20>
	{
		btn_press.btnDOWN_pressed++;
 4b8:	e2 eb       	ldi	r30, 0xB2	; 178
 4ba:	f0 e0       	ldi	r31, 0x00	; 0
 4bc:	80 81       	ld	r24, Z
 4be:	8f 5f       	subi	r24, 0xFF	; 255
 4c0:	80 83       	st	Z, r24
 4c2:	02 c0       	rjmp	.+4      	; 0x4c8 <__vector_9+0x24>
	}
	else
	{
		btn_press.btnDOWN_pressed = 0;
 4c4:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <btn_press>
	}
	
	if ((PIND & (1<<btnUP)) == 0)
 4c8:	85 99       	sbic	0x10, 5	; 16
 4ca:	06 c0       	rjmp	.+12     	; 0x4d8 <__vector_9+0x34>
	{
		btn_press.btnUP_pressed++;
 4cc:	e2 eb       	ldi	r30, 0xB2	; 178
 4ce:	f0 e0       	ldi	r31, 0x00	; 0
 4d0:	81 81       	ldd	r24, Z+1	; 0x01
 4d2:	8f 5f       	subi	r24, 0xFF	; 255
 4d4:	81 83       	std	Z+1, r24	; 0x01
 4d6:	02 c0       	rjmp	.+4      	; 0x4dc <__vector_9+0x38>
	}
	else
	{
		btn_press.btnUP_pressed = 0;
 4d8:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <btn_press+0x1>
	}
	
	if ((PIND & (1<<btnOK_MENU)) == 0)
 4dc:	86 99       	sbic	0x10, 6	; 16
 4de:	06 c0       	rjmp	.+12     	; 0x4ec <__vector_9+0x48>
	{
		btn_press.btnOK_MENU_pressed++;
 4e0:	e2 eb       	ldi	r30, 0xB2	; 178
 4e2:	f0 e0       	ldi	r31, 0x00	; 0
 4e4:	82 81       	ldd	r24, Z+2	; 0x02
 4e6:	8f 5f       	subi	r24, 0xFF	; 255
 4e8:	82 83       	std	Z+2, r24	; 0x02
 4ea:	02 c0       	rjmp	.+4      	; 0x4f0 <__vector_9+0x4c>
	}
	else
	{
		btn_press.btnOK_MENU_pressed = 0;
 4ec:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <btn_press+0x2>
	}
	
	if ((PIND & (1<<btnEXIT)) == 0)
 4f0:	87 99       	sbic	0x10, 7	; 16
 4f2:	06 c0       	rjmp	.+12     	; 0x500 <__vector_9+0x5c>
	{
		btn_press.btnEXIT_pressed++;
 4f4:	e2 eb       	ldi	r30, 0xB2	; 178
 4f6:	f0 e0       	ldi	r31, 0x00	; 0
 4f8:	83 81       	ldd	r24, Z+3	; 0x03
 4fa:	8f 5f       	subi	r24, 0xFF	; 255
 4fc:	83 83       	std	Z+3, r24	; 0x03
 4fe:	02 c0       	rjmp	.+4      	; 0x504 <__vector_9+0x60>
	}
	else
	{
		btn_press.btnEXIT_pressed = 0;
 500:	10 92 b5 00 	sts	0x00B5, r1	; 0x8000b5 <btn_press+0x3>
	}
	//_delay_us(1);
}
 504:	ff 91       	pop	r31
 506:	ef 91       	pop	r30
 508:	8f 91       	pop	r24
 50a:	0f 90       	pop	r0
 50c:	0f be       	out	0x3f, r0	; 63
 50e:	0f 90       	pop	r0
 510:	1f 90       	pop	r1
 512:	18 95       	reti

00000514 <twi_init>:
    /* Enable internal pull-up resistors */
    //DDR(TWI_PORT) &= ~(_BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN));
    //TWI_PORT |= _BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN);

    /* Set SCL frequency */
    TWSR &= ~(_BV(TWPS1) | _BV(TWPS0));
 514:	81 b1       	in	r24, 0x01	; 1
 516:	8c 7f       	andi	r24, 0xFC	; 252
 518:	81 b9       	out	0x01, r24	; 1
    TWBR = TWI_BIT_RATE_REG;
 51a:	80 e2       	ldi	r24, 0x20	; 32
 51c:	80 b9       	out	0x00, r24	; 0
 51e:	08 95       	ret

00000520 <twi_start>:
uint8_t twi_start(uint8_t slave_address)
{
    uint8_t twi_response;

    /* Generate start condition on TWI bus */
    TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN);
 520:	94 ea       	ldi	r25, 0xA4	; 164
 522:	96 bf       	out	0x36, r25	; 54
    while ((TWCR & _BV(TWINT)) == 0);
 524:	06 b6       	in	r0, 0x36	; 54
 526:	07 fe       	sbrs	r0, 7
 528:	fd cf       	rjmp	.-6      	; 0x524 <twi_start+0x4>

    /* Send SLA+R or SLA+W frame on TWI bus */
    TWDR = slave_address;
 52a:	83 b9       	out	0x03, r24	; 3
    TWCR = _BV(TWINT) | _BV(TWEN);
 52c:	84 e8       	ldi	r24, 0x84	; 132
 52e:	86 bf       	out	0x36, r24	; 54
    while ((TWCR & _BV(TWINT)) == 0);
 530:	06 b6       	in	r0, 0x36	; 54
 532:	07 fe       	sbrs	r0, 7
 534:	fd cf       	rjmp	.-6      	; 0x530 <twi_start+0x10>

    /* Check TWI Status Register and mask TWI prescaler bits */
    twi_response = TWSR & 0xf8;
 536:	91 b1       	in	r25, 0x01	; 1
 538:	98 7f       	andi	r25, 0xF8	; 248
    /* Status Code 0x18: SLA+W has been transmitted and ACK received
                   0x40: SLA+R has been transmitted and ACK received */
        if (twi_response == 0x18 || twi_response == 0x40) {
 53a:	98 31       	cpi	r25, 0x18	; 24
 53c:	29 f0       	breq	.+10     	; 0x548 <twi_start+0x28>
        return 0;   /* Slave device accessible */
 53e:	81 e0       	ldi	r24, 0x01	; 1
 540:	90 34       	cpi	r25, 0x40	; 64
 542:	19 f4       	brne	.+6      	; 0x54a <twi_start+0x2a>
 544:	80 e0       	ldi	r24, 0x00	; 0
 546:	08 95       	ret
 548:	80 e0       	ldi	r24, 0x00	; 0
    }
    else {
        return 1;   /* Failed to access slave device */
    }
}
 54a:	08 95       	ret

0000054c <twi_write>:


/*--------------------------------------------------------------------*/
void twi_write(uint8_t data)
{
    TWDR = data;
 54c:	83 b9       	out	0x03, r24	; 3
    TWCR = _BV(TWINT) | _BV(TWEN);
 54e:	84 e8       	ldi	r24, 0x84	; 132
 550:	86 bf       	out	0x36, r24	; 54
    while ((TWCR & _BV(TWINT)) == 0);
 552:	06 b6       	in	r0, 0x36	; 54
 554:	07 fe       	sbrs	r0, 7
 556:	fd cf       	rjmp	.-6      	; 0x552 <twi_write+0x6>
}
 558:	08 95       	ret

0000055a <twi_read_ack>:


/*--------------------------------------------------------------------*/
uint8_t twi_read_ack(void)
{
	TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
 55a:	84 ec       	ldi	r24, 0xC4	; 196
 55c:	86 bf       	out	0x36, r24	; 54
    while ((TWCR & _BV(TWINT)) == 0);
 55e:	06 b6       	in	r0, 0x36	; 54
 560:	07 fe       	sbrs	r0, 7
 562:	fd cf       	rjmp	.-6      	; 0x55e <twi_read_ack+0x4>
	return (TWDR);
 564:	83 b1       	in	r24, 0x03	; 3
}
 566:	08 95       	ret

00000568 <twi_read_nack>:


/*--------------------------------------------------------------------*/
uint8_t twi_read_nack(void)
{
	TWCR = _BV(TWINT) | _BV(TWEN);
 568:	84 e8       	ldi	r24, 0x84	; 132
 56a:	86 bf       	out	0x36, r24	; 54
    while ((TWCR & _BV(TWINT)) == 0);
 56c:	06 b6       	in	r0, 0x36	; 54
 56e:	07 fe       	sbrs	r0, 7
 570:	fd cf       	rjmp	.-6      	; 0x56c <twi_read_nack+0x4>
	return (TWDR);
 572:	83 b1       	in	r24, 0x03	; 3
}
 574:	08 95       	ret

00000576 <twi_stop>:


/*--------------------------------------------------------------------*/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 576:	84 e9       	ldi	r24, 0x94	; 148
 578:	86 bf       	out	0x36, r24	; 54
 57a:	08 95       	ret

0000057c <__vector_12>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 57c:	1f 92       	push	r1
 57e:	0f 92       	push	r0
 580:	0f b6       	in	r0, 0x3f	; 63
 582:	0f 92       	push	r0
 584:	11 24       	eor	r1, r1
 586:	8f 93       	push	r24
 588:	9f 93       	push	r25
 58a:	ef 93       	push	r30
 58c:	ff 93       	push	r31
 58e:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <UART_TxHead>
 592:	80 91 b8 00 	lds	r24, 0x00B8	; 0x8000b8 <UART_TxTail>
 596:	98 17       	cp	r25, r24
 598:	61 f0       	breq	.+24     	; 0x5b2 <__vector_12+0x36>
 59a:	e0 91 b8 00 	lds	r30, 0x00B8	; 0x8000b8 <UART_TxTail>
 59e:	ef 5f       	subi	r30, 0xFF	; 255
 5a0:	ef 71       	andi	r30, 0x1F	; 31
 5a2:	e0 93 b8 00 	sts	0x00B8, r30	; 0x8000b8 <UART_TxTail>
 5a6:	f0 e0       	ldi	r31, 0x00	; 0
 5a8:	e6 54       	subi	r30, 0x46	; 70
 5aa:	ff 4f       	sbci	r31, 0xFF	; 255
 5ac:	80 81       	ld	r24, Z
 5ae:	8c b9       	out	0x0c, r24	; 12
 5b0:	01 c0       	rjmp	.+2      	; 0x5b4 <__vector_12+0x38>
 5b2:	55 98       	cbi	0x0a, 5	; 10
 5b4:	ff 91       	pop	r31
 5b6:	ef 91       	pop	r30
 5b8:	9f 91       	pop	r25
 5ba:	8f 91       	pop	r24
 5bc:	0f 90       	pop	r0
 5be:	0f be       	out	0x3f, r0	; 63
 5c0:	0f 90       	pop	r0
 5c2:	1f 90       	pop	r1
 5c4:	18 95       	reti

000005c6 <uart_init>:
 5c6:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <UART_TxHead>
 5ca:	10 92 b8 00 	sts	0x00B8, r1	; 0x8000b8 <UART_TxTail>
 5ce:	10 92 b7 00 	sts	0x00B7, r1	; 0x8000b7 <UART_RxHead>
 5d2:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <UART_RxTail>
 5d6:	99 23       	and	r25, r25
 5d8:	14 f4       	brge	.+4      	; 0x5de <uart_init+0x18>
 5da:	22 e0       	ldi	r18, 0x02	; 2
 5dc:	2b b9       	out	0x0b, r18	; 11
 5de:	90 78       	andi	r25, 0x80	; 128
 5e0:	90 bd       	out	0x20, r25	; 32
 5e2:	89 b9       	out	0x09, r24	; 9
 5e4:	88 e9       	ldi	r24, 0x98	; 152
 5e6:	8a b9       	out	0x0a, r24	; 10
 5e8:	86 e8       	ldi	r24, 0x86	; 134
 5ea:	80 bd       	out	0x20, r24	; 32
 5ec:	08 95       	ret

000005ee <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 5ee:	20 91 b9 00 	lds	r18, 0x00B9	; 0x8000b9 <UART_TxHead>
 5f2:	2f 5f       	subi	r18, 0xFF	; 255
 5f4:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 5f6:	90 91 b8 00 	lds	r25, 0x00B8	; 0x8000b8 <UART_TxTail>
 5fa:	29 17       	cp	r18, r25
 5fc:	e1 f3       	breq	.-8      	; 0x5f6 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 5fe:	e2 2f       	mov	r30, r18
 600:	f0 e0       	ldi	r31, 0x00	; 0
 602:	e6 54       	subi	r30, 0x46	; 70
 604:	ff 4f       	sbci	r31, 0xFF	; 255
 606:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 608:	20 93 b9 00 	sts	0x00B9, r18	; 0x8000b9 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 60c:	55 9a       	sbi	0x0a, 5	; 10
 60e:	08 95       	ret

00000610 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 610:	cf 93       	push	r28
 612:	df 93       	push	r29
 614:	ec 01       	movw	r28, r24
    while (*s)
 616:	88 81       	ld	r24, Y
 618:	88 23       	and	r24, r24
 61a:	29 f0       	breq	.+10     	; 0x626 <uart_puts+0x16>
 61c:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 61e:	e7 df       	rcall	.-50     	; 0x5ee <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 620:	89 91       	ld	r24, Y+
 622:	81 11       	cpse	r24, r1
 624:	fc cf       	rjmp	.-8      	; 0x61e <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 626:	df 91       	pop	r29
 628:	cf 91       	pop	r28
 62a:	08 95       	ret

0000062c <__umulhisi3>:
 62c:	a2 9f       	mul	r26, r18
 62e:	b0 01       	movw	r22, r0
 630:	b3 9f       	mul	r27, r19
 632:	c0 01       	movw	r24, r0
 634:	a3 9f       	mul	r26, r19
 636:	01 d0       	rcall	.+2      	; 0x63a <__umulhisi3+0xe>
 638:	b2 9f       	mul	r27, r18
 63a:	70 0d       	add	r23, r0
 63c:	81 1d       	adc	r24, r1
 63e:	11 24       	eor	r1, r1
 640:	91 1d       	adc	r25, r1
 642:	08 95       	ret

00000644 <sprintf>:
 644:	ae e0       	ldi	r26, 0x0E	; 14
 646:	b0 e0       	ldi	r27, 0x00	; 0
 648:	e7 e2       	ldi	r30, 0x27	; 39
 64a:	f3 e0       	ldi	r31, 0x03	; 3
 64c:	aa c2       	rjmp	.+1364   	; 0xba2 <__prologue_saves__+0x1c>
 64e:	0d 89       	ldd	r16, Y+21	; 0x15
 650:	1e 89       	ldd	r17, Y+22	; 0x16
 652:	86 e0       	ldi	r24, 0x06	; 6
 654:	8c 83       	std	Y+4, r24	; 0x04
 656:	1a 83       	std	Y+2, r17	; 0x02
 658:	09 83       	std	Y+1, r16	; 0x01
 65a:	8f ef       	ldi	r24, 0xFF	; 255
 65c:	9f e7       	ldi	r25, 0x7F	; 127
 65e:	9e 83       	std	Y+6, r25	; 0x06
 660:	8d 83       	std	Y+5, r24	; 0x05
 662:	ae 01       	movw	r20, r28
 664:	47 5e       	subi	r20, 0xE7	; 231
 666:	5f 4f       	sbci	r21, 0xFF	; 255
 668:	6f 89       	ldd	r22, Y+23	; 0x17
 66a:	78 8d       	ldd	r23, Y+24	; 0x18
 66c:	ce 01       	movw	r24, r28
 66e:	01 96       	adiw	r24, 0x01	; 1
 670:	08 d0       	rcall	.+16     	; 0x682 <vfprintf>
 672:	ef 81       	ldd	r30, Y+7	; 0x07
 674:	f8 85       	ldd	r31, Y+8	; 0x08
 676:	e0 0f       	add	r30, r16
 678:	f1 1f       	adc	r31, r17
 67a:	10 82       	st	Z, r1
 67c:	2e 96       	adiw	r28, 0x0e	; 14
 67e:	e4 e0       	ldi	r30, 0x04	; 4
 680:	ac c2       	rjmp	.+1368   	; 0xbda <__epilogue_restores__+0x1c>

00000682 <vfprintf>:
 682:	ab e0       	ldi	r26, 0x0B	; 11
 684:	b0 e0       	ldi	r27, 0x00	; 0
 686:	e6 e4       	ldi	r30, 0x46	; 70
 688:	f3 e0       	ldi	r31, 0x03	; 3
 68a:	7d c2       	rjmp	.+1274   	; 0xb86 <__prologue_saves__>
 68c:	6c 01       	movw	r12, r24
 68e:	7b 01       	movw	r14, r22
 690:	8a 01       	movw	r16, r20
 692:	fc 01       	movw	r30, r24
 694:	17 82       	std	Z+7, r1	; 0x07
 696:	16 82       	std	Z+6, r1	; 0x06
 698:	83 81       	ldd	r24, Z+3	; 0x03
 69a:	81 ff       	sbrs	r24, 1
 69c:	bf c1       	rjmp	.+894    	; 0xa1c <vfprintf+0x39a>
 69e:	ce 01       	movw	r24, r28
 6a0:	01 96       	adiw	r24, 0x01	; 1
 6a2:	3c 01       	movw	r6, r24
 6a4:	f6 01       	movw	r30, r12
 6a6:	93 81       	ldd	r25, Z+3	; 0x03
 6a8:	f7 01       	movw	r30, r14
 6aa:	93 fd       	sbrc	r25, 3
 6ac:	85 91       	lpm	r24, Z+
 6ae:	93 ff       	sbrs	r25, 3
 6b0:	81 91       	ld	r24, Z+
 6b2:	7f 01       	movw	r14, r30
 6b4:	88 23       	and	r24, r24
 6b6:	09 f4       	brne	.+2      	; 0x6ba <vfprintf+0x38>
 6b8:	ad c1       	rjmp	.+858    	; 0xa14 <vfprintf+0x392>
 6ba:	85 32       	cpi	r24, 0x25	; 37
 6bc:	39 f4       	brne	.+14     	; 0x6cc <vfprintf+0x4a>
 6be:	93 fd       	sbrc	r25, 3
 6c0:	85 91       	lpm	r24, Z+
 6c2:	93 ff       	sbrs	r25, 3
 6c4:	81 91       	ld	r24, Z+
 6c6:	7f 01       	movw	r14, r30
 6c8:	85 32       	cpi	r24, 0x25	; 37
 6ca:	21 f4       	brne	.+8      	; 0x6d4 <vfprintf+0x52>
 6cc:	b6 01       	movw	r22, r12
 6ce:	90 e0       	ldi	r25, 0x00	; 0
 6d0:	c0 d1       	rcall	.+896    	; 0xa52 <fputc>
 6d2:	e8 cf       	rjmp	.-48     	; 0x6a4 <vfprintf+0x22>
 6d4:	91 2c       	mov	r9, r1
 6d6:	21 2c       	mov	r2, r1
 6d8:	31 2c       	mov	r3, r1
 6da:	ff e1       	ldi	r31, 0x1F	; 31
 6dc:	f3 15       	cp	r31, r3
 6de:	d8 f0       	brcs	.+54     	; 0x716 <vfprintf+0x94>
 6e0:	8b 32       	cpi	r24, 0x2B	; 43
 6e2:	79 f0       	breq	.+30     	; 0x702 <vfprintf+0x80>
 6e4:	38 f4       	brcc	.+14     	; 0x6f4 <vfprintf+0x72>
 6e6:	80 32       	cpi	r24, 0x20	; 32
 6e8:	79 f0       	breq	.+30     	; 0x708 <vfprintf+0x86>
 6ea:	83 32       	cpi	r24, 0x23	; 35
 6ec:	a1 f4       	brne	.+40     	; 0x716 <vfprintf+0x94>
 6ee:	23 2d       	mov	r18, r3
 6f0:	20 61       	ori	r18, 0x10	; 16
 6f2:	1d c0       	rjmp	.+58     	; 0x72e <vfprintf+0xac>
 6f4:	8d 32       	cpi	r24, 0x2D	; 45
 6f6:	61 f0       	breq	.+24     	; 0x710 <vfprintf+0x8e>
 6f8:	80 33       	cpi	r24, 0x30	; 48
 6fa:	69 f4       	brne	.+26     	; 0x716 <vfprintf+0x94>
 6fc:	23 2d       	mov	r18, r3
 6fe:	21 60       	ori	r18, 0x01	; 1
 700:	16 c0       	rjmp	.+44     	; 0x72e <vfprintf+0xac>
 702:	83 2d       	mov	r24, r3
 704:	82 60       	ori	r24, 0x02	; 2
 706:	38 2e       	mov	r3, r24
 708:	e3 2d       	mov	r30, r3
 70a:	e4 60       	ori	r30, 0x04	; 4
 70c:	3e 2e       	mov	r3, r30
 70e:	2a c0       	rjmp	.+84     	; 0x764 <vfprintf+0xe2>
 710:	f3 2d       	mov	r31, r3
 712:	f8 60       	ori	r31, 0x08	; 8
 714:	1d c0       	rjmp	.+58     	; 0x750 <vfprintf+0xce>
 716:	37 fc       	sbrc	r3, 7
 718:	2d c0       	rjmp	.+90     	; 0x774 <vfprintf+0xf2>
 71a:	20 ed       	ldi	r18, 0xD0	; 208
 71c:	28 0f       	add	r18, r24
 71e:	2a 30       	cpi	r18, 0x0A	; 10
 720:	40 f0       	brcs	.+16     	; 0x732 <vfprintf+0xb0>
 722:	8e 32       	cpi	r24, 0x2E	; 46
 724:	b9 f4       	brne	.+46     	; 0x754 <vfprintf+0xd2>
 726:	36 fc       	sbrc	r3, 6
 728:	75 c1       	rjmp	.+746    	; 0xa14 <vfprintf+0x392>
 72a:	23 2d       	mov	r18, r3
 72c:	20 64       	ori	r18, 0x40	; 64
 72e:	32 2e       	mov	r3, r18
 730:	19 c0       	rjmp	.+50     	; 0x764 <vfprintf+0xe2>
 732:	36 fe       	sbrs	r3, 6
 734:	06 c0       	rjmp	.+12     	; 0x742 <vfprintf+0xc0>
 736:	8a e0       	ldi	r24, 0x0A	; 10
 738:	98 9e       	mul	r9, r24
 73a:	20 0d       	add	r18, r0
 73c:	11 24       	eor	r1, r1
 73e:	92 2e       	mov	r9, r18
 740:	11 c0       	rjmp	.+34     	; 0x764 <vfprintf+0xe2>
 742:	ea e0       	ldi	r30, 0x0A	; 10
 744:	2e 9e       	mul	r2, r30
 746:	20 0d       	add	r18, r0
 748:	11 24       	eor	r1, r1
 74a:	22 2e       	mov	r2, r18
 74c:	f3 2d       	mov	r31, r3
 74e:	f0 62       	ori	r31, 0x20	; 32
 750:	3f 2e       	mov	r3, r31
 752:	08 c0       	rjmp	.+16     	; 0x764 <vfprintf+0xe2>
 754:	8c 36       	cpi	r24, 0x6C	; 108
 756:	21 f4       	brne	.+8      	; 0x760 <vfprintf+0xde>
 758:	83 2d       	mov	r24, r3
 75a:	80 68       	ori	r24, 0x80	; 128
 75c:	38 2e       	mov	r3, r24
 75e:	02 c0       	rjmp	.+4      	; 0x764 <vfprintf+0xe2>
 760:	88 36       	cpi	r24, 0x68	; 104
 762:	41 f4       	brne	.+16     	; 0x774 <vfprintf+0xf2>
 764:	f7 01       	movw	r30, r14
 766:	93 fd       	sbrc	r25, 3
 768:	85 91       	lpm	r24, Z+
 76a:	93 ff       	sbrs	r25, 3
 76c:	81 91       	ld	r24, Z+
 76e:	7f 01       	movw	r14, r30
 770:	81 11       	cpse	r24, r1
 772:	b3 cf       	rjmp	.-154    	; 0x6da <vfprintf+0x58>
 774:	98 2f       	mov	r25, r24
 776:	9f 7d       	andi	r25, 0xDF	; 223
 778:	95 54       	subi	r25, 0x45	; 69
 77a:	93 30       	cpi	r25, 0x03	; 3
 77c:	28 f4       	brcc	.+10     	; 0x788 <vfprintf+0x106>
 77e:	0c 5f       	subi	r16, 0xFC	; 252
 780:	1f 4f       	sbci	r17, 0xFF	; 255
 782:	9f e3       	ldi	r25, 0x3F	; 63
 784:	99 83       	std	Y+1, r25	; 0x01
 786:	0d c0       	rjmp	.+26     	; 0x7a2 <vfprintf+0x120>
 788:	83 36       	cpi	r24, 0x63	; 99
 78a:	31 f0       	breq	.+12     	; 0x798 <vfprintf+0x116>
 78c:	83 37       	cpi	r24, 0x73	; 115
 78e:	71 f0       	breq	.+28     	; 0x7ac <vfprintf+0x12a>
 790:	83 35       	cpi	r24, 0x53	; 83
 792:	09 f0       	breq	.+2      	; 0x796 <vfprintf+0x114>
 794:	55 c0       	rjmp	.+170    	; 0x840 <vfprintf+0x1be>
 796:	20 c0       	rjmp	.+64     	; 0x7d8 <vfprintf+0x156>
 798:	f8 01       	movw	r30, r16
 79a:	80 81       	ld	r24, Z
 79c:	89 83       	std	Y+1, r24	; 0x01
 79e:	0e 5f       	subi	r16, 0xFE	; 254
 7a0:	1f 4f       	sbci	r17, 0xFF	; 255
 7a2:	88 24       	eor	r8, r8
 7a4:	83 94       	inc	r8
 7a6:	91 2c       	mov	r9, r1
 7a8:	53 01       	movw	r10, r6
 7aa:	12 c0       	rjmp	.+36     	; 0x7d0 <vfprintf+0x14e>
 7ac:	28 01       	movw	r4, r16
 7ae:	f2 e0       	ldi	r31, 0x02	; 2
 7b0:	4f 0e       	add	r4, r31
 7b2:	51 1c       	adc	r5, r1
 7b4:	f8 01       	movw	r30, r16
 7b6:	a0 80       	ld	r10, Z
 7b8:	b1 80       	ldd	r11, Z+1	; 0x01
 7ba:	36 fe       	sbrs	r3, 6
 7bc:	03 c0       	rjmp	.+6      	; 0x7c4 <vfprintf+0x142>
 7be:	69 2d       	mov	r22, r9
 7c0:	70 e0       	ldi	r23, 0x00	; 0
 7c2:	02 c0       	rjmp	.+4      	; 0x7c8 <vfprintf+0x146>
 7c4:	6f ef       	ldi	r22, 0xFF	; 255
 7c6:	7f ef       	ldi	r23, 0xFF	; 255
 7c8:	c5 01       	movw	r24, r10
 7ca:	38 d1       	rcall	.+624    	; 0xa3c <strnlen>
 7cc:	4c 01       	movw	r8, r24
 7ce:	82 01       	movw	r16, r4
 7d0:	f3 2d       	mov	r31, r3
 7d2:	ff 77       	andi	r31, 0x7F	; 127
 7d4:	3f 2e       	mov	r3, r31
 7d6:	15 c0       	rjmp	.+42     	; 0x802 <vfprintf+0x180>
 7d8:	28 01       	movw	r4, r16
 7da:	22 e0       	ldi	r18, 0x02	; 2
 7dc:	42 0e       	add	r4, r18
 7de:	51 1c       	adc	r5, r1
 7e0:	f8 01       	movw	r30, r16
 7e2:	a0 80       	ld	r10, Z
 7e4:	b1 80       	ldd	r11, Z+1	; 0x01
 7e6:	36 fe       	sbrs	r3, 6
 7e8:	03 c0       	rjmp	.+6      	; 0x7f0 <vfprintf+0x16e>
 7ea:	69 2d       	mov	r22, r9
 7ec:	70 e0       	ldi	r23, 0x00	; 0
 7ee:	02 c0       	rjmp	.+4      	; 0x7f4 <vfprintf+0x172>
 7f0:	6f ef       	ldi	r22, 0xFF	; 255
 7f2:	7f ef       	ldi	r23, 0xFF	; 255
 7f4:	c5 01       	movw	r24, r10
 7f6:	17 d1       	rcall	.+558    	; 0xa26 <strnlen_P>
 7f8:	4c 01       	movw	r8, r24
 7fa:	f3 2d       	mov	r31, r3
 7fc:	f0 68       	ori	r31, 0x80	; 128
 7fe:	3f 2e       	mov	r3, r31
 800:	82 01       	movw	r16, r4
 802:	33 fc       	sbrc	r3, 3
 804:	19 c0       	rjmp	.+50     	; 0x838 <vfprintf+0x1b6>
 806:	82 2d       	mov	r24, r2
 808:	90 e0       	ldi	r25, 0x00	; 0
 80a:	88 16       	cp	r8, r24
 80c:	99 06       	cpc	r9, r25
 80e:	a0 f4       	brcc	.+40     	; 0x838 <vfprintf+0x1b6>
 810:	b6 01       	movw	r22, r12
 812:	80 e2       	ldi	r24, 0x20	; 32
 814:	90 e0       	ldi	r25, 0x00	; 0
 816:	1d d1       	rcall	.+570    	; 0xa52 <fputc>
 818:	2a 94       	dec	r2
 81a:	f5 cf       	rjmp	.-22     	; 0x806 <vfprintf+0x184>
 81c:	f5 01       	movw	r30, r10
 81e:	37 fc       	sbrc	r3, 7
 820:	85 91       	lpm	r24, Z+
 822:	37 fe       	sbrs	r3, 7
 824:	81 91       	ld	r24, Z+
 826:	5f 01       	movw	r10, r30
 828:	b6 01       	movw	r22, r12
 82a:	90 e0       	ldi	r25, 0x00	; 0
 82c:	12 d1       	rcall	.+548    	; 0xa52 <fputc>
 82e:	21 10       	cpse	r2, r1
 830:	2a 94       	dec	r2
 832:	21 e0       	ldi	r18, 0x01	; 1
 834:	82 1a       	sub	r8, r18
 836:	91 08       	sbc	r9, r1
 838:	81 14       	cp	r8, r1
 83a:	91 04       	cpc	r9, r1
 83c:	79 f7       	brne	.-34     	; 0x81c <vfprintf+0x19a>
 83e:	e1 c0       	rjmp	.+450    	; 0xa02 <vfprintf+0x380>
 840:	84 36       	cpi	r24, 0x64	; 100
 842:	11 f0       	breq	.+4      	; 0x848 <vfprintf+0x1c6>
 844:	89 36       	cpi	r24, 0x69	; 105
 846:	39 f5       	brne	.+78     	; 0x896 <vfprintf+0x214>
 848:	f8 01       	movw	r30, r16
 84a:	37 fe       	sbrs	r3, 7
 84c:	07 c0       	rjmp	.+14     	; 0x85c <vfprintf+0x1da>
 84e:	60 81       	ld	r22, Z
 850:	71 81       	ldd	r23, Z+1	; 0x01
 852:	82 81       	ldd	r24, Z+2	; 0x02
 854:	93 81       	ldd	r25, Z+3	; 0x03
 856:	0c 5f       	subi	r16, 0xFC	; 252
 858:	1f 4f       	sbci	r17, 0xFF	; 255
 85a:	08 c0       	rjmp	.+16     	; 0x86c <vfprintf+0x1ea>
 85c:	60 81       	ld	r22, Z
 85e:	71 81       	ldd	r23, Z+1	; 0x01
 860:	07 2e       	mov	r0, r23
 862:	00 0c       	add	r0, r0
 864:	88 0b       	sbc	r24, r24
 866:	99 0b       	sbc	r25, r25
 868:	0e 5f       	subi	r16, 0xFE	; 254
 86a:	1f 4f       	sbci	r17, 0xFF	; 255
 86c:	f3 2d       	mov	r31, r3
 86e:	ff 76       	andi	r31, 0x6F	; 111
 870:	3f 2e       	mov	r3, r31
 872:	97 ff       	sbrs	r25, 7
 874:	09 c0       	rjmp	.+18     	; 0x888 <vfprintf+0x206>
 876:	90 95       	com	r25
 878:	80 95       	com	r24
 87a:	70 95       	com	r23
 87c:	61 95       	neg	r22
 87e:	7f 4f       	sbci	r23, 0xFF	; 255
 880:	8f 4f       	sbci	r24, 0xFF	; 255
 882:	9f 4f       	sbci	r25, 0xFF	; 255
 884:	f0 68       	ori	r31, 0x80	; 128
 886:	3f 2e       	mov	r3, r31
 888:	2a e0       	ldi	r18, 0x0A	; 10
 88a:	30 e0       	ldi	r19, 0x00	; 0
 88c:	a3 01       	movw	r20, r6
 88e:	1d d1       	rcall	.+570    	; 0xaca <__ultoa_invert>
 890:	88 2e       	mov	r8, r24
 892:	86 18       	sub	r8, r6
 894:	44 c0       	rjmp	.+136    	; 0x91e <vfprintf+0x29c>
 896:	85 37       	cpi	r24, 0x75	; 117
 898:	31 f4       	brne	.+12     	; 0x8a6 <vfprintf+0x224>
 89a:	23 2d       	mov	r18, r3
 89c:	2f 7e       	andi	r18, 0xEF	; 239
 89e:	b2 2e       	mov	r11, r18
 8a0:	2a e0       	ldi	r18, 0x0A	; 10
 8a2:	30 e0       	ldi	r19, 0x00	; 0
 8a4:	25 c0       	rjmp	.+74     	; 0x8f0 <vfprintf+0x26e>
 8a6:	93 2d       	mov	r25, r3
 8a8:	99 7f       	andi	r25, 0xF9	; 249
 8aa:	b9 2e       	mov	r11, r25
 8ac:	8f 36       	cpi	r24, 0x6F	; 111
 8ae:	c1 f0       	breq	.+48     	; 0x8e0 <vfprintf+0x25e>
 8b0:	18 f4       	brcc	.+6      	; 0x8b8 <vfprintf+0x236>
 8b2:	88 35       	cpi	r24, 0x58	; 88
 8b4:	79 f0       	breq	.+30     	; 0x8d4 <vfprintf+0x252>
 8b6:	ae c0       	rjmp	.+348    	; 0xa14 <vfprintf+0x392>
 8b8:	80 37       	cpi	r24, 0x70	; 112
 8ba:	19 f0       	breq	.+6      	; 0x8c2 <vfprintf+0x240>
 8bc:	88 37       	cpi	r24, 0x78	; 120
 8be:	21 f0       	breq	.+8      	; 0x8c8 <vfprintf+0x246>
 8c0:	a9 c0       	rjmp	.+338    	; 0xa14 <vfprintf+0x392>
 8c2:	e9 2f       	mov	r30, r25
 8c4:	e0 61       	ori	r30, 0x10	; 16
 8c6:	be 2e       	mov	r11, r30
 8c8:	b4 fe       	sbrs	r11, 4
 8ca:	0d c0       	rjmp	.+26     	; 0x8e6 <vfprintf+0x264>
 8cc:	fb 2d       	mov	r31, r11
 8ce:	f4 60       	ori	r31, 0x04	; 4
 8d0:	bf 2e       	mov	r11, r31
 8d2:	09 c0       	rjmp	.+18     	; 0x8e6 <vfprintf+0x264>
 8d4:	34 fe       	sbrs	r3, 4
 8d6:	0a c0       	rjmp	.+20     	; 0x8ec <vfprintf+0x26a>
 8d8:	29 2f       	mov	r18, r25
 8da:	26 60       	ori	r18, 0x06	; 6
 8dc:	b2 2e       	mov	r11, r18
 8de:	06 c0       	rjmp	.+12     	; 0x8ec <vfprintf+0x26a>
 8e0:	28 e0       	ldi	r18, 0x08	; 8
 8e2:	30 e0       	ldi	r19, 0x00	; 0
 8e4:	05 c0       	rjmp	.+10     	; 0x8f0 <vfprintf+0x26e>
 8e6:	20 e1       	ldi	r18, 0x10	; 16
 8e8:	30 e0       	ldi	r19, 0x00	; 0
 8ea:	02 c0       	rjmp	.+4      	; 0x8f0 <vfprintf+0x26e>
 8ec:	20 e1       	ldi	r18, 0x10	; 16
 8ee:	32 e0       	ldi	r19, 0x02	; 2
 8f0:	f8 01       	movw	r30, r16
 8f2:	b7 fe       	sbrs	r11, 7
 8f4:	07 c0       	rjmp	.+14     	; 0x904 <vfprintf+0x282>
 8f6:	60 81       	ld	r22, Z
 8f8:	71 81       	ldd	r23, Z+1	; 0x01
 8fa:	82 81       	ldd	r24, Z+2	; 0x02
 8fc:	93 81       	ldd	r25, Z+3	; 0x03
 8fe:	0c 5f       	subi	r16, 0xFC	; 252
 900:	1f 4f       	sbci	r17, 0xFF	; 255
 902:	06 c0       	rjmp	.+12     	; 0x910 <vfprintf+0x28e>
 904:	60 81       	ld	r22, Z
 906:	71 81       	ldd	r23, Z+1	; 0x01
 908:	80 e0       	ldi	r24, 0x00	; 0
 90a:	90 e0       	ldi	r25, 0x00	; 0
 90c:	0e 5f       	subi	r16, 0xFE	; 254
 90e:	1f 4f       	sbci	r17, 0xFF	; 255
 910:	a3 01       	movw	r20, r6
 912:	db d0       	rcall	.+438    	; 0xaca <__ultoa_invert>
 914:	88 2e       	mov	r8, r24
 916:	86 18       	sub	r8, r6
 918:	fb 2d       	mov	r31, r11
 91a:	ff 77       	andi	r31, 0x7F	; 127
 91c:	3f 2e       	mov	r3, r31
 91e:	36 fe       	sbrs	r3, 6
 920:	0d c0       	rjmp	.+26     	; 0x93c <vfprintf+0x2ba>
 922:	23 2d       	mov	r18, r3
 924:	2e 7f       	andi	r18, 0xFE	; 254
 926:	a2 2e       	mov	r10, r18
 928:	89 14       	cp	r8, r9
 92a:	58 f4       	brcc	.+22     	; 0x942 <vfprintf+0x2c0>
 92c:	34 fe       	sbrs	r3, 4
 92e:	0b c0       	rjmp	.+22     	; 0x946 <vfprintf+0x2c4>
 930:	32 fc       	sbrc	r3, 2
 932:	09 c0       	rjmp	.+18     	; 0x946 <vfprintf+0x2c4>
 934:	83 2d       	mov	r24, r3
 936:	8e 7e       	andi	r24, 0xEE	; 238
 938:	a8 2e       	mov	r10, r24
 93a:	05 c0       	rjmp	.+10     	; 0x946 <vfprintf+0x2c4>
 93c:	b8 2c       	mov	r11, r8
 93e:	a3 2c       	mov	r10, r3
 940:	03 c0       	rjmp	.+6      	; 0x948 <vfprintf+0x2c6>
 942:	b8 2c       	mov	r11, r8
 944:	01 c0       	rjmp	.+2      	; 0x948 <vfprintf+0x2c6>
 946:	b9 2c       	mov	r11, r9
 948:	a4 fe       	sbrs	r10, 4
 94a:	0f c0       	rjmp	.+30     	; 0x96a <vfprintf+0x2e8>
 94c:	fe 01       	movw	r30, r28
 94e:	e8 0d       	add	r30, r8
 950:	f1 1d       	adc	r31, r1
 952:	80 81       	ld	r24, Z
 954:	80 33       	cpi	r24, 0x30	; 48
 956:	21 f4       	brne	.+8      	; 0x960 <vfprintf+0x2de>
 958:	9a 2d       	mov	r25, r10
 95a:	99 7e       	andi	r25, 0xE9	; 233
 95c:	a9 2e       	mov	r10, r25
 95e:	09 c0       	rjmp	.+18     	; 0x972 <vfprintf+0x2f0>
 960:	a2 fe       	sbrs	r10, 2
 962:	06 c0       	rjmp	.+12     	; 0x970 <vfprintf+0x2ee>
 964:	b3 94       	inc	r11
 966:	b3 94       	inc	r11
 968:	04 c0       	rjmp	.+8      	; 0x972 <vfprintf+0x2f0>
 96a:	8a 2d       	mov	r24, r10
 96c:	86 78       	andi	r24, 0x86	; 134
 96e:	09 f0       	breq	.+2      	; 0x972 <vfprintf+0x2f0>
 970:	b3 94       	inc	r11
 972:	a3 fc       	sbrc	r10, 3
 974:	10 c0       	rjmp	.+32     	; 0x996 <vfprintf+0x314>
 976:	a0 fe       	sbrs	r10, 0
 978:	06 c0       	rjmp	.+12     	; 0x986 <vfprintf+0x304>
 97a:	b2 14       	cp	r11, r2
 97c:	80 f4       	brcc	.+32     	; 0x99e <vfprintf+0x31c>
 97e:	28 0c       	add	r2, r8
 980:	92 2c       	mov	r9, r2
 982:	9b 18       	sub	r9, r11
 984:	0d c0       	rjmp	.+26     	; 0x9a0 <vfprintf+0x31e>
 986:	b2 14       	cp	r11, r2
 988:	58 f4       	brcc	.+22     	; 0x9a0 <vfprintf+0x31e>
 98a:	b6 01       	movw	r22, r12
 98c:	80 e2       	ldi	r24, 0x20	; 32
 98e:	90 e0       	ldi	r25, 0x00	; 0
 990:	60 d0       	rcall	.+192    	; 0xa52 <fputc>
 992:	b3 94       	inc	r11
 994:	f8 cf       	rjmp	.-16     	; 0x986 <vfprintf+0x304>
 996:	b2 14       	cp	r11, r2
 998:	18 f4       	brcc	.+6      	; 0x9a0 <vfprintf+0x31e>
 99a:	2b 18       	sub	r2, r11
 99c:	02 c0       	rjmp	.+4      	; 0x9a2 <vfprintf+0x320>
 99e:	98 2c       	mov	r9, r8
 9a0:	21 2c       	mov	r2, r1
 9a2:	a4 fe       	sbrs	r10, 4
 9a4:	0f c0       	rjmp	.+30     	; 0x9c4 <vfprintf+0x342>
 9a6:	b6 01       	movw	r22, r12
 9a8:	80 e3       	ldi	r24, 0x30	; 48
 9aa:	90 e0       	ldi	r25, 0x00	; 0
 9ac:	52 d0       	rcall	.+164    	; 0xa52 <fputc>
 9ae:	a2 fe       	sbrs	r10, 2
 9b0:	16 c0       	rjmp	.+44     	; 0x9de <vfprintf+0x35c>
 9b2:	a1 fc       	sbrc	r10, 1
 9b4:	03 c0       	rjmp	.+6      	; 0x9bc <vfprintf+0x33a>
 9b6:	88 e7       	ldi	r24, 0x78	; 120
 9b8:	90 e0       	ldi	r25, 0x00	; 0
 9ba:	02 c0       	rjmp	.+4      	; 0x9c0 <vfprintf+0x33e>
 9bc:	88 e5       	ldi	r24, 0x58	; 88
 9be:	90 e0       	ldi	r25, 0x00	; 0
 9c0:	b6 01       	movw	r22, r12
 9c2:	0c c0       	rjmp	.+24     	; 0x9dc <vfprintf+0x35a>
 9c4:	8a 2d       	mov	r24, r10
 9c6:	86 78       	andi	r24, 0x86	; 134
 9c8:	51 f0       	breq	.+20     	; 0x9de <vfprintf+0x35c>
 9ca:	a1 fe       	sbrs	r10, 1
 9cc:	02 c0       	rjmp	.+4      	; 0x9d2 <vfprintf+0x350>
 9ce:	8b e2       	ldi	r24, 0x2B	; 43
 9d0:	01 c0       	rjmp	.+2      	; 0x9d4 <vfprintf+0x352>
 9d2:	80 e2       	ldi	r24, 0x20	; 32
 9d4:	a7 fc       	sbrc	r10, 7
 9d6:	8d e2       	ldi	r24, 0x2D	; 45
 9d8:	b6 01       	movw	r22, r12
 9da:	90 e0       	ldi	r25, 0x00	; 0
 9dc:	3a d0       	rcall	.+116    	; 0xa52 <fputc>
 9de:	89 14       	cp	r8, r9
 9e0:	30 f4       	brcc	.+12     	; 0x9ee <vfprintf+0x36c>
 9e2:	b6 01       	movw	r22, r12
 9e4:	80 e3       	ldi	r24, 0x30	; 48
 9e6:	90 e0       	ldi	r25, 0x00	; 0
 9e8:	34 d0       	rcall	.+104    	; 0xa52 <fputc>
 9ea:	9a 94       	dec	r9
 9ec:	f8 cf       	rjmp	.-16     	; 0x9de <vfprintf+0x35c>
 9ee:	8a 94       	dec	r8
 9f0:	f3 01       	movw	r30, r6
 9f2:	e8 0d       	add	r30, r8
 9f4:	f1 1d       	adc	r31, r1
 9f6:	80 81       	ld	r24, Z
 9f8:	b6 01       	movw	r22, r12
 9fa:	90 e0       	ldi	r25, 0x00	; 0
 9fc:	2a d0       	rcall	.+84     	; 0xa52 <fputc>
 9fe:	81 10       	cpse	r8, r1
 a00:	f6 cf       	rjmp	.-20     	; 0x9ee <vfprintf+0x36c>
 a02:	22 20       	and	r2, r2
 a04:	09 f4       	brne	.+2      	; 0xa08 <vfprintf+0x386>
 a06:	4e ce       	rjmp	.-868    	; 0x6a4 <vfprintf+0x22>
 a08:	b6 01       	movw	r22, r12
 a0a:	80 e2       	ldi	r24, 0x20	; 32
 a0c:	90 e0       	ldi	r25, 0x00	; 0
 a0e:	21 d0       	rcall	.+66     	; 0xa52 <fputc>
 a10:	2a 94       	dec	r2
 a12:	f7 cf       	rjmp	.-18     	; 0xa02 <vfprintf+0x380>
 a14:	f6 01       	movw	r30, r12
 a16:	86 81       	ldd	r24, Z+6	; 0x06
 a18:	97 81       	ldd	r25, Z+7	; 0x07
 a1a:	02 c0       	rjmp	.+4      	; 0xa20 <vfprintf+0x39e>
 a1c:	8f ef       	ldi	r24, 0xFF	; 255
 a1e:	9f ef       	ldi	r25, 0xFF	; 255
 a20:	2b 96       	adiw	r28, 0x0b	; 11
 a22:	e2 e1       	ldi	r30, 0x12	; 18
 a24:	cc c0       	rjmp	.+408    	; 0xbbe <__epilogue_restores__>

00000a26 <strnlen_P>:
 a26:	fc 01       	movw	r30, r24
 a28:	05 90       	lpm	r0, Z+
 a2a:	61 50       	subi	r22, 0x01	; 1
 a2c:	70 40       	sbci	r23, 0x00	; 0
 a2e:	01 10       	cpse	r0, r1
 a30:	d8 f7       	brcc	.-10     	; 0xa28 <strnlen_P+0x2>
 a32:	80 95       	com	r24
 a34:	90 95       	com	r25
 a36:	8e 0f       	add	r24, r30
 a38:	9f 1f       	adc	r25, r31
 a3a:	08 95       	ret

00000a3c <strnlen>:
 a3c:	fc 01       	movw	r30, r24
 a3e:	61 50       	subi	r22, 0x01	; 1
 a40:	70 40       	sbci	r23, 0x00	; 0
 a42:	01 90       	ld	r0, Z+
 a44:	01 10       	cpse	r0, r1
 a46:	d8 f7       	brcc	.-10     	; 0xa3e <strnlen+0x2>
 a48:	80 95       	com	r24
 a4a:	90 95       	com	r25
 a4c:	8e 0f       	add	r24, r30
 a4e:	9f 1f       	adc	r25, r31
 a50:	08 95       	ret

00000a52 <fputc>:
 a52:	0f 93       	push	r16
 a54:	1f 93       	push	r17
 a56:	cf 93       	push	r28
 a58:	df 93       	push	r29
 a5a:	fb 01       	movw	r30, r22
 a5c:	23 81       	ldd	r18, Z+3	; 0x03
 a5e:	21 fd       	sbrc	r18, 1
 a60:	03 c0       	rjmp	.+6      	; 0xa68 <fputc+0x16>
 a62:	8f ef       	ldi	r24, 0xFF	; 255
 a64:	9f ef       	ldi	r25, 0xFF	; 255
 a66:	2c c0       	rjmp	.+88     	; 0xac0 <fputc+0x6e>
 a68:	22 ff       	sbrs	r18, 2
 a6a:	16 c0       	rjmp	.+44     	; 0xa98 <fputc+0x46>
 a6c:	46 81       	ldd	r20, Z+6	; 0x06
 a6e:	57 81       	ldd	r21, Z+7	; 0x07
 a70:	24 81       	ldd	r18, Z+4	; 0x04
 a72:	35 81       	ldd	r19, Z+5	; 0x05
 a74:	42 17       	cp	r20, r18
 a76:	53 07       	cpc	r21, r19
 a78:	44 f4       	brge	.+16     	; 0xa8a <fputc+0x38>
 a7a:	a0 81       	ld	r26, Z
 a7c:	b1 81       	ldd	r27, Z+1	; 0x01
 a7e:	9d 01       	movw	r18, r26
 a80:	2f 5f       	subi	r18, 0xFF	; 255
 a82:	3f 4f       	sbci	r19, 0xFF	; 255
 a84:	31 83       	std	Z+1, r19	; 0x01
 a86:	20 83       	st	Z, r18
 a88:	8c 93       	st	X, r24
 a8a:	26 81       	ldd	r18, Z+6	; 0x06
 a8c:	37 81       	ldd	r19, Z+7	; 0x07
 a8e:	2f 5f       	subi	r18, 0xFF	; 255
 a90:	3f 4f       	sbci	r19, 0xFF	; 255
 a92:	37 83       	std	Z+7, r19	; 0x07
 a94:	26 83       	std	Z+6, r18	; 0x06
 a96:	14 c0       	rjmp	.+40     	; 0xac0 <fputc+0x6e>
 a98:	8b 01       	movw	r16, r22
 a9a:	ec 01       	movw	r28, r24
 a9c:	fb 01       	movw	r30, r22
 a9e:	00 84       	ldd	r0, Z+8	; 0x08
 aa0:	f1 85       	ldd	r31, Z+9	; 0x09
 aa2:	e0 2d       	mov	r30, r0
 aa4:	09 95       	icall
 aa6:	89 2b       	or	r24, r25
 aa8:	e1 f6       	brne	.-72     	; 0xa62 <fputc+0x10>
 aaa:	d8 01       	movw	r26, r16
 aac:	16 96       	adiw	r26, 0x06	; 6
 aae:	8d 91       	ld	r24, X+
 ab0:	9c 91       	ld	r25, X
 ab2:	17 97       	sbiw	r26, 0x07	; 7
 ab4:	01 96       	adiw	r24, 0x01	; 1
 ab6:	17 96       	adiw	r26, 0x07	; 7
 ab8:	9c 93       	st	X, r25
 aba:	8e 93       	st	-X, r24
 abc:	16 97       	sbiw	r26, 0x06	; 6
 abe:	ce 01       	movw	r24, r28
 ac0:	df 91       	pop	r29
 ac2:	cf 91       	pop	r28
 ac4:	1f 91       	pop	r17
 ac6:	0f 91       	pop	r16
 ac8:	08 95       	ret

00000aca <__ultoa_invert>:
 aca:	fa 01       	movw	r30, r20
 acc:	aa 27       	eor	r26, r26
 ace:	28 30       	cpi	r18, 0x08	; 8
 ad0:	51 f1       	breq	.+84     	; 0xb26 <__ultoa_invert+0x5c>
 ad2:	20 31       	cpi	r18, 0x10	; 16
 ad4:	81 f1       	breq	.+96     	; 0xb36 <__ultoa_invert+0x6c>
 ad6:	e8 94       	clt
 ad8:	6f 93       	push	r22
 ada:	6e 7f       	andi	r22, 0xFE	; 254
 adc:	6e 5f       	subi	r22, 0xFE	; 254
 ade:	7f 4f       	sbci	r23, 0xFF	; 255
 ae0:	8f 4f       	sbci	r24, 0xFF	; 255
 ae2:	9f 4f       	sbci	r25, 0xFF	; 255
 ae4:	af 4f       	sbci	r26, 0xFF	; 255
 ae6:	b1 e0       	ldi	r27, 0x01	; 1
 ae8:	3e d0       	rcall	.+124    	; 0xb66 <__ultoa_invert+0x9c>
 aea:	b4 e0       	ldi	r27, 0x04	; 4
 aec:	3c d0       	rcall	.+120    	; 0xb66 <__ultoa_invert+0x9c>
 aee:	67 0f       	add	r22, r23
 af0:	78 1f       	adc	r23, r24
 af2:	89 1f       	adc	r24, r25
 af4:	9a 1f       	adc	r25, r26
 af6:	a1 1d       	adc	r26, r1
 af8:	68 0f       	add	r22, r24
 afa:	79 1f       	adc	r23, r25
 afc:	8a 1f       	adc	r24, r26
 afe:	91 1d       	adc	r25, r1
 b00:	a1 1d       	adc	r26, r1
 b02:	6a 0f       	add	r22, r26
 b04:	71 1d       	adc	r23, r1
 b06:	81 1d       	adc	r24, r1
 b08:	91 1d       	adc	r25, r1
 b0a:	a1 1d       	adc	r26, r1
 b0c:	20 d0       	rcall	.+64     	; 0xb4e <__ultoa_invert+0x84>
 b0e:	09 f4       	brne	.+2      	; 0xb12 <__ultoa_invert+0x48>
 b10:	68 94       	set
 b12:	3f 91       	pop	r19
 b14:	2a e0       	ldi	r18, 0x0A	; 10
 b16:	26 9f       	mul	r18, r22
 b18:	11 24       	eor	r1, r1
 b1a:	30 19       	sub	r19, r0
 b1c:	30 5d       	subi	r19, 0xD0	; 208
 b1e:	31 93       	st	Z+, r19
 b20:	de f6       	brtc	.-74     	; 0xad8 <__ultoa_invert+0xe>
 b22:	cf 01       	movw	r24, r30
 b24:	08 95       	ret
 b26:	46 2f       	mov	r20, r22
 b28:	47 70       	andi	r20, 0x07	; 7
 b2a:	40 5d       	subi	r20, 0xD0	; 208
 b2c:	41 93       	st	Z+, r20
 b2e:	b3 e0       	ldi	r27, 0x03	; 3
 b30:	0f d0       	rcall	.+30     	; 0xb50 <__ultoa_invert+0x86>
 b32:	c9 f7       	brne	.-14     	; 0xb26 <__ultoa_invert+0x5c>
 b34:	f6 cf       	rjmp	.-20     	; 0xb22 <__ultoa_invert+0x58>
 b36:	46 2f       	mov	r20, r22
 b38:	4f 70       	andi	r20, 0x0F	; 15
 b3a:	40 5d       	subi	r20, 0xD0	; 208
 b3c:	4a 33       	cpi	r20, 0x3A	; 58
 b3e:	18 f0       	brcs	.+6      	; 0xb46 <__ultoa_invert+0x7c>
 b40:	49 5d       	subi	r20, 0xD9	; 217
 b42:	31 fd       	sbrc	r19, 1
 b44:	40 52       	subi	r20, 0x20	; 32
 b46:	41 93       	st	Z+, r20
 b48:	02 d0       	rcall	.+4      	; 0xb4e <__ultoa_invert+0x84>
 b4a:	a9 f7       	brne	.-22     	; 0xb36 <__ultoa_invert+0x6c>
 b4c:	ea cf       	rjmp	.-44     	; 0xb22 <__ultoa_invert+0x58>
 b4e:	b4 e0       	ldi	r27, 0x04	; 4
 b50:	a6 95       	lsr	r26
 b52:	97 95       	ror	r25
 b54:	87 95       	ror	r24
 b56:	77 95       	ror	r23
 b58:	67 95       	ror	r22
 b5a:	ba 95       	dec	r27
 b5c:	c9 f7       	brne	.-14     	; 0xb50 <__ultoa_invert+0x86>
 b5e:	00 97       	sbiw	r24, 0x00	; 0
 b60:	61 05       	cpc	r22, r1
 b62:	71 05       	cpc	r23, r1
 b64:	08 95       	ret
 b66:	9b 01       	movw	r18, r22
 b68:	ac 01       	movw	r20, r24
 b6a:	0a 2e       	mov	r0, r26
 b6c:	06 94       	lsr	r0
 b6e:	57 95       	ror	r21
 b70:	47 95       	ror	r20
 b72:	37 95       	ror	r19
 b74:	27 95       	ror	r18
 b76:	ba 95       	dec	r27
 b78:	c9 f7       	brne	.-14     	; 0xb6c <__ultoa_invert+0xa2>
 b7a:	62 0f       	add	r22, r18
 b7c:	73 1f       	adc	r23, r19
 b7e:	84 1f       	adc	r24, r20
 b80:	95 1f       	adc	r25, r21
 b82:	a0 1d       	adc	r26, r0
 b84:	08 95       	ret

00000b86 <__prologue_saves__>:
 b86:	2f 92       	push	r2
 b88:	3f 92       	push	r3
 b8a:	4f 92       	push	r4
 b8c:	5f 92       	push	r5
 b8e:	6f 92       	push	r6
 b90:	7f 92       	push	r7
 b92:	8f 92       	push	r8
 b94:	9f 92       	push	r9
 b96:	af 92       	push	r10
 b98:	bf 92       	push	r11
 b9a:	cf 92       	push	r12
 b9c:	df 92       	push	r13
 b9e:	ef 92       	push	r14
 ba0:	ff 92       	push	r15
 ba2:	0f 93       	push	r16
 ba4:	1f 93       	push	r17
 ba6:	cf 93       	push	r28
 ba8:	df 93       	push	r29
 baa:	cd b7       	in	r28, 0x3d	; 61
 bac:	de b7       	in	r29, 0x3e	; 62
 bae:	ca 1b       	sub	r28, r26
 bb0:	db 0b       	sbc	r29, r27
 bb2:	0f b6       	in	r0, 0x3f	; 63
 bb4:	f8 94       	cli
 bb6:	de bf       	out	0x3e, r29	; 62
 bb8:	0f be       	out	0x3f, r0	; 63
 bba:	cd bf       	out	0x3d, r28	; 61
 bbc:	09 94       	ijmp

00000bbe <__epilogue_restores__>:
 bbe:	2a 88       	ldd	r2, Y+18	; 0x12
 bc0:	39 88       	ldd	r3, Y+17	; 0x11
 bc2:	48 88       	ldd	r4, Y+16	; 0x10
 bc4:	5f 84       	ldd	r5, Y+15	; 0x0f
 bc6:	6e 84       	ldd	r6, Y+14	; 0x0e
 bc8:	7d 84       	ldd	r7, Y+13	; 0x0d
 bca:	8c 84       	ldd	r8, Y+12	; 0x0c
 bcc:	9b 84       	ldd	r9, Y+11	; 0x0b
 bce:	aa 84       	ldd	r10, Y+10	; 0x0a
 bd0:	b9 84       	ldd	r11, Y+9	; 0x09
 bd2:	c8 84       	ldd	r12, Y+8	; 0x08
 bd4:	df 80       	ldd	r13, Y+7	; 0x07
 bd6:	ee 80       	ldd	r14, Y+6	; 0x06
 bd8:	fd 80       	ldd	r15, Y+5	; 0x05
 bda:	0c 81       	ldd	r16, Y+4	; 0x04
 bdc:	1b 81       	ldd	r17, Y+3	; 0x03
 bde:	aa 81       	ldd	r26, Y+2	; 0x02
 be0:	b9 81       	ldd	r27, Y+1	; 0x01
 be2:	ce 0f       	add	r28, r30
 be4:	d1 1d       	adc	r29, r1
 be6:	0f b6       	in	r0, 0x3f	; 63
 be8:	f8 94       	cli
 bea:	de bf       	out	0x3e, r29	; 62
 bec:	0f be       	out	0x3f, r0	; 63
 bee:	cd bf       	out	0x3d, r28	; 61
 bf0:	ed 01       	movw	r28, r26
 bf2:	08 95       	ret

00000bf4 <_exit>:
 bf4:	f8 94       	cli

00000bf6 <__stop_program>:
 bf6:	ff cf       	rjmp	.-2      	; 0xbf6 <__stop_program>
