// Seed: 1572182849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6(
      id_2, 1 == 1, 1, 1
  );
  wire module_0;
  wire id_7;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wor   id_5,
    input  tri0  id_6,
    output wand  id_7,
    input  uwire id_8,
    input  wire  id_9,
    input  tri   id_10,
    output wor   id_11,
    output tri1  id_12
);
  supply0 id_14;
  wor id_15 = 1 >> id_3;
  module_0(
      id_15, id_15, id_15, id_15, id_15
  );
  assign id_7  = 1;
  assign id_14 = id_3;
  assign id_11 = 1 | 1;
  wire id_16;
  initial
  fork : id_17
  join_any : id_18
endmodule
