m255
K3
13
cModel Technology
Z0 d/nfs/farm/u2/r/rasmusto/ece474/scratch
vAND2X1
IgWSEj@hQSBajS7E`Q_7P63
V72GfgCEn7RkYVHdOCYHVD2
Z1 d/nfs/farm/u2/r/rasmusto/ece474/scratch
w1213164907
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
L0 27
Z2 OE;L;6.6a;45
r1
31
Z3 o-work work -L mtiAvm -L mtiOvm -L mtiUPF
n@a@n@d2@x1
!s100 bEWJMONkn;=G9lD1P1:d83
!s85 0
vAND2X2
IQGcU^CIEE>Sb^RMLTbd6]0
VHUd;3XnFg?G8H71mD?A333
R1
w1213164908
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
L0 27
R2
r1
31
R3
n@a@n@d2@x2
!s100 1iCaUdLzCcV1H>VC_nzZB2
!s85 0
vAND2X4
IY7klJ>NnJZmEcjk;[`;4g3
V412U908NkhdEiWXla0P=01
R1
Z4 w1213164909
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
L0 27
R2
r1
31
R3
n@a@n@d2@x4
!s100 DBS25j?Uke_jS62LHW<Jf1
!s85 0
vAND3X1
Im=B[WQTzbJ83YQ5e[1HzM2
VS1QX9N^Z=BCD]om3Ja^jU3
R1
R4
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
L0 27
R2
r1
31
R3
n@a@n@d3@x1
!s100 FB]4N7Z1d@[C`=RT9LbY61
!s85 0
vAND3X2
IzV8bQzfIUJzP]iEiIz`R@2
VYPPRUkClb@aTh?e577B^e3
R1
w1213164910
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
L0 27
R2
r1
31
R3
n@a@n@d3@x2
!s100 m@G_oSaRmm0EYR<N`h7P;0
!s85 0
vAND3X4
I=`n4XU2CiSf[A]O:V__Dm3
VEJahna[N0LXM8m<i7adk30
R1
w1213164911
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
L0 27
R2
r1
31
R3
n@a@n@d3@x4
!s100 Iccaak8TbncMG`AHfnLNM3
!s85 0
vAND4X1
I]gGlVN5HCTk8mC_AMHhHG1
VieCg9FjfJ5]7cj`k5YOB50
R1
Z5 w1213164912
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
L0 27
R2
r1
31
R3
n@a@n@d4@x1
!s100 H8;7efJf?aF;X39Of>h?o3
!s85 0
vAND4X2
Id8lY2oV:dlUWGddl99DS80
VDcM=MZVZI?^NQZ4VCE92S1
R1
R5
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
L0 27
R2
r1
31
R3
n@a@n@d4@x2
!s100 EJD=SELA?[7jz;=mCFRgP2
!s85 0
vAND4X4
IK=BG?;B1ia92f2FA2mEfB2
VRbkzfkM1B@nNQbFK2iEMC2
R1
w1213164913
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
L0 27
R2
r1
31
R3
n@a@n@d4@x4
!s100 >3>NO7C]agKjUDSS<4j[D3
!s85 0
vAO21X1
IojkUB=Wn4ZoKC1<PkOAoc1
V`:5Xl9SBgbE92Q_b<Xj?g2
R1
w1213164914
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
L0 27
R2
r1
31
R3
n@a@o21@x1
!s100 IT6@HL2]INhekhbhKzgnb2
!s85 0
vAO21X2
IJRFb:3M@[=Da0PIeKWU?@1
V42Z:]C9b?H=9jFAVcP7;F0
R1
Z6 w1213164915
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
L0 27
R2
r1
31
R3
n@a@o21@x2
!s100 aTFO8;9RP]SGP5h>M<DSl3
!s85 0
vAO221X1
I1F4W>agkBAUW5aK17i3M[3
V[GPffCk:0VhD]L46TZ6?c0
R1
R6
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
L0 27
R2
r1
31
R3
n@a@o221@x1
!s100 :TDYb=jVgi;d1WK`AlEBN2
!s85 0
vAO221X2
I1gCI1IkSGn`H89[ZmB8Fb0
V_`Qo9Za<f<TBM:fh0O]4P3
R1
w1213164916
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
L0 27
R2
r1
31
R3
n@a@o221@x2
!s100 FQOfnaaW3ahzTi[dB`YZJ1
!s85 0
vAO222X1
V9mU9hAnSHBgJYbio<oTnd0
r1
!s85 0
31
IBCFL<e5lLMGBP3U21a>2j1
R1
w1213164917
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
L0 27
R2
R3
n@a@o222@x1
!s100 KWaCcZ:o>RnV<>zX3JQPk0
vAO222X2
I2Y?LRFV;84mz;A<H=f]E]1
VoFUDYk[]A5^OkRBKR[L[D3
R1
Z7 w1213164918
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
L0 27
R2
r1
31
R3
n@a@o222@x2
!s100 NY_20WY7;hTFel0R[5m2m2
!s85 0
vAO22X1
IzeX9V;<C=1nl=M<b?QQ>j0
V=2YXQF`OJLJGU]F3OZ=d22
R1
R7
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
L0 27
R2
r1
31
R3
n@a@o22@x1
!s100 hPGnYH:R=;<TeLY7J]m3;3
!s85 0
vAO22X2
I2MHD]5]4PQn9z;L48;hAV3
V@KcQ`499NFQf50MLC4g1?1
R1
w1213164919
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
L0 27
R2
r1
31
R3
n@a@o22@x2
!s100 Bn20=f@4K[jVLgo@SQ@D@2
!s85 0
vAOBUFX1
Ie6j6kn7@:Y=iJd7aPOZD:1
V0lPld>FI53WgQ0K9Ao1Ra3
R1
w1213164920
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
L0 27
R2
r1
31
R3
n@a@o@b@u@f@x1
!s100 liKWM@zoDeknh>j2Gf]<E3
!s85 0
vAOBUFX2
IfcgZTP1Ce>?1GhanD^SbT1
VKg3JE2zP@DBibSN[XR61Y1
R1
Z8 w1213164921
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
L0 27
R2
r1
31
R3
n@a@o@b@u@f@x2
!s100 V7Hc5c6oRQ9XX<H[Y8;gN0
!s85 0
vAOBUFX4
I[C?<5blG;MEPo]F2V7[e`3
VTId;V9V5lzfR]TE=E?zf90
R1
R8
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
L0 27
R2
r1
31
R3
n@a@o@b@u@f@x4
!s100 9a]M:4b@8oo]F0HD2ld3o0
!s85 0
vAODFFARX1
IF`NJi[X8SoB>W6h1m^=7B1
VDleE4dgBon4VeO;Z=e=1F1
R1
Z9 w1213164922
Z10 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
Z11 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
L0 27
R2
r1
31
R3
n@a@o@d@f@f@a@r@x1
!s100 3<>3DK16za:Qe[Tl?2F9>0
!s85 0
vAODFFARX2
I8kJ@34h30^T[RAPN0YhAc1
V<dDi;8SS3;__<3OHkQcAB0
R1
Z12 w1213164923
Z13 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
Z14 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
L0 27
R2
r1
31
R3
n@a@o@d@f@f@a@r@x2
!s100 08B:eH::jfRlj^a@?SEmd3
!s85 0
vAODFFNARX1
I]YIRNVL>Xdm5JfeU6[ed:3
VNc9zQT1:GlSo5WiOI[:DR1
R1
R12
Z15 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
Z16 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
L0 27
R2
r1
31
R3
n@a@o@d@f@f@n@a@r@x1
!s100 IT>AN8f:aR2efd]lNC2d@2
!s85 0
vAODFFNARX2
Idb@8Ib^ndkBG[a;5@Y1L32
V3b1<6<YlMdA:dF[3FE^3o3
R1
Z17 w1213164924
Z18 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
Z19 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
L0 27
R2
r1
31
R3
n@a@o@d@f@f@n@a@r@x2
!s100 m3dm<HV7POi3fgGYASIo91
!s85 0
vAOI21X1
I5HTiMc^>iFF0f_nkFOHfT0
VIJVoRBKKn?R76g`?j]9X62
R1
w1213164925
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
L0 27
R2
r1
31
R3
n@a@o@i21@x1
!s100 dE]TUMjWWLaoT3A<5cIL41
!s85 0
vAOI21X2
IUFkUfKikj92bJbM3WTM<k0
VFK9hYj^9kDH^aOMHM3:3R3
R1
Z20 w1213164926
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
L0 27
R2
r1
31
R3
n@a@o@i21@x2
!s100 ;_MIF<YJZk0;>@NYizUNP3
!s85 0
vAOI221X1
IVj7lJ[WzSN6ifDjSW>LK93
VXZLF?:z470]eMdVhF9aS73
R1
R20
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
L0 27
R2
r1
31
R3
n@a@o@i221@x1
!s100 Z^acM1Q8USba7j1NR`@iM3
!s85 0
vAOI221X2
IaYc2:lKF?9CD8BfoGa03:3
V7NVA`lM=Xj1^7nmc=^nM;0
R1
w1213164927
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
L0 27
R2
r1
31
R3
n@a@o@i221@x2
!s100 2<R9OKdQ[>gSZ2nJ7=_fL1
!s85 0
vAOI222X1
I25em^o>Vh[8<b:QC579Vk3
V;iHKR>`I8j=MdX_S75;n=0
R1
w1213164928
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
L0 27
R2
r1
31
R3
n@a@o@i222@x1
!s100 b`>:HoW=bzAFVncg1hlg12
!s85 0
vAOI222X2
IFZP^FMdj5iMMJMMB51[Cf2
VDJcZBYVNP<K>f6hBh:f^>1
R1
Z21 w1213164929
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
L0 27
R2
r1
31
R3
n@a@o@i222@x2
!s100 CU8ZK_<R=UfI@?GQ1:ocQ2
!s85 0
vAOI22X1
Ih;Hi3?B76QIiVlizJd@zP3
V1dHT?SO3ORK_BfVE6oh5N3
R1
R21
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
L0 27
R2
r1
31
R3
n@a@o@i22@x1
!s100 DX=]OKKa>8ATBdCnAmH]i2
!s85 0
vAOI22X2
IejUEcHWZY0RZQ3=6G[UD20
V0Y0X[QnfXE9zaJ>QKZ>GR3
R1
w1213164930
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
L0 27
R2
r1
31
R3
n@a@o@i22@x2
!s100 7=hcTQAU[=ZUQcBTWal920
!s85 0
vAOINVX1
ITe:2n1jFNl]^z[zoV?Fng3
VVEVJ06XRoj@00E>93^=OY0
R1
Z22 w1213164931
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
L0 27
R2
r1
31
R3
n@a@o@i@n@v@x1
!s100 N3kPe1Pd;K=DlFYRZ[CN]1
!s85 0
vAOINVX2
I72Y=l^h@OBjOZ9UeRM][;2
VC5?UgElPcF9BSBRD?[JCA3
R1
R22
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
L0 27
R2
r1
31
R3
n@a@o@i@n@v@x2
!s100 eSCP1cL7ZfXeiOnj3Kaz]0
!s85 0
vAOINVX4
IPLCjWQoODD];CzMYcO6O11
V3[8^Ed6cOJc354K`i8bU10
R1
w1213164932
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
L0 27
R2
r1
31
R3
n@a@o@i@n@v@x4
!s100 cY6cb0Jda6KSa?SFng^6G0
!s85 0
vCGLNPRX2
I1Wdh>;2F8Qfh>m9JM`j;j3
VXN1nnQMY^<029nPW3CVHi3
R1
Z23 w1227255958
Z24 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
Z25 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
L0 27
R2
r1
31
R3
n@c@g@l@n@p@r@x2
!s100 9`LUGkW0W74bLVkcS<NU82
!s85 0
vCGLNPRX8
I4cY`chXI?^8g`ZOoJcZ3O1
VdhD@?aeS9S60z77z_TI6m0
R1
Z26 w1227160717
Z27 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
Z28 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
L0 27
R2
r1
31
R3
n@c@g@l@n@p@r@x8
!s100 8EHi1S<maYaEX?[Ie5T:o3
!s85 0
vCGLNPSX16
IVHB_gUVRVLXR`2o8O4?=82
VzVdnHS]boT<@2LfhDcgaB0
R1
Z29 w1227160719
Z30 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
Z31 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
L0 27
R2
r1
31
R3
n@c@g@l@n@p@s@x16
!s100 XTizAMK]zY4ejcLLh?7i11
!s85 0
vCGLNPSX2
IHl_QL54_Q1Dci_=DQ3iCi2
VBO9`D;Xjm1WdiLCZLUl>n0
R1
Z32 w1227160716
Z33 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
Z34 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
L0 27
R2
r1
31
R3
n@c@g@l@n@p@s@x2
!s100 VLI^6RZVhY31@QNf0?@zZ1
!s85 0
vCGLNPSX4
ImfemgBI5g:PcY1^0ODAkV0
Vl[^If1bHQMcQ]M6PV4UKj1
R1
R29
Z35 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
Z36 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
L0 27
R2
r1
31
R3
n@c@g@l@n@p@s@x4
!s100 9:dDZYXE9]SbEUFiTeO4D2
!s85 0
vCGLNPSX8
Ii?07NIzcOHBREKFXh4YOV0
VVCJB=GlB8lPN<gYU>S6JX0
R1
Z37 w1227160715
Z38 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
Z39 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
L0 27
R2
r1
31
R3
n@c@g@l@n@p@s@x8
!s100 F>3MQFOJ4@_[?>fjDgO2K0
!s85 0
vCGLPPRX2
I2jRh>@bOnFagDKYBa2DNX3
V@NHVIzLT7dY]SX8dF7PIz0
R1
Z40 w1227160718
Z41 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
Z42 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
L0 27
R2
r1
31
R3
n@c@g@l@p@p@r@x2
!s100 0@jEYh?3;N?lYlmzPVn1o3
!s85 0
vCGLPPRX8
IM00i?=e@6a7dV;S_ia00k3
VMUn_o1>A2@^3Z^?GB^^>P0
R1
R37
Z43 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
Z44 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
L0 27
R2
r1
31
R3
n@c@g@l@p@p@r@x8
!s100 iiC@fBXnK8;a_fX?0ePMJ2
!s85 0
vCGLPPSX16
Ijb<?C6DY8?ABL6Z?l[]Az0
V0<?0mfJG577>EO>`G[SId0
R1
R26
Z45 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
Z46 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
L0 27
R2
r1
31
R3
n@c@g@l@p@p@s@x16
!s100 2d2DWN@aFZa9<aICM<6>T1
!s85 0
vCGLPPSX2
I[AzOTb>@3ShB4VWMUQ@IQ2
V>E=B@5YEG]IARG4>::`7:2
R1
Z47 w1227160711
Z48 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
Z49 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
L0 27
R2
r1
31
R3
n@c@g@l@p@p@s@x2
!s100 m_mKG==7eePR[RHZE:[Y`2
!s85 0
vCGLPPSX4
IGOb3BZl=;:J5TA2bR>oY`2
VV`W]OZBh^G1MgRi1DbPWS2
R1
Z50 w1227160713
Z51 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
Z52 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
L0 27
R2
r1
31
R3
n@c@g@l@p@p@s@x4
!s100 TTW8a8?QCDHkcA2iocjJh0
!s85 0
vCGLPPSX8
IF7@Wza8EBUa[C^@>LQLD[1
VIgAR=nO?;=zon`5>TElG>0
R1
Z53 w1227160750
Z54 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
Z55 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
L0 27
R2
r1
31
R3
n@c@g@l@p@p@s@x8
!s100 z0iIij^WMU_Pmzz2CG1_>3
!s85 0
vDEC24X1
IZe=;82d3gVnio?S[PjJ6J3
VX:_SmOzL7KPa]<ISAjlJ;1
R1
Z56 w1213164942
Z57 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
Z58 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
L0 27
R2
r1
31
R3
n@d@e@c24@x1
!s100 h;?OAK438BgNmFd`ngCFZ0
!s85 0
vDEC24X2
I350_zeY:fH_8RjkYC>cEd1
VFWBTz]TMM2oK`ZNLfcP:73
R1
Z59 w1213164943
Z60 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
Z61 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
L0 27
R2
r1
31
R3
n@d@e@c24@x2
!s100 4Blm^fTn_840S[f:h`CHX3
!s85 0
vDELLN1X2
ImHU0>o:BmoQIM<cG=6kCR3
VhLbhD4dV4jgUSAh?UjUGE0
R1
R59
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
L0 27
R2
r1
31
R3
n@d@e@l@l@n1@x2
!s100 TQn>?mBhi;<<S:Q=M7NEZ1
!s85 0
vDELLN2X2
I5N@lAn`K>N;e9<;;:J:IW1
V3]<eO]oZ4njE8IFRX0Z6i1
R1
w1213164944
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
L0 27
R2
r1
31
R3
n@d@e@l@l@n2@x2
!s100 ;95n3gTacA^9TUP0U2[NY3
!s85 0
vDELLN3X2
I:<=Pn75SnRUU;m9jWTYH?3
Vi[?clIF`44QT4Y`<?Jn2>0
R1
w1213164945
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
L0 27
R2
r1
31
R3
n@d@e@l@l@n3@x2
!s100 GlV89fFOngc7W]PFE:<;T0
!s85 0
vDFFARX1
IEF`XRLnC?2=lWSJIiRGB]1
VlQ_;MXd6Zd@oi81n^DKnd2
R1
Z62 w1213164946
Z63 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
Z64 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
L0 27
R2
r1
31
R3
n@d@f@f@a@r@x1
!s100 CNnO0`_;ickj4Jjc>h9Uc0
!s85 0
vDFFARX2
IN;SQM[S<YSO3LQ1]R<K8;1
V6]PLRZ5EAeT=XPVAiL^am1
R1
R62
Z65 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
Z66 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
L0 27
R2
r1
31
R3
n@d@f@f@a@r@x2
!s100 @c9?69VkX36[>3ITL]RFE3
!s85 0
vDFFASRX1
I3KQ3Kl5^TgiTEbhUGZ5g60
VzJh:F?7RW0WljQRQBnFe20
R1
Z67 w1213164947
Z68 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
Z69 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
L0 27
R2
r1
31
R3
n@d@f@f@a@s@r@x1
!s100 beaoRF6]KoXVk8DPmVcEP0
!s85 0
vDFFASRX2
IU1I0BK13_@SWTL[g`N2:71
Vd3aDnUkz1RIc<oQ;WjNP90
R1
Z70 w1213164948
Z71 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
Z72 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
L0 27
R2
r1
31
R3
n@d@f@f@a@s@r@x2
!s100 _hamZOE1Q961DID1O]j]z3
!s85 0
vDFFASX1
I80aP[<lhiBVCc^PBI_<]c0
VeELnjl1Uajl]^TM:@8nC23
R1
Z73 w1213164949
Z74 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
Z75 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
L0 27
R2
r1
31
R3
n@d@f@f@a@s@x1
!s100 V`ODagYRLA4eIzYE34VaF3
!s85 0
vDFFASX2
I`oHQ>2b]WU1?XKm4?I7Cc1
V_n4[8=5M:DG[NJ?QPZD_10
R1
Z76 w1213164950
Z77 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
Z78 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
L0 27
R2
r1
31
R3
n@d@f@f@a@s@x2
!s100 oTL`5[aLd_m5OK52H?8[c2
!s85 0
vDFFNARX1
I<g`h_oI?kOb>k4k_^7g^X2
VfWIR0:S9AnGiK6iQEz[L52
R1
Z79 w1213164951
Z80 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
Z81 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@r@x1
!s100 ARK6;SeP1eTeeF;0BZhEZ3
!s85 0
vDFFNARX2
IjlXEZTF@C:]>2n?C2oa]Q0
VHRZU0RdbK2zaYB6:4dk_32
R1
R79
Z82 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
Z83 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@r@x2
!s100 K>okef]3z:RiEY8U;Go]C0
!s85 0
vDFFNASRNX1
I`[?IHEYG;L6kND4DQOB1G2
VS@IUj<QQ6]WBYAVTMCnlh2
R1
Z84 w1213164952
Z85 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
Z86 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@s@r@n@x1
!s100 `l7J5GTMUWGdZC?T=4n^Z0
!s85 0
vDFFNASRNX2
I2VAWjh_eJQ<EMAj^JRfW22
VAFkVLP70]6aEi99Z8P2AI2
R1
Z87 w1213164953
Z88 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
Z89 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@s@r@n@x2
!s100 O9NPTDRJRgl3dTcB=knM>0
!s85 0
vDFFNASRQX1
IDn<=EeKH`fQi[bhhB2>Qd3
V2kPfj=jeJGcklo:CmX3Mi1
R1
R87
Z90 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
Z91 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@s@r@q@x1
!s100 V@n1eS@O=;G4l=DWFD;GO2
!s85 0
vDFFNASRQX2
IJlGm=mON_G0hfQOCoG]`O3
Vk7:E]I7AZh5j9E7D0k`I63
R1
Z92 w1213164954
Z93 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
Z94 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@s@r@q@x2
!s100 W@7a[R5iHJ405?7Fh`_N43
!s85 0
vDFFNASRX1
IQMKNaEL4Jal=aBbem>]Y_0
V0S023QFaWJ2RgEL=9JkLS1
R1
Z95 w1213164955
Z96 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
Z97 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@s@r@x1
!s100 IXehckG@1T<1Sj3CM:NE51
!s85 0
vDFFNASRX2
IGeXiPJbH[Y0>Emno<JQ[M0
VBMGM>g7hkdb`0PBkS5_Oo0
R1
R95
Z98 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
Z99 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@s@r@x2
!s100 Bho0NY<7nI6??;4bbk;?>1
!s85 0
vDFFNASX1
IzAo0I?8nGeWVQ<8z9Yh;g0
VLKBY=^9U]fDlVGDFllPM53
R1
Z100 w1213164956
Z101 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
Z102 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@s@x1
!s100 JTTbV5a`iDSPP2NXH[n5A0
!s85 0
vDFFNASX2
I1YMRz9<1f>PXk2o_dnlBO2
V]_Flm]z89nX`^8:gd[;HB0
R1
Z103 w1213164957
Z104 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
Z105 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
L0 27
R2
r1
31
R3
n@d@f@f@n@a@s@x2
!s100 X[NfT=ARzjng]PW?F:<gH3
!s85 0
vDFFNX1
IG?z7:[W7X:;?zLWZazTHb1
V[<c]@:O]dDI_N;jUin3l_0
R1
Z106 w1213164958
Z107 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
Z108 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
L0 27
R2
r1
31
R3
n@d@f@f@n@x1
!s100 AY;^f:1d6mY=fHnl2JRmH2
!s85 0
vDFFNX2
Iah=N6D2m9RW1]XFOTi:OC3
VYbOI3YFAIFF98SGRe>VAL0
R1
Z109 w1213164959
Z110 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
Z111 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
L0 27
R2
r1
31
R3
n@d@f@f@n@x2
!s100 akN3WGHi^e^LM>=__BB=@3
!s85 0
vDFFSSRX1
IaA3e?QCe>HbLE5I[Tc6oC1
Vnh`BLmlEAR[=RBV=IT78O0
R1
R109
Z112 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
Z113 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
L0 27
R2
r1
31
R3
n@d@f@f@s@s@r@x1
!s100 =l[nTUOL]n1R6O4QM<=Rm1
!s85 0
vDFFSSRX2
IM7lBg`7A@Ij0]@6CNoiT83
Vb3EZT?]Ud66bShN[l[Di]1
R1
Z114 w1213164961
Z115 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
Z116 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
L0 27
R2
r1
31
R3
n@d@f@f@s@s@r@x2
!s100 UBoYIbK[86T_]?ehQ>z^j3
!s85 0
vDFFX1
IoWQFGELz8CeDg]XY[Jh_N3
Vl4Kkk163KjV4[5F<OP]@Q3
R1
R114
Z117 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
Z118 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
L0 27
R2
r1
31
R3
n@d@f@f@x1
!s100 6I1NG5]hLEdV;Hcfjh9aI3
!s85 0
vDFFX2
IS<c?i3mSHQje4IzX?c3dm3
VmKRY5Si9FC^073@Iad=GX3
R1
Z119 w1213164962
Z120 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
Z121 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
L0 27
R2
r1
31
R3
n@d@f@f@x2
!s100 :4HBimCY:E?M@l9WYUb8]3
!s85 0
vfadder
V0_=kX6L`>Za>BeYL`f>n]0
r1
31
I`EEWch;zIGjF<?W6@ET<41
R1
w1302110619
8fadder.gate.v
Ffadder.gate.v
L0 2
R2
o-L mtiAvm -L mtiOvm -L mtiUPF
!s85 0
!s100 YH>^C[?7ETS1DV6Cf:K;j2
vFADDX1
IAgP8F7KkGj@z_f[AzKffF1
VRQ`fmUcU8MiN2nzi<Y3`n0
R1
Z122 w1213164963
Z123 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
Z124 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
L0 27
R2
r1
31
R3
n@f@a@d@d@x1
!s100 <OZn>`a>B6R8nFAm`_<;>0
!s85 0
vFADDX2
IZ91CDOMQ1:D=cf7z0T=dn0
VekINZE`eeHQKOeFeISUBm3
R1
Z125 w1213164964
Z126 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
Z127 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
L0 27
R2
r1
31
R3
n@f@a@d@d@x2
!s100 ?b2o8UL3GAWJf]g@KI@8n1
!s85 0
vHADDX1
I2XE`DTNSP4g17;hz5UNi:1
VmagOZWdT]cDnJB2BQ@F1o1
R1
w1213164965
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
L0 27
R2
r1
31
R3
n@h@a@d@d@x1
!s100 =4JkckjE1>kX:kAP[B[S33
!s85 0
vHADDX2
ID]I6O7=oUQz1:76LbQH0;1
Vn[QR0@Xa4Ud:C7ozQKN_i2
R1
w1213164966
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
L0 27
R2
r1
31
R3
n@h@a@d@d@x2
!s100 P:S@?4?B17[_e^ib6F88h3
!s85 0
vIBUFFX16
IKRE4U@QDXzOUHY;g@PcUN2
Voi@Gm2i^[b^3nIeS6oT_W0
R1
w1213164967
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
L0 27
R2
r1
31
R3
n@i@b@u@f@f@x16
!s100 Nc;FGmnk@Hk;dooRBoOVg0
!s85 0
vIBUFFX2
I^W<Tk4_@U0ij0aI=RD>fU1
VMz<]YJ=KQgO<j6oJOjezG0
R1
Z128 w1213164968
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
L0 27
R2
r1
31
R3
n@i@b@u@f@f@x2
!s100 M=]BFicK2E0KU:OSinAEo3
!s85 0
vIBUFFX32
IP^hhB[GZJPm3XjRZ@IWa00
VGI8UgWo3mz_C8?RL2YW<L1
R1
R128
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
L0 27
R2
r1
31
R3
n@i@b@u@f@f@x32
!s100 GX^Yg4FMJnQWf[hBF;gFn2
!s85 0
vIBUFFX4
IOMSHdIj2QiUX?U]K_doiD0
VOQM]ni`@n6AUlOXAa?LNA3
R1
w1213164970
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
L0 27
R2
r1
31
R3
n@i@b@u@f@f@x4
!s100 jA`gFj8=iBh6emXoVnkKL0
!s85 0
vIBUFFX8
I:c?9eKiZ2K3OegF:;mI<S1
V5NG3SCQ8[a3^DZi]9@;>h1
R1
w1213164971
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
L0 27
R2
r1
31
R3
n@i@b@u@f@f@x8
!s100 d_o1?5k33_;bP[a`T_IfS2
!s85 0
vINVX0
IN=hZD?3P^T7661me;<?2d0
Vb7kzEdGHnDeBTFKz1W=8b0
R1
w1213164972
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
L0 27
R2
r1
31
R3
n@i@n@v@x0
!s100 h7NF<HJ:`dB1A:dC?0=IY0
!s85 0
vINVX1
I[GHg<l;AXj]e<Z[ADomjG0
V_XbTeb8aijei[YlakF;@Z0
R1
w1213164974
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
L0 27
R2
r1
31
R3
n@i@n@v@x1
!s100 CnW[3>4feU^UDlb]CPX0Z2
!s85 0
vINVX16
IZ^H=lELXz7>8GXAoEok0[3
VYG[cSRI40`>oO[E5gNU180
R1
w1213164973
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
L0 27
R2
r1
31
R3
n@i@n@v@x16
!s100 ZCX]_IZI50jgLGoTd8F8>2
!s85 0
vINVX2
I6ICVj<8>]F=[mk6B`ZDb72
V:?[A5IM>5d3kJ84dh8XTX0
R1
w1213164975
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
L0 27
R2
r1
31
R3
n@i@n@v@x2
!s100 I]AX6^Al1c`lF>d==A9jF1
!s85 0
vINVX32
IoHKYk70LMl^zQS??Af<4E3
VI8LMLXaGJ509YiY_moiCZ3
R1
w1213164976
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
L0 27
R2
r1
31
R3
n@i@n@v@x32
!s100 4[zj><W>kElRVS8QZR1mG3
!s85 0
vINVX4
IQi=2idd7l2Tz7>l`dPPH@0
VnL504BRbQ5mdgjLOc4GBm0
R1
w1213164977
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
L0 27
R2
r1
31
R3
n@i@n@v@x4
!s100 zAlI9CoA>fKgWP0zK`;R80
!s85 0
vINVX8
I440^WH1SI;M11NfWk?;m83
VhOGLLIP52]4Z1S>ooQBbm3
R1
w1213164978
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
L0 27
R2
r1
31
R3
n@i@n@v@x8
!s100 j^=D?=H`93CQLBPXDJdd^1
!s85 0
vISOLANDX1
IU5CU4Ak[bfW_L;7z8c;n_0
Vb[aa>UV2A9Te:Hg=0oOJ22
R1
Z129 w1213164979
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
L0 27
R2
r1
31
R3
n@i@s@o@l@a@n@d@x1
!s100 iXJ5:]9Si@=^YNij[l8OE1
!s85 0
vISOLANDX2
Iz0ce:n;48zTKKUd>bEiQh3
VEDU:jdP^[BXQYf5VM4jm>2
R1
R129
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
L0 27
R2
r1
31
R3
n@i@s@o@l@a@n@d@x2
!s100 f[NIejQR1a;hc6N7bPO>92
!s85 0
vISOLANDX4
IlmP;ojoiK1AQ6d]>FCW683
V0icD@LYR7HN2j;=nTY:8`0
R1
w1213164980
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
L0 27
R2
r1
31
R3
n@i@s@o@l@a@n@d@x4
!s100 @ROn?02gA_mi2i_Ma;HYm3
!s85 0
vISOLANDX8
I4fgFTYnYNzNak_SYMJMbM3
VFT`CK60IHg61_DhKamhd<1
R1
w1213164981
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
L0 27
R2
r1
31
R3
n@i@s@o@l@a@n@d@x8
!s100 6S@TL<[;VdVjm`Z_J`k@j1
!s85 0
vISOLORX1
If?SO:DNTc?oU?HN>_ONQY1
Vg2nhPFFYM`jZ87MURWi[D0
R1
w1213164982
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
L0 27
R2
r1
31
R3
n@i@s@o@l@o@r@x1
!s100 Z0N8>1IjnXfYf36Aodcon1
!s85 0
vISOLORX2
I7e?NcMGI6dFKNB5h9m7RH2
V_Pl`^ASTEIRjKV;lTUhY`3
R1
w1213164983
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
L0 27
R2
r1
31
R3
n@i@s@o@l@o@r@x2
!s100 obM];43hF2:Ckb5N5HEoI2
!s85 0
vISOLORX4
IFHozanhjVP<6Y<WATj5jc1
VX3Kn13kI>TGNO<=LdiMYj3
R1
w1213164984
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
L0 27
R2
r1
31
R3
n@i@s@o@l@o@r@x4
!s100 b?`O[7kO[5XA:@UPN>e=_3
!s85 0
vISOLORX8
I1Ye0I=U^dEYRmELRFSF@h3
VN[gXAQBCC<LX`z9`GiFMB1
R1
Z130 w1213164985
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
L0 27
R2
r1
31
R3
n@i@s@o@l@o@r@x8
!s100 5mXK8l>cRkB8S>EIZJKSR1
!s85 0
vLARX1
IlcFa8KVhM2n[<K>hQXdjN0
Vh3baI<G3h:ZUk^3Mfi2[O1
R1
R130
Z131 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
Z132 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
L0 27
R2
r1
31
R3
n@l@a@r@x1
!s100 6[aKkF^WK>jaIc0]0flM83
!s85 0
vLARX2
IMzkgi>TVm2]`QBW?ogPA70
VmR?k]^lAW;O;:CFKXa^YD0
R1
Z133 w1213164986
Z134 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
Z135 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
L0 27
R2
r1
31
R3
n@l@a@r@x2
!s100 6B58jm?gFNl1k@g^n4O[K0
!s85 0
vLASRNX1
I8gNYBmWhdiPaDnT<a3de^0
VCVj7IP31BAbjHSF8^i_1?0
R1
Z136 w1213164987
Z137 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
Z138 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
L0 27
R2
r1
31
R3
n@l@a@s@r@n@x1
!s100 H?Gb=Wb17aj5R]F=dh:142
!s85 0
vLASRNX2
IScia]2g0c<ViZo31:2OF`3
VR]n_?F>IUZlV7Jh2JoeP^1
R1
Z139 w1213164988
Z140 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
Z141 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
L0 27
R2
r1
31
R3
n@l@a@s@r@n@x2
!s100 `dd<0DT7D_4FA8>oSQLNn3
!s85 0
vLASRQX1
IlR0cl`CRXj68R]Cn720a33
V67oNR>AgAV_M<WRzN_IdL2
R1
Z142 w1213164989
Z143 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
Z144 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
L0 27
R2
r1
31
R3
n@l@a@s@r@q@x1
!s100 QcTB3ai8OG8RaP[GlLaOh1
!s85 0
vLASRQX2
I3ZQSR@4J<U[ej4:iM5cWc3
Vh7<gYO3FPb1a[ma`kBBfD1
R1
Z145 w1213164990
Z146 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
Z147 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
L0 27
R2
r1
31
R3
n@l@a@s@r@q@x2
!s100 :Z]:Mkd;=@51HPE;Flo6O3
!s85 0
vLASRX1
IUKIQcSTUB@E1zz`4>R4LN0
VkOEB57HMzDX0=G_J4S8:<3
R1
Z148 w1213164991
Z149 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
Z150 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
L0 27
R2
r1
31
R3
n@l@a@s@r@x1
!s100 LM7<TRC==oOFIWkUk6S:D0
!s85 0
vLASRX2
IE5Hf8;YS?<:n6Ao[PB6QS3
VML0VJe4@i2ih]5=A2d^B>2
R1
Z151 w1213164992
Z152 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
Z153 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
L0 27
R2
r1
31
R3
n@l@a@s@r@x2
!s100 Rn:8S1;?@Yee8C212kZMS0
!s85 0
vLASX1
I2<CBIb8HIS[J7aY]`T2:;2
VS=j@>U[h=z10XJI=I2Cg>2
R1
Z154 w1213164994
Z155 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
Z156 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
L0 27
R2
r1
31
R3
n@l@a@s@x1
!s100 1fg4M=;LHWC;TKJEZN32P3
!s85 0
vLASX2
I:9cEdbPQR]=;dgVG5@LDn3
Vf5S3^B7TOFW2j7>;Y:T5_2
R1
Z157 w1213164996
Z158 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
Z159 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
L0 27
R2
r1
31
R3
n@l@a@s@x2
!s100 3z:GhcKH57SemecWoCC5e0
!s85 0
vLATCHX1
IzSb4SGT`1=>CQk[fNUYIz2
VDMVDXfRP21YAD_JaQihRk3
R1
Z160 w1213164998
Z161 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
Z162 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
L0 27
R2
r1
31
R3
n@l@a@t@c@h@x1
!s100 n41[mHzG_Y:Ea?>Q3CK7e1
!s85 0
vLATCHX2
ITmDkL>f:=V1WoMYlH47Tc0
VoA;^Ua?GLP]YTEV?AGZB=2
R1
Z163 w1213165001
Z164 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
Z165 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
L0 27
R2
r1
31
R3
n@l@a@t@c@h@x2
!s100 ]Xk@X8:dA8XS8Le?3RjXZ1
!s85 0
vLNANDX1
I8l@zl491;amGPRD=h9@e63
Vha_?a^>^8?JNiW>AIP9o31
R1
w1213165003
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
L0 27
R2
r1
31
R3
n@l@n@a@n@d@x1
!s100 G6LlY`b?[XZ7<0iFA0_`H2
!s85 0
vLNANDX2
IR]dOUe0OVC9YI7fUWjQ9E2
Vb:A^ko5hEzSemCzL@Fm4[3
R1
w1213165005
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
L0 27
R2
r1
31
R3
n@l@n@a@n@d@x2
!s100 9E5Fe@nC52S?@Bf@LT=NJ3
!s85 0
vLSDNENX1
I:i4^544?eUGJ]QAO5485X1
Vkb4Bj:zE66bi@=IjY1=h]1
R1
w1229010451
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
L0 27
R2
r1
31
R3
n@l@s@d@n@e@n@x1
!s100 PN1853_9hd68`?m0<PGO10
!s85 0
vLSDNENX2
IKH@LWH0U<WL]IIl]0Qn`:1
VW>cl5P4joRe:^9hZ:;iVS0
R1
w1229010454
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
L0 27
R2
r1
31
R3
n@l@s@d@n@e@n@x2
!s100 >FS5<f[oAUBbaDB=YlbLF0
!s85 0
vLSDNENX4
I;^F?;WRgk6]C]6O9F`Vf81
VEi`O?D4UOO3c2ncVYaCV11
R1
w1229010456
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
L0 27
R2
r1
31
R3
n@l@s@d@n@e@n@x4
!s100 YGmWG`Mg`Jd0^VM@aZ8NL0
!s85 0
vLSDNENX8
IliQg9Plc2hB8L6]N[W1DH0
VM4:3R]:[o272PQA>9ZUGI0
R1
w1229010459
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
L0 27
R2
r1
31
R3
n@l@s@d@n@e@n@x8
!s100 Y`_LO]fBEz8mn_1d6f<=X0
!s85 0
vLSDNX1
I_Nm;MbY935U0l:m[=0T1d3
V5?c9AnL>zcgbTSX[L7mki0
R1
w1213165008
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
L0 27
R2
r1
31
R3
n@l@s@d@n@x1
!s100 =_Jlb_oUJLcjTTIC`;X9^3
!s85 0
vLSDNX2
IRM4JcekGBTb:Qg`3g67T70
Vc6[7cI>Zj5FGaC?JF33nN2
R1
w1213165010
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
L0 27
R2
r1
31
R3
n@l@s@d@n@x2
!s100 X>Y3XX?7>mh:J?=?DT1NS3
!s85 0
vLSDNX4
IMNB6AYz_8=:<HBE9`0k_O3
V5UCZWa6mgJBGSI1NFGS6[2
R1
w1213165013
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
L0 27
R2
r1
31
R3
n@l@s@d@n@x4
!s100 =d91Zoe896F_RB0ze1>2<2
!s85 0
vLSDNX8
IQWFW2MDe]W;c6_5ddOjJb2
Vk01b3gbKZcEi4EAJgjaTY2
R1
w1213165015
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
L0 27
R2
r1
31
R3
n@l@s@d@n@x8
!s100 AghW=IjJ<cb7C>3BK351k0
!s85 0
vLSUPENX1
I<9z=G92>KRmZdLg?9[eV`0
Vlj4dngEX2]0YWl:aZA2F63
R1
w1229010462
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
L0 27
R2
r1
31
R3
n@l@s@u@p@e@n@x1
!s100 031XBnak]Ae0mdiTK^2Ia2
!s85 0
vLSUPENX2
IiH;B0=kjI16eI7BKj^?ln2
V;Og5mM>39F[=hYdFiD[2O1
R1
w1229010466
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
L0 27
R2
r1
31
R3
n@l@s@u@p@e@n@x2
!s100 znWEJb`C5;3BMC<z]CIS40
!s85 0
vLSUPENX4
I?d4_OADP[^`b6ILjQ]8`Q0
VZCibnmW]kcoJEN?7E=B7^3
R1
w1229010469
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
L0 27
R2
r1
31
R3
n@l@s@u@p@e@n@x4
!s100 27XknANbbD200DUWX=?Pz0
!s85 0
vLSUPENX8
IQXQiESm;FKSFCEGV4<Mk>2
VQZVSbQ=PQCJYQj=@WPSzf1
R1
w1229010472
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
L0 27
R2
r1
31
R3
n@l@s@u@p@e@n@x8
!s100 5L[IlS6UC18Bmi0kF<WjS1
!s85 0
vLSUPX1
I`0WRPe5aC4OcJE34GjWdb2
V5^1UnYUi1FYCG90BhB@422
R1
w1213165017
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
L0 27
R2
r1
31
R3
n@l@s@u@p@x1
!s100 :FVe3UXoLRRzNBk6h6oj<2
!s85 0
vLSUPX2
ITS;7>4D2ZY;R;cA3[@>6H2
V1b[85LNFlm2ON:C=IQ8QO1
R1
w1213165018
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
L0 27
R2
r1
31
R3
n@l@s@u@p@x2
!s100 MXCmi]N8VzgnjSl[6ci0j3
!s85 0
vLSUPX4
IFMg]=0bl63Jg6][3KIl3G0
VM[]MJXZgME9FPQm]?OFcW0
R1
w1213165020
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
L0 27
R2
r1
31
R3
n@l@s@u@p@x4
!s100 n1Ana09b5T[aeB5_NVIHI0
!s85 0
vLSUPX8
I]=ZV9FJ?H1]ea`Lk`W_jO0
Vhd@IY2E=W^`[A?TBdB_M^2
R1
w1213165022
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
L0 27
R2
r1
31
R3
n@l@s@u@p@x8
!s100 `NU00@QBRlm`hP3e<_G8V0
!s85 0
vMUX21X1
Ij0iY165;eVS_9SIffa98P0
VccBYl;Nj7^AVI8^ob4@io2
R1
Z166 w1213165023
Z167 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
Z168 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
L0 27
R2
r1
31
R3
n@m@u@x21@x1
!s100 gQfRP_ENSC;?In=nD2:_c3
!s85 0
vMUX21X2
I5L8a3DeMl`_`GLER?=4XC0
VZ_D7L:i`1dXoP0_0`Bl[C0
R1
Z169 w1213165025
Z170 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
Z171 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
L0 27
R2
r1
31
R3
n@m@u@x21@x2
!s100 ofe2[VmKG=_R_<PNO]@C^3
!s85 0
vMUX41X1
IQAPHnGL<CSSEhFhkG2U`H3
Vcb:M`j3mKAPj<liM;W7Tk2
R1
Z172 w1213165028
Z173 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
Z174 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
L0 27
R2
r1
31
R3
n@m@u@x41@x1
!s100 >1RP_i2GW;_W=Ik_`cVki1
!s85 0
vMUX41X2
Ih;SNbHK0ndSHWHZ=cF?461
Vb12Gl_b3BPMoied`0lz[K1
R1
Z175 w1213165030
Z176 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
Z177 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
L0 27
R2
r1
31
R3
n@m@u@x41@x2
!s100 TQe0f=MzYQ86o^^ZGYS]_1
!s85 0
vNAND2X0
IBA1L1WVVofSG<mB1S_2E41
VFl:3CL=TRbi?1<2mNWj502
R1
w1213165031
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
L0 27
R2
r1
31
R3
n@n@a@n@d2@x0
!s100 jPK`T_48c_>_Hii8k2eLm2
!s85 0
vNAND2X1
IVg6cMACUE:zUTbYWOc`_Q0
V0Mk4^@I_:<>lo74SD6Pm02
R1
w1213165032
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
L0 27
R2
r1
31
R3
n@n@a@n@d2@x1
!s100 _WYV@UbPbzfOi]X4kFH7T1
!s85 0
vNAND2X2
IPUM4FY4R_96:>:hCG;W7V1
V>:f5AjMLYRaTLI=5imnN92
R1
w1213165035
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
L0 27
R2
r1
31
R3
n@n@a@n@d2@x2
!s100 c376U43LZ]cWKkUOb0hO02
!s85 0
vNAND2X4
IUzN5c@P<oj7X9m9H7bU9n3
VTKEF6oY?IbT43a`CD?Yd?1
R1
w1213165037
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
L0 27
R2
r1
31
R3
n@n@a@n@d2@x4
!s100 aQ2N5T7DnQ5T>K`KBUjP?3
!s85 0
vNAND3X0
IfE1^5=]AOVaY1]4_]:mbG2
V@JF0YlT;OBzj2CS;n^VkB0
R1
w1213165040
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
L0 27
R2
r1
31
R3
n@n@a@n@d3@x0
!s100 >Y02J6JkSQZB1HY:lZXOG1
!s85 0
vNAND3X1
I[9QWTi`Og4CDUKA?`?:_z1
V7052`baoaGQUN<m6d`i9M0
R1
w1213165042
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
L0 27
R2
r1
31
R3
n@n@a@n@d3@x1
!s100 XLPAe00zKVH4k^3a1G7j72
!s85 0
vNAND3X2
IRZ^z7I^g[CbDLb3Hm<beV0
V:PdTL6DejzoYC>dmj?j1e3
R1
w1213165044
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
L0 27
R2
r1
31
R3
n@n@a@n@d3@x2
!s100 PzzScK0NZN<m@KHI3_Cm=0
!s85 0
vNAND3X4
I=K67mYL]fL=C3LKWR?N=M1
V`7LFGHaVR^NU9KdK8_f_M3
R1
w1213165046
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
L0 27
R2
r1
31
R3
n@n@a@n@d3@x4
!s100 0_JMFG5o?0[Xg0[h5icEY2
!s85 0
vNAND4X0
Id=]7m84R9Y3QX;bjaY[QJ1
Vc@J4b[?7Wl:cf3`c4iIea0
R1
w1213165049
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
L0 27
R2
r1
31
R3
n@n@a@n@d4@x0
!s100 A`z3JBhQ4HbCM9b5Wo:1M0
!s85 0
vNAND4X1
I;fKd^gnoQY]5I==13n<N=2
VkcPMf>>CIKlhN`LhZ9cna2
R1
w1213165051
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
L0 27
R2
r1
31
R3
n@n@a@n@d4@x1
!s100 70TWg50BESQ9UoOoIY<1c0
!s85 0
vNBUFFX16
IO;^6OP252PQ9Wm0n]7k^Y2
VTAaNX[=ZX2UTONhEDZCQ`1
R1
w1213165053
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
L0 27
R2
r1
31
R3
n@n@b@u@f@f@x16
!s100 aYnH85Tde0mDYLJCj=1ol0
!s85 0
vNBUFFX2
IL@nBRoT[]0YhRKbonKcZ]1
V7O;c?BD8D@W5CI>Mi4diY0
R1
w1213165054
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
L0 27
R2
r1
31
R3
n@n@b@u@f@f@x2
!s100 hE]9LzZI>M4>i19=Bh^mO3
!s85 0
vNBUFFX32
IUcg8<T?3HJ?`MinFjjFnV2
VUh79m[oZP[e`C`X3@zDgK2
R1
w1213165055
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
L0 27
R2
r1
31
R3
n@n@b@u@f@f@x32
!s100 Gl2ah72TM8eGJ<[ZFh5^O2
!s85 0
vNBUFFX4
I6UPEeVmYKT?4R3MLW4^d:1
VSVoP0i[_`_R2hRh3fRCfS0
R1
w1213165056
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
L0 27
R2
r1
31
R3
n@n@b@u@f@f@x4
!s100 ROgS?BZJWd6M:CFA7N?kz1
!s85 0
vNBUFFX8
I2ZF^b1IWLc;RzIY:on`681
Voo;CJa^IiW>@QSeFchO031
R1
w1213165057
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
L0 27
R2
r1
31
R3
n@n@b@u@f@f@x8
!s100 lRKdRFBG6hR8ObSkLz<[j1
!s85 0
vNOR2X0
IC>8I7nbNK:M`YbYc^[_j_1
VDGPnlS_@CQ7^fWiI6Fc<c0
R1
w1213165059
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
L0 27
R2
r1
31
R3
n@n@o@r2@x0
!s100 Y;FQ;zZPk8m:HBOJm7c0c3
!s85 0
vNOR2X1
Ie7_A@l_FkKFj>;`DHQ18m2
VkJ96AC]3MB;C3I:`zVec;2
R1
w1213165060
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
L0 27
R2
r1
31
R3
n@n@o@r2@x1
!s100 BHO8HU4iEXbWm>V]z^]J01
!s85 0
vNOR2X2
I_1NJjE9YO6PGWV0oQWkK70
V]BfI_l302@U[XoA@RWUSa3
R1
w1213165062
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
L0 27
R2
r1
31
R3
n@n@o@r2@x2
!s100 `E>zQidjSmGU;?RFHz3a02
!s85 0
vNOR2X4
Iihf3]FllRJFFdcUPE2hRM2
V0[NLZ_laXWT2R4;MNaNnS2
R1
w1213165063
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
L0 27
R2
r1
31
R3
n@n@o@r2@x4
!s100 LFm1OO;RGI4aCJjb]YVVN0
!s85 0
vNOR3X0
I<Nhiz99S6<L:ah?=BU4C_2
V3Adahgm>L1dSC8ZlK;mYL2
R1
w1213165064
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
L0 27
R2
r1
31
R3
n@n@o@r3@x0
!s100 dk^66NZH_NWleUOlP5^Eh1
!s85 0
vNOR3X1
I^a]5QWEEb_ON3N32<VG[;1
VBJP>ai6@Q:zVB8X:eE_m;0
R1
w1213165066
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
L0 27
R2
r1
31
R3
n@n@o@r3@x1
!s100 ;1UJLUA_TlbhRO4MOZA_73
!s85 0
vNOR3X2
I9AJLJBj?>N;;W3Dm==Mng2
VB:YIEo9LL6hfBXEaKXlZ53
R1
w1213165067
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
L0 27
R2
r1
31
R3
n@n@o@r3@x2
!s100 ?]Il0SPOkY;^g^A:[EF?O3
!s85 0
vNOR3X4
IGfL8fFWFzm]ZKo7L<3_SW3
VEAQk83n2d`>^MEdV4<?L[2
R1
w1213165068
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
L0 27
R2
r1
31
R3
n@n@o@r3@x4
!s100 LF2UUd65D_f4@d^Zh3_5c1
!s85 0
vNOR4X0
IhXjPM@PkXhH1SM0DfFbBN2
VG?hhN3_iRT4m46iYgBHhZ0
R1
w1213165070
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
L0 27
R2
r1
31
R3
n@n@o@r4@x0
!s100 2^LNcc3C20aGWJh?0Pfhn0
!s85 0
vNOR4X1
IT>7L]WWA;7LFcE8ifdg803
VjL:Hmm_MJ=L^HkE7<co3f2
R1
Z178 w1213165071
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
L0 27
R2
r1
31
R3
n@n@o@r4@x1
!s100 f;e?n>8bfkSDCABGC`k[j1
!s85 0
vOA21X1
Ie15E6bG@l_JOhYXMO:B[z3
VU4aiHm<9IB9[NE^:<ES5b2
R1
R178
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
L0 27
R2
r1
31
R3
n@o@a21@x1
!s100 M<EjW<NilRjg:MaRi@jz20
!s85 0
vOA21X2
I^J;DoF]kkl[eCHNL^@hC>3
V30VKIL?Tio9czzi^GaSM[0
R1
w1213165072
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
L0 27
R2
r1
31
R3
n@o@a21@x2
!s100 7f>o8BJg]JDOO5mZGabBi0
!s85 0
vOA221X1
IDLhTZTX?ASaU_<h=j51Y<3
Vo<`E6eB];XV;VdD=6?UQ?3
R1
w1213165073
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
L0 27
R2
r1
31
R3
n@o@a221@x1
!s100 FeBJGKJLD@J<d]VAz_^lb3
!s85 0
vOA221X2
I2ARO>0HUOidE[_k@<WVVz0
V6Y9z>U5@Y_XmimXAL>eEI3
R1
Z179 w1213165074
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
L0 27
R2
r1
31
R3
n@o@a221@x2
!s100 Rn7I0Unz4gN5BI[3NWQQb0
!s85 0
vOA222X1
IQH^zY@Td_KZU8mC1LGk3i1
ValC>aGiPR5?7OR@9<8Lc>2
R1
R179
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
L0 27
R2
r1
31
R3
n@o@a222@x1
!s100 ]Mc:UF3E_3Q[b_4]^hkVk3
!s85 0
vOA222X2
I_X2ji8c:K?A5@V4=kU^Ol0
V<hE^Q>XEKEMIl?^>Pc3We0
R1
w1213165076
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
L0 27
R2
r1
31
R3
n@o@a222@x2
!s100 QVRP>O33J_T_<O@f;29450
!s85 0
vOA22X1
Iz<?iFR=R6U?ci4EBUSW6U3
V[Km]mHYkE9HWiIiHLnaY:2
R1
Z180 w1213165077
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
L0 27
R2
r1
31
R3
n@o@a22@x1
!s100 GYMFgnJdVEf55[C`U[NoQ1
!s85 0
vOA22X2
I<AkBOm=P`I7c1WOAl;OcS0
V=m3Ii;6bPa=87CCEFF3RI3
R1
R180
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
L0 27
R2
r1
31
R3
n@o@a22@x2
!s100 hONaR[44f^=`dFV:f23^^1
!s85 0
vOAI21X1
I;fQ18Uj>GBD`K9Yh9zDOf3
V16PDgFUj57KYG`iL3Pn5k3
R1
w1213165078
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
L0 27
R2
r1
31
R3
n@o@a@i21@x1
!s100 ?d5aOfYB66V778ULakIM:1
!s85 0
vOAI21X2
IWD0ShOB>@Ljb8VkQhY=RS2
VgGd5?DWj@Ko1aR3[Bifle1
R1
w1213165079
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
L0 27
R2
r1
31
R3
n@o@a@i21@x2
!s100 mT`Kh=K35JJ_>=ZbABz>=1
!s85 0
vOAI221X1
IGSSA;FS8=[bUMh8UJVb0K0
V2>I2Q?:9=3[omfM^EMBFl1
R1
Z181 w1213165080
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
L0 27
R2
r1
31
R3
n@o@a@i221@x1
!s100 IVCX`NzX?hWLnUe1mfY9O0
!s85 0
vOAI221X2
IfFj83GdllTgX5lj8P2TUe2
VSdeEBNIR6S?HjYL6CkAf]3
R1
R181
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
L0 27
R2
r1
31
R3
n@o@a@i221@x2
!s100 ?PX78z:cj3:d9V:D8oCE90
!s85 0
vOAI222X1
Ij0JlXhni82F23bVP^13ah3
V3PJe_Gi^`m^4f?jkN9ha60
R1
w1213165081
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
L0 27
R2
r1
31
R3
n@o@a@i222@x1
!s100 nORlEiEcgYLT]zk3JYE3E2
!s85 0
vOAI222X2
I4nB:dH>j`TZ3<?^1kzlaD3
V[X[53U0SeMQXg0IVmc>:92
R1
w1213165082
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
L0 27
R2
r1
31
R3
n@o@a@i222@x2
!s100 :8i=27>E]>MDl<hbA`<hL2
!s85 0
vOAI22X1
Iz4R<2bRnoBPmK<7MlO@U;0
VSogWbzgK12]JmzSSlb_nS1
R1
w1213165083
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
L0 27
R2
r1
31
R3
n@o@a@i22@x1
!s100 BO`iJ26C[LCGHfdR]8J;G1
!s85 0
vOAI22X2
IN;7jC0ncd?Sa>ddlORkd03
VmGk?0DA0mfam7ZLC:OZ]03
R1
w1213165084
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
L0 27
R2
r1
31
R3
n@o@a@i22@x2
!s100 `z9fJXPSLl:Fd[e___Q683
!s85 0
vOR2X1
IYBm;3a[hh:U3So;CMYkKj1
VR:G2:V6T7oYlPBlMBb^lF1
R1
Z182 w1213165085
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
L0 27
R2
r1
31
R3
n@o@r2@x1
!s100 Wf4mV=>gGNGRTkO4VhJc21
!s85 0
vOR2X2
IQ=5B98D`hzzd?X?eDI2el2
Vf0G;Nd9kk>ODmNHeAQg4?3
R1
R182
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
L0 27
R2
r1
31
R3
n@o@r2@x2
!s100 ?mJogj^Ci6XNd<hhW=ajL0
!s85 0
vOR2X4
IIJD6kRBDkNb_oDLE7T`=]1
Vd[TQDTKG77@Vgbh1[BA4@1
R1
w1213165086
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
L0 27
R2
r1
31
R3
n@o@r2@x4
!s100 36P:8@g]z;fcfjK[z7S9c2
!s85 0
vOR3X1
I?_0:F0Nocne8mie42V66C1
VR`?miBm=W3A7f3C2GM>ZT0
R1
Z183 w1213165087
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
L0 27
R2
r1
31
R3
n@o@r3@x1
!s100 Kbcbj^zlJkR0jG>FY5>oc3
!s85 0
vOR3X2
Ige41MH45J?@1mV^YH2j073
Vd2H39Xam`RBF1dmPCKaUh0
R1
R183
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
L0 27
R2
r1
31
R3
n@o@r3@x2
!s100 M8?biDHzj3MmiXc66`V7Z0
!s85 0
vOR3X4
Io2c5[3ZI2FFVKT8ZSb52M1
VK`1jGcA?CnhNlWSOR^Dma1
R1
Z184 w1213165088
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
L0 27
R2
r1
31
R3
n@o@r3@x4
!s100 ;Rk<27kXRN4S?`ZY1FQ_e3
!s85 0
vOR4X1
IT?EVJDh2>0>og:C7T@DUh3
VJ_Ok4@dV115GL=6GI7;1R0
R1
R184
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
L0 27
R2
r1
31
R3
n@o@r4@x1
!s100 M74j0Gz3i5GEQK6TDl9L21
!s85 0
vOR4X2
I_azlV3Bk@@hYTV^X^N0?K1
VZCTlH[^l7dgQ2n8f_Vo;_0
R1
w1213165089
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
L0 27
R2
r1
31
R3
n@o@r4@x2
!s100 Q`A^lP>;T69LE=94;QcnH1
!s85 0
vOR4X4
I4]EDn`@F12S>zPAU3eFZ_0
V5[d[oo?4JSl]izSgB@3WD0
R1
w1213165090
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
L0 27
R2
r1
31
R3
n@o@r4@x4
!s100 D1am2INGGeRmN:[N44BEM2
!s85 0
vRDFFNX1
IF8Yd0HUDl4FLU>dTokA]H0
VYdmV[VP`7Acco]Yg<;dZS1
R1
Z185 w1227176298
Z186 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
Z187 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
L0 27
R2
r1
31
R3
n@r@d@f@f@n@x1
!s100 ?hjbAU=`kbj]Dj7IYbEPl3
!s85 0
vRDFFNX2
I06]doHQD:ZXR8a[JBVNI[0
VJd1:mgjD5T_ElUKi:S[eZ2
R1
Z188 w1227176310
Z189 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
Z190 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
L0 27
R2
r1
31
R3
n@r@d@f@f@n@x2
!s100 f:LAd17Wagj;T@?mIm7bP1
!s85 0
vRDFFX1
I`IB6^kWYcG2zYKb:g6h;i2
VEEUbg3O@I;dDETm?B4>4Z0
R1
Z191 w1227171586
Z192 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
Z193 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
L0 27
R2
r1
31
R3
n@r@d@f@f@x1
!s100 LEA:mzk?Y]E[9YfEXUi7b3
!s85 0
vRDFFX2
IfmM5TChG5]IZ3L:Fe7QC72
VEUFB5JheB6k:^@8Lz`E8f2
R1
Z194 w1227171602
Z195 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
Z196 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
L0 27
R2
r1
31
R3
n@r@d@f@f@x2
!s100 CUjTnM:mkz`Z45^MMd;]F1
!s85 0
vrsdffnx1
I?1e4<]]7I5=f;`j=Mb:PD1
V96hE>W_KJfO^a[]GD@1O;3
R1
Z197 w1227176750
Z198 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
Z199 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
L0 27
R2
r1
31
R3
!s100 <0W1I`j@Z1S?m5@F0^W0:3
!s85 0
vrsdffnx2
I5IdIIhTd2VozcnaQLT1H<1
V[a]UBOOoBG0obZiZ0L=V^3
R1
Z200 w1227176744
Z201 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
Z202 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
L0 27
R2
r1
31
R3
!s100 =kH0Z4a_k50iOC84Hf@HG1
!s85 0
vRSDFFX1
I?ndM1n8d6UTl[>kn?C>az1
VP34B7EE]X`U49?68CR1TP2
R1
Z203 w1227176674
Z204 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
Z205 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
L0 27
R2
r1
31
R3
n@r@s@d@f@f@x1
!s100 5:4[;o=1bH`]>CfdiLm@E0
!s85 0
vRSDFFX2
IS;8>O0GQYJGdmNY@XRFD01
V=LMCKGm7agzQON[DW;nJR0
R1
Z206 w1227175490
Z207 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
Z208 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
L0 27
R2
r1
31
R3
n@r@s@d@f@f@x2
!s100 5FN44an]i9ZSjb[7P]><g1
!s85 0
Us_aodffarx1_Q
IRcT<g6B2GaHz>fQE]FkoK0
V2efX:g2]z8cjo?^<Ub7S31
R1
R9
R10
R11
L0 96
R2
r1
31
R3
ns_aodffarx1_@q
!s100 HjMGlQV:9H4Vo[iIcT7^A2
!s85 0
Us_aodffarx2_Q
IzbPODM9R]5LEz84Fhlc>S0
V?<Uz2>fnd7<TOe6KOD>Yo1
R1
R12
R13
R14
L0 96
R2
r1
31
R3
ns_aodffarx2_@q
!s100 PGXabk?83N18nCSAl9@D`2
!s85 0
Us_aodffnarx1_Q
I=LdY[]3[3VSZz0Km`9>aO3
V52>LJL[EaJm=SM7RX[6Yl3
R1
R12
R15
R16
L0 96
R2
r1
31
R3
ns_aodffnarx1_@q
!s100 T[;44L9GVO9BL[P=M2oGA3
!s85 0
Us_aodffnarx2_Q
IzSLXbCUHdlFF>Y7BHoKh=1
VC_I`9VRYZ_N36l9RLm^n;3
R1
R17
R18
R19
L0 96
R2
r1
31
R3
ns_aodffnarx2_@q
!s100 <:HMGTJ2g8ekk_88DTM^11
!s85 0
vs_cglnprx2
IOT8DX@j19?o7bTZ5E4V892
V5ZHkEJZIgN;S`F3aP>i`M2
R1
R23
R24
R25
L0 79
R2
r1
31
R3
!s100 KSfEVz;eNaH2FQ4[cE?Gj3
!s85 0
vs_cglnprx8
ITG6O89MOz>UBA:dHYU^Bl1
Vl@1Oe[_HHh>4K?GOncbhd0
R1
R26
R27
R28
L0 79
R2
r1
31
R3
!s100 CShB]8a=DmRO>n<U3QF?<1
!s85 0
vs_cglnpsx16
Ih^?UQmR@kM1<1aVJ^_P<>1
VNMgU8=_KYdEF^9g1k:Yn>1
R1
R29
R30
R31
L0 81
R2
r1
31
R3
!s100 6kZ5Li[S0P5L@:cfG3ZDH0
!s85 0
vs_cglnpsx2
In::hFzDlQafN003gYg_BN1
V`mQ;P=Dio@1R:4NKIbCdI3
R1
R32
R33
R34
L0 81
R2
r1
31
R3
!s100 ?mFlfl3mj]_WR6VcEQC2e2
!s85 0
vs_cglnpsx4
I<E9dWSFH`^o@ha4@1VON_0
VdTETUZ5Jo0f3bBlKa:N>S0
R1
R29
R35
R36
L0 81
R2
r1
31
R3
!s100 NMSK1e4fRiE;<0PE]l_^S0
!s85 0
vs_cglnpsx8
Il0l3AbQ@5GOB3VNgAKKbG1
VHeE5m>iVULU1VUVLB6I6a2
R1
R37
R38
R39
L0 81
R2
r1
31
R3
!s100 Ahcza`?Z_WFG]_DMJCYaj2
!s85 0
vs_cglpprx2
IDzi9TiWZP:F6bMgmFf^8T0
VJcB:=Yhe5BA1al5Gmd2ig2
R1
R40
R41
R42
L0 79
R2
r1
31
R3
!s100 eD5NRBhKXU_De9;ZXB6zH2
!s85 0
vs_cglpprx8
I?1?b4CTIC:^E:843E^2hT1
VZ?gJl6hdB2C9M[X3Bz`3G1
R1
R37
R43
R44
L0 79
R2
r1
31
R3
!s100 IBJJzP_PQRWm@bf3MHilX2
!s85 0
vs_cglppsx16
I[TlOFSNd<ZEMhO4]0CFBf2
VmKoKe]_Q46MRidilIR>0P1
R1
R26
R45
R46
L0 81
R2
r1
31
R3
!s100 fGlEF]?B4j?4?[SZPA35F2
!s85 0
vs_cglppsx2
IabO:;SI`gE^lc[J^S1LdO1
VUYZkoL1Agh<TIjQTiPR1:2
R1
R47
R48
R49
L0 81
R2
r1
31
R3
!s100 0NA3mL`?HPST=VO3M^Jc33
!s85 0
vs_cglppsx4
I6=kNTO8mWM@YV<_oFKUHV0
VmHDkJ4JnFMG`VoP8PfIbQ2
R1
R50
R51
R52
L0 81
R2
r1
31
R3
!s100 =]^kml[N_[4@A289HJbL^2
!s85 0
vs_cglppsx8
INefVYc0mlg8f9eDiR<6ke3
VN=nDCZ99ODBNm7hXL0b;@1
R1
R53
R54
R55
L0 81
R2
r1
31
R3
!s100 F:hmR<5X6Q:OEjD`fU_=@2
!s85 0
Us_dec24x1_Q0
I8Elf3JMYzc`bLWKU`?PY:1
VY;59Bic3G2kaZVSaAA`UA0
R1
R56
R57
R58
Z209 L0 124
R2
r1
31
R3
ns_dec24x1_@q0
!s100 HRVV7H9M@gZLD7cgfVOND2
!s85 0
Us_dec24x1_Q1
I?nzZFZKOgIFmQ?k0IJX9R2
V5E[bjXW2VWgdjCaUHbc^l2
R1
R56
R57
R58
Z210 L0 109
R2
r1
31
R3
ns_dec24x1_@q1
!s100 oGS@^GHd=GQ`Zg2NGPkL@2
!s85 0
Us_dec24x1_Q2
IdND@74ah7l8nX^dfCgJ380
V_j8@gP@`5IU_^@BA[;jD02
R1
R56
R57
R58
L0 94
R2
r1
31
R3
ns_dec24x1_@q2
!s100 W:FBn5ZXT2;z8J2EX_SAK0
!s85 0
Us_dec24x1_Q3
IhWXKP=EFGihb5EcB6<O2f2
VcOVkJJK];NF3ji>AQ]kNc3
R1
R56
R57
R58
L0 79
R2
r1
31
R3
ns_dec24x1_@q3
!s100 :hd07_@_VKVZ:oFLdWkdc2
!s85 0
Us_dec24x2_Q0
IMf>2Uf@MhN2D;W^04R6VT1
VTCV`E`43EII:UNi0c`5e=3
R1
R59
R60
R61
R209
R2
r1
31
R3
ns_dec24x2_@q0
!s100 0Z12TZnTC]aPCOg<5<g>N3
!s85 0
Us_dec24x2_Q1
IKOzaYZ[m?2VIbi9fS>;8_1
VP9h5l5a<9i]dILm>FQSP11
R1
R59
R60
R61
R210
R2
r1
31
R3
ns_dec24x2_@q1
!s100 =7AU1MezfKa4No8ED2^U`3
!s85 0
Us_dec24x2_Q2
IU;6d[S3L2L;^I20XXb`B40
VHggN4WVF=MBo2@J6N@_9H2
R1
R59
R60
R61
L0 94
R2
r1
31
R3
ns_dec24x2_@q2
!s100 b^K[`N>Eh6@;O5fDjTNTc0
!s85 0
Us_dec24x2_Q3
I3Ao7<IB4_dCSgAjiTDUe?0
VJngPG[5GJfA:kezo;>2c50
R1
R59
R60
R61
L0 79
R2
r1
31
R3
ns_dec24x2_@q3
!s100 mUMZ;WnfEgXdU`?<bT?3l2
!s85 0
Us_dffarx1_Q
IcQn2f0MRonoENHKdEiNW:0
VL@`FffE<8co8DEE[>zHo82
R1
R62
R63
R64
L0 96
R2
r1
31
R3
ns_dffarx1_@q
!s100 BZz<fMZHSlJjiTWh>Gh:n3
!s85 0
Us_dffarx2_Q
IPdkDW4b<]k[Sg@zIB;Sgj1
Vn=]zfl3PTeD>2^_jNY6gT1
R1
R62
R65
R66
L0 96
R2
r1
31
R3
ns_dffarx2_@q
!s100 IiOU>C4kZnZb;_b]9ka:V1
!s85 0
Us_dffasrx1_Q
I8fXM4>kKzWoC_amNoXBKB1
VCm=O<J[QEJd@8d1lEkU^81
R1
R67
R68
R69
Z211 L0 163
R2
r1
31
R3
ns_dffasrx1_@q
!s100 mUj>A27:8@9>DGY9h^oEW0
!s85 0
Us_dffasrx1_QN
IDgiOnZMJ0Rz4dR93^a@o^0
V9Q6=PgRdAIa8JT`F_KaWG3
R1
R67
R68
R69
Z212 L0 141
R2
r1
31
R3
ns_dffasrx1_@q@n
!s100 ZaT1;X:1L;o@n8c4PcfAS1
!s85 0
Us_dffasrx2_Q
I5nEo1UC?W5gK0_ni5L_?N0
VcR5Ok>RDlj5dc5P>X?ac83
R1
R70
R71
R72
R211
R2
r1
31
R3
ns_dffasrx2_@q
!s100 A84>cFe30dKP`2T>SKVf43
!s85 0
Us_dffasrx2_QN
Ie`[n;kkm7SHG^5LLe4A3:0
VE:D^EhFRXKOWjdM7HjSdA0
R1
R70
R71
R72
R212
R2
r1
31
R3
ns_dffasrx2_@q@n
!s100 <8YXkVbH3bTdDm@B1_@Mg2
!s85 0
Us_dffasx1_Q
I3GbY<=GXh2CM9WPNWgEgU1
Vz2b5H`o_;JchTV]0eYZFo2
R1
R73
R74
R75
L0 96
R2
r1
31
R3
ns_dffasx1_@q
!s100 dWEUlaCSXSc2FCla?c3oR0
!s85 0
Us_dffasx2_Q
Ie`[6>0M6N_AJCHEFzgBC90
VM3=Nlc7CSN7l5hFBnKmPR3
R1
R76
R77
R78
L0 96
R2
r1
31
R3
ns_dffasx2_@q
!s100 zQLfTd6TdFAznM4O_nIhA3
!s85 0
Us_dffnarx1_Q
Ilnd?_Bc14R091;6X;Gi[^2
VbWALmQ4jl5GKQPmjLM9NG0
R1
R79
R80
R81
L0 96
R2
r1
31
R3
ns_dffnarx1_@q
!s100 I0E_Zaa_eX]OZ[Lac@5M:3
!s85 0
Us_dffnarx2_Q
I0hVP@VmmezC>4K^OM>D1C0
V_UDF>KWR5N`gU1<kB7Lzj3
R1
R79
R82
R83
L0 96
R2
r1
31
R3
ns_dffnarx2_@q
!s100 DEU@zY2a_>kL:H99mNGe83
!s85 0
Us_dffnasrnx1
I]M5noTA9kG?6E14Z6hce[3
VkGVQM6;b2BXHYaLX1lTcz1
R1
R84
R85
R86
Z213 L0 107
R2
r1
31
R3
!s100 Ng_=Eh[aYg[WRo07>Un;L3
!s85 0
Us_dffnasrnx2
I@@?zFXBnc4KWEa3O=`d2D3
V@6_ODOg1Q0]5SX_m=H2U[3
R1
R87
R88
R89
R213
R2
r1
31
R3
!s100 @@oR_d3]9n_Nd<[DOYZ6U3
!s85 0
Us_dffnasrqx1
I6LXUIF]`JYX8JGH<mICLD0
V^e179ci894i7g0e7P0fcz1
R1
R87
R90
R91
Z214 L0 106
R2
r1
31
R3
!s100 KV3NcaZ^d:cMSdAjiSN>Q0
!s85 0
Us_dffnasrqx2
IB@iUIo`H`UB8NbK<[J[EC1
V6bTGo==13LH]PN[6K16]d0
R1
R92
R93
R94
R214
R2
r1
31
R3
!s100 eSV7`e3lMlSP^LXjPWNnV3
!s85 0
Us_dffnasrx1_Q
I>n4XH@nd>UCQ<:m4oa7]f3
VacaZi<nHRb3dMGe9INGAY1
R1
R95
R96
R97
L0 162
R2
r1
31
R3
ns_dffnasrx1_@q
!s100 5lkZ3OD?Jn@l6QbP]@WV93
!s85 0
Us_dffnasrx1_QN
IF<8ANOSz7G<CLZaNo6d1?3
VAFZ13DNHdeT7;U]e;HZg41
R1
R95
R96
R97
L0 140
R2
r1
31
R3
ns_dffnasrx1_@q@n
!s100 CmQ1VLYAP@T^4TVMYSeMS1
!s85 0
Us_dffnasrx2_Q
Ik2L4^IANU7<X79`n@6]WQ1
VUko87DVW5JXiO<KFfGD8T3
R1
R95
R98
R99
R211
R2
r1
31
R3
ns_dffnasrx2_@q
!s100 `>BO1f3ZlNMCEP9Pj9kMn3
!s85 0
Us_dffnasrx2_QN
INPZzF39k]gbI^AE@<eXdZ1
VgF>@TEA?^Gjh]@gTz6HKo1
R1
R95
R98
R99
R212
R2
r1
31
R3
ns_dffnasrx2_@q@n
!s100 P]PKC:JB^jl@Jzn<Pf^c03
!s85 0
Us_dffnasx1_Q
IdBAme6[JYE<Sbj:mIaO=k2
V4`POK795S37RNJ4znW97g2
R1
R100
R101
R102
L0 96
R2
r1
31
R3
ns_dffnasx1_@q
!s100 g=LJ@nN1JLhlfaH_6>L=[0
!s85 0
Us_dffnasx2_Q
I9P<5EC4J3_Rbjm;^][4cQ0
VLHIQN@AN?RLjR0zO0m1iK1
R1
R103
R104
R105
L0 96
R2
r1
31
R3
ns_dffnasx2_@q
!s100 R@i_fEC@0hXVCSYn??bJ53
!s85 0
Us_dffnx1_Q
IDAa0e8>I:gEUHO`cUMBED2
VQ7m]o4A2W?V?n_zaCnel10
R1
R106
R107
R108
L0 73
R2
r1
31
R3
ns_dffnx1_@q
!s100 B6IWPTQc^4dS81^C<bM][1
!s85 0
Us_dffnx2_Q
ISTEVnF=H3Td@7M>MN43WR3
VbMJ1W[DPnI9:Yz@nnLhZQ3
R1
R109
R110
R111
L0 73
R2
r1
31
R3
ns_dffnx2_@q
!s100 AEWj@<L@nP8891Jn;R6Dn1
!s85 0
Us_dffssrx1_Q
IVVN75VSVWWf9T2Fzm]:2]3
V9blYHY0OjcbzPfnNP1Vl63
R1
R109
R112
R113
L0 96
R2
r1
31
R3
ns_dffssrx1_@q
!s100 >4mI>8?@c0WUaBi`>o`iS0
!s85 0
Us_dffssrx2_Q
IR::D4N`c>4jM5agz:Q4Ca2
V21[hM<aklgcR8Yz?QU>@^1
R1
R114
R115
R116
L0 96
R2
r1
31
R3
ns_dffssrx2_@q
!s100 DFC>f2>31dXVEhk;NN_D^3
!s85 0
Us_dffx1_Q
IRdia:1KdD6kC_P:Q=EA6c2
VZ=;TfCRP_h`UoP8bg@5[H2
R1
R114
R117
R118
L0 73
R2
r1
31
R3
ns_dffx1_@q
!s100 SAe9k>OPf_FS:?kj[RK_:1
!s85 0
Us_dffx2_Q
I0kVI>`Un>i<K^T:GCm][`0
VB@FAN6JmdBbQ4MN87M10L1
R1
R119
R120
R121
L0 73
R2
r1
31
R3
ns_dffx2_@q
!s100 SOS]ni1hKTBNml_dO5XT?0
!s85 0
Us_faddx1_CO
I<EOR]<=l[GNR3X7=I9PKz0
VQSO6ZNVBTa]1SNP>o@=ae0
R1
R122
R123
R124
L0 120
R2
r1
31
R3
ns_faddx1_@c@o
!s100 m_6H7@ehzczAo4RkGjW0g2
!s85 0
Us_faddx1_S
I<zL0^Sz16cO^jm2k>7VV81
V32Sm_@FN>8dPbhnAjM]bR1
R1
R122
R123
R124
L0 101
R2
r1
31
R3
ns_faddx1_@s
!s100 KHXHndJGG6GG7Xa?`AiI90
!s85 0
Us_faddx2_CO
IzmTAYKlU3>nIB<?fEj?nH1
VL6:CafL`R]o9@e?JNoBf53
R1
R125
R126
R127
L0 121
R2
r1
31
R3
ns_faddx2_@c@o
!s100 1`YBmb2H9?ga7g1cG07ig2
!s85 0
Us_faddx2_S
IHFRK:8lcj6ZRoTkO1Ib[:2
VhkV09:_k>Vd>geRcX[fMn0
R1
R125
R126
R127
L0 102
R2
r1
31
R3
ns_faddx2_@s
!s100 :]AKJncZ9L5=1Oin_<=Ic1
!s85 0
vs_larx1
I0^4U]3;BXn@b;Z:O_09@@3
V;B?mMj`YzJYKjge3YMjL<3
R1
R130
R131
R132
L0 99
R2
r1
31
R3
!s100 [A7jK@anB4oMi:EzR^1eP3
!s85 0
vs_larx2
I7XW1lK?T8Mb0>d6e21Hhz3
VM=ETlEL@iWzE1UdSCzQ;N3
R1
R133
R134
R135
L0 99
R2
r1
31
R3
!s100 @e?XREa@=Y=MB[IeoEV1F3
!s85 0
vs_lasrnx1
I@gW8HhU[3K:]UY6_>FLda1
V0l^izDW<UeQ9zgCGYkGYY2
R1
R136
R137
R138
Z215 L0 113
R2
r1
31
R3
!s100 X7d=^SFZzFlSgLZ3K5X4M0
!s85 0
vs_lasrnx2
IcM6o9P?zD9P@MW7>36c8k3
ViJ93BJRS]kTP:UL1FLoCR1
R1
R139
R140
R141
R215
R2
r1
31
R3
!s100 WV0f7d5DG4hgX7;lbOVkD2
!s85 0
vs_lasrqx1
I`7X1Bj?3Z0<KHkBOb`mZ11
VSb<gcJ5N?Y4HXJcCM;F780
R1
R142
R143
R144
Z216 L0 112
R2
r1
31
R3
!s100 V9`^lK7ZNC?IiHj>CXbeN3
!s85 0
vs_lasrqx2
I3j_T]EzX`R<`h?=h4<Q;k1
V=C5W^93U?a7fPW4;9f6]]2
R1
R145
R146
R147
R216
R2
r1
31
R3
!s100 GoJzoCnHBlM`^GSGkgRGz0
!s85 0
vs_lasrx1
IaE6gcEllnB1mH;NCjIjXT2
VfN`1`N@79jA9^@fMZTc`41
R1
R148
R149
R150
Z217 L0 143
R2
r1
31
R3
!s100 YDN3QMONPiVk24emh>2mJ3
!s85 0
vs_lasrx2
IT;QRnaCaSzjVahEnA0lH]2
V53_XO;1I5SdkMkoz_D8KD0
R1
R151
R152
R153
R217
R2
r1
31
R3
!s100 Z=G?F`Te=2bI]F[65=K^Q1
!s85 0
vs_lasx1
I^>5TI9QH`3VL@=W`Sm_?03
VL9:j?FmZCaj<aQ5[=J_4h1
R1
R154
R155
R156
L0 99
R2
r1
31
R3
!s100 3OA]1UmZ3dUz7MQRRcfJH3
!s85 0
vs_lasx2
IO=UTK0Ih2loEncUk:i4AV2
VgigjQ>neLHH9:lzlI0n^B3
R1
R157
R158
R159
L0 99
R2
r1
31
R3
!s100 [KMK;fX]TPPl0J46R9Dzc3
!s85 0
vs_latchx1
IB;h`5_oiIE0?YR3Xd5=^V0
V[I8BMfE9`2>YW`:JB>1=g3
R1
R160
R161
R162
L0 77
R2
r1
31
R3
!s100 32JZn8i?fZkZKNi@BLQRB1
!s85 0
vs_latchx2
Ib0]mEC?ol4<kCjS:ej1_D0
V7j94ElR:<jH:VfA<03XD>3
R1
R163
R164
R165
L0 78
R2
r1
31
R3
!s100 _OlDYYGY`ckR7>CWJ]?i43
!s85 0
Us_mux21x1
I^S_E8Yo_Dnh9D6oTP6N7d3
VaCiRJYcjk5?RG=T:;5l=A2
R1
R166
R167
R168
L0 70
R2
r1
31
R3
!s100 _3<fi<e0j^Ih3zQeV0MAB2
!s85 0
Us_mux21x2
ID4hVY1Lo0z1Ggb[mYg^6T2
VUj[3BBi6dl:<=l4cf:m;Y2
R1
R169
R170
R171
L0 70
R2
r1
31
R3
!s100 WTX43hM[U9:id]^RYibBK2
!s85 0
Us_mux41x1
IK@Q<;R>7`KZLI_Ce^6PS`0
VgG3bial:XAU^5MM3W^N970
R1
R172
R173
R174
Z218 L0 216
R2
r1
31
R3
!s100 SEiRzXDAD=C=[VcfK<M>D2
!s85 0
Us_mux41x2
I_>h2V`j3LZc[48e3Y[HGE2
VNhXMz^][BgDiZ15HG@^8P3
R1
R175
R176
R177
R218
R2
r1
31
R3
!s100 ?MHZXifLid^Y^@Gdl7W?C0
!s85 0
Us_rdffnx1_Q
IUF_cD`i9=bXe>n]33l]zA2
VVT9Q^`dj=AihhJ@Z[8]o32
R1
R185
R186
R187
L0 82
R2
r1
31
R3
ns_rdffnx1_@q
!s100 J=0Sj7a]Jo;6aQ0aFG1n@0
!s85 0
Us_rdffnx2_Q
IzXU_TJQ9;OVlZn7]99G:n2
VnTOIW5Na1zHG2?Fk?5i9h3
R1
R188
R189
R190
L0 82
R2
r1
31
R3
ns_rdffnx2_@q
!s100 @KZN4[TdO?2BH9b]72_BP3
!s85 0
Us_rdffx1_Q
IW`Zo1oB_zFjM3GT9>bbPF1
VF]]HBY?S2?fYefEECUaX_0
R1
R191
R192
R193
L0 87
R2
r1
31
R3
ns_rdffx1_@q
!s100 ;Qba<Kb9iCI]?k^bQDV:X2
!s85 0
Us_RDFFX2_Q
IUlMD5565=]VaeRAV>SLDn3
Va`eXV`^V3gCFzU`YJ^WLd2
R1
R194
R195
R196
L0 87
R2
r1
31
R3
ns_@r@d@f@f@x2_@q
!s100 MN^XCX6hHjShm92S=6iLb1
!s85 0
Us_rsdffnx1_Q
IPo;CU:^UH4iz2WHIRNX<R2
VbalbHMhj4bOJ3lN<58N3z2
R1
R197
R198
R199
Z219 L0 138
R2
r1
31
R3
ns_rsdffnx1_@q
!s100 `[mZcem:6f0Yke:Do9=^m2
!s85 0
Us_rsdffnx2_Q
IK66Lc_GPh046zzYIP`4Bi1
VJZZ@1C46>:A>RB7If[J]<3
R1
R200
R201
R202
R219
R2
r1
31
R3
ns_rsdffnx2_@q
!s100 lIMVYWm2XV;M7aeocTS3L1
!s85 0
Us_rsdffx1_Q
INX>F]>hIHz2CH61^@hgDX0
V6SkjFW4MTG:VmTi7h08jg2
R1
R203
R204
R205
Z220 L0 158
R2
r1
31
R3
ns_rsdffx1_@q
!s100 [1OELJ?f4AMlCjDZ[>KFR1
!s85 0
Us_rsdffx2_Q
IZaRlY0UmD?W0;`2[_lHgV1
Va3ODWXR0`GH1K3^N`SR:Z2
R1
R206
R207
R208
R220
R2
r1
31
R3
ns_rsdffx2_@q
!s100 <XEZH6HGe4V[EL?`:?6Jl3
!s85 0
Us_sdffarx1_Q
IZNLUgTaAHVV<JWd@Elo_h3
VDa9iDKYmzTWO0mEZR`MHe3
R1
Z221 w1227177990
Z222 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z223 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z224 L0 176
R2
r1
31
R3
ns_sdffarx1_@q
!s100 dGFG_=DEckYH2[3=fR8L52
!s85 0
Us_sdffarx2_Q
IoVW2dz:jb10Pz@[3^3A?Y3
VcklQzYFI7>aanL5EGbW_f3
R1
Z225 w1227177938
Z226 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
Z227 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
R224
R2
r1
31
R3
ns_sdffarx2_@q
!s100 kA[XOL:h12Yf9D>VMeg?N3
!s85 0
Us_sdffasrsx1_Q
Im4Zc1RLhD?E3hX4a;_F`22
V4:086=O77m;Pn^9gd8RRe0
R1
Z228 w1227212776
Z229 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z230 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z231 L0 521
R2
r1
31
R3
ns_sdffasrsx1_@q
!s100 SIQ?G1QiAAHd=1_Sf?Vj51
!s85 0
Us_sdffasrsx1_QN
I[>>b6?zGH=3ER3PNLKzWW3
VB2dUR69fT1kTzSd[f:9M32
R1
R228
R229
R230
Z232 L0 495
R2
r1
31
R3
ns_sdffasrsx1_@q@n
!s100 agQbReUDoAEcN<BhRQ;9Q1
!s85 0
Us_sdffasrsx1_S0
I2OBDnZGL:6g`3KG4S<77:0
VQ?W@:c<]Q>B>KTM2OW=CG0
R1
R228
R229
R230
Z233 L0 469
R2
r1
31
R3
ns_sdffasrsx1_@s0
!s100 L_Lh?eOJ?WeZK@k;Eg70^2
!s85 0
Us_sdffasrsx2_Q
I]KzO:dUZ]aG=nd3M[P[`>0
V8G7X4@bhMSS0GkoEcGhYG2
R1
Z234 w1227212808
Z235 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
Z236 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
R231
R2
r1
31
R3
ns_sdffasrsx2_@q
!s100 V98[059bI3eJRkM_S6nYL3
!s85 0
Us_sdffasrsx2_QN
I598gX<d5KcJXYXdOL_CP93
V6LnGYR0N1ZF=hMRb`;1L^0
R1
R234
R235
R236
R232
R2
r1
31
R3
ns_sdffasrsx2_@q@n
!s100 O;FbIT3lLkCdM]^U7`SRG2
!s85 0
Us_sdffasrsx2_S0
I?_in2`CcXc6ZcL?NUa2o41
VN]KWe@OKmI<`_mM^g[X]E2
R1
R234
R235
R236
R233
R2
r1
31
R3
ns_sdffasrsx2_@s0
!s100 >7k[Ecm_TUQj32OhU=59i3
!s85 0
Us_sdffasrx1_Q
IaGIQJ49Q?5Nam<kFXDG3:2
V5V_FYJOhPa:5h`oA9QKER3
R1
Z237 w1227212636
Z238 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
Z239 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
L0 365
R2
r1
31
R3
ns_sdffasrx1_@q
!s100 fmkCLR:OaE@^OX:FbAfh]3
!s85 0
Us_sdffasrx1_QN
IJSOFlR><c?]hXY=`FZ@T?0
VR=SlMJ[XMG@8hUa9oRnf?0
R1
R237
R238
R239
Z240 L0 338
R2
r1
31
R3
ns_sdffasrx1_@q@n
!s100 oV`PPAC3gmn>@W9N]XDWU3
!s85 0
Us_sdffasrx2_Q
IzX<KS8SmBkLLWW1UMfe[i1
VR?I`j<493_[DOH^R<z?X31
R1
Z241 w1227212662
Z242 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z243 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z244 L0 364
R2
r1
31
R3
ns_sdffasrx2_@q
!s100 L21>H]Ujjlo47zZ0T=WXf3
!s85 0
Us_sdffasrx2_QN
Id=0LJ^ACMg1]lQmnC07oj2
V:jG<G:VNbYMbAKYQSl7Fa0
R1
R241
R242
R243
R240
R2
r1
31
R3
ns_sdffasrx2_@q@n
!s100 c0EA8hPRe:;]cz<J09Po^2
!s85 0
Us_sdffasx1_Q
Ib:WCmeGnS]1^^L:<gDi:n1
Vg;k=el?Z5l=jGFROWzf?i0
R1
Z245 w1227212040
Z246 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
Z247 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
R224
R2
r1
31
R3
ns_sdffasx1_@q
!s100 ?I1DmhdTaB7k[fE`]8n@h1
!s85 0
Us_sdffasx2_Q
IPOER5ioUkW7;?3K[_DfWM0
V3@V`2]ET[?3>AO=K];^[n3
R1
Z248 w1227212038
Z249 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
Z250 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
R224
R2
r1
31
R3
ns_sdffasx2_@q
!s100 GZNDjR7jgNG4PlgzY>A]V2
!s85 0
Us_sdffnarx1_Q
I_g;H0a883E^^M^BTPEFf@1
V0MY3Ch`0[iAeQ4>9Z;jh91
R1
Z251 w1227212478
Z252 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
Z253 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
R224
R2
r1
31
R3
ns_sdffnarx1_@q
!s100 IMK9TLZfbn47UM=JW@ZX02
!s85 0
Us_sdffnarx2_Q
I;O8PoZ>]h08?9ZEz2OSN<0
VPgcc3cP0nD>GJni?bZ5iW1
R1
Z254 w1227212476
Z255 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
Z256 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
R224
R2
r1
31
R3
ns_sdffnarx2_@q
!s100 Y4=T0JPbUPGE4M:Y]iNQP0
!s85 0
Us_sdffnasrx1_Q
I1cI0D`O:G:fZ0Kz4gzZ>H1
V:=W=>JHT_D_j^QQEVN3b[0
R1
Z257 w1227212318
Z258 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
Z259 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
R244
R2
r1
31
R3
ns_sdffnasrx1_@q
!s100 ij2DE?[d6Q@Q59eZlk=341
!s85 0
Us_sdffnasrx1_QN
IFPN@iFa0N=aFV3GIHiJNd3
V50`>c?E2DNd[[::CS^^;>3
R1
R257
R258
R259
R240
R2
r1
31
R3
ns_sdffnasrx1_@q@n
!s100 O<SQ6QE=jII2S0>5;In>D2
!s85 0
Us_sdffnasrx2_Q
IIIIZ4V`_>BXfEHY>CTcSP1
V5Xm<UkQMb`NIX4cn_T^m`3
R1
Z260 w1227212348
Z261 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
Z262 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
R244
R2
r1
31
R3
ns_sdffnasrx2_@q
!s100 gXz:nU[:0zC:G_MYhz6SO0
!s85 0
Us_sdffnasrx2_QN
I8fH^Pi8>W7D71LXHc_iS^0
V;h0=XYNO^SEBhC@fBdAMZ2
R1
R260
R261
R262
R240
R2
r1
31
R3
ns_sdffnasrx2_@q@n
!s100 dB>6TZAc8Wo2]`H2_24CA1
!s85 0
Us_sdffnasx1_Q
I_Lzmd2CRCJ08VA4iz4M[10
V:0kSMN@?BKadEPL3::nA42
R1
Z263 w1227212128
Z264 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
Z265 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
R224
R2
r1
31
R3
ns_sdffnasx1_@q
!s100 R>5378^WlE<:OC?_@@lle2
!s85 0
Us_sdffnasx2_Q
IZhd8o763G7`837RKbzAaK0
V_kR5;QX>VXcD=RZZRdeST3
R1
Z266 w1227212126
Z267 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
Z268 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
R224
R2
r1
31
R3
ns_sdffnasx2_@q
!s100 C`KF0YE;Sjch`enMG2OU@3
!s85 0
Us_sdffnx1_Q
IPAL`Gc9@^2d5hR2zS2J@32
VH>5c:UMIOL[@6l0cWbkoH1
R1
Z269 w1227211560
Z270 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
Z271 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
L0 97
R2
r1
31
R3
ns_sdffnx1_@q
!s100 nH8jZd`UHJbARKAQM1I8V0
!s85 0
Us_sdffnx2_Q
I]UFbG03A:8UBe7LOZ]MJR3
VFS^KYbR;=PPmZlH?D`djg2
R1
Z272 w1227211558
Z273 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
Z274 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
L0 97
R2
r1
31
R3
ns_sdffnx2_@q
!s100 bB>T;CnY1Lc<zPF9<CAc>1
!s85 0
Us_sdffssrx1_Q
I4FKIRS<5N`dUL;O^n7J:c2
V><?Oljl0HcJHAlOmI;<Md2
R1
Z275 w1227211768
Z276 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z277 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z278 L0 185
R2
r1
31
R3
ns_sdffssrx1_@q
!s100 R2P`U<h5ZDhoOZ]lzdjkc2
!s85 0
Us_sdffssrx2_Q
IlLZkCGLd[fG:S_5RgW[f31
V=:0Q_K4cGh4dz=U4oN:h[2
R1
Z279 w1227211766
Z280 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
Z281 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
R278
R2
r1
31
R3
ns_sdffssrx2_@q
!s100 AWL@WKT]1R;:5c?JNfiHd2
!s85 0
Us_sdffx1_Q
IQ7Ue3DCS7U5CH52OZE4[S2
VL708oPeDjM>fiAoJ?@Ik[0
R1
Z282 w1227211052
Z283 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
Z284 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
L0 97
R2
r1
31
R3
ns_sdffx1_@q
!s100 GFThjlC[9X<GCMCDA30IQ2
!s85 0
Us_sdffx2_Q
I[2BnioeNmG6kgEG9H]FA^3
VN?mdh]=>l<N7^D^_ZFack0
R1
Z285 w1227211058
Z286 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
Z287 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
L0 97
R2
r1
31
R3
ns_sdffx2_@q
!s100 NSS3gg>cT<mO[>G>LhE;>3
!s85 0
vSDFFARX1
IZ]0hUO?dLC=1HBa3@]k@73
VeK6J9;_`FkD;j`?ihh;^G3
R1
R221
R222
R223
L0 27
R2
r1
31
R3
n@s@d@f@f@a@r@x1
!s100 ok[ShzGAb]ZX]MYKHR_F83
!s85 0
vSDFFARX2
I1HCkXoXe@1<84IER7z^aL0
VbCcGhXFeV]nlY0C]mMzK;1
R1
R225
R226
R227
L0 27
R2
r1
31
R3
n@s@d@f@f@a@r@x2
!s100 ^@N7JoV0V?PgcIV`[RIXS2
!s85 0
vSDFFASRSX1
I8g@U;FHYzUL3hGEAn`KLb1
Va@`ei@aozo8Kcb^QIfG@N1
R1
R228
R229
R230
L0 27
R2
r1
31
R3
n@s@d@f@f@a@s@r@s@x1
!s100 31j4_=?l`oDfRFQgIIQN>3
!s85 0
vSDFFASRSX2
IB3Re=3TU3QlHU?TfiIm`01
V>E]9ek7QNVMTjABV6GIDT2
R1
R234
R235
R236
L0 27
R2
r1
31
R3
n@s@d@f@f@a@s@r@s@x2
!s100 ?:=_UdZdD;YhJV?DV[HdP1
!s85 0
vSDFFASRX1
IA9hzd<_H]WhQLJ^4<;H6E0
Vm:OfXJ1bjnFD:bOM^T:T=0
R1
R237
R238
R239
L0 27
R2
r1
31
R3
n@s@d@f@f@a@s@r@x1
!s100 :MHDhI?jZ5nHhPS8cU1_52
!s85 0
vSDFFASRX2
Ic]0OaaBaabYT[?zhV;VD21
V[hKc7@fBN4k2Lo=OfhoaO1
R1
R241
R242
R243
L0 27
R2
r1
31
R3
n@s@d@f@f@a@s@r@x2
!s100 S^=aWaRWIFDzO]UjOO13g0
!s85 0
vSDFFASX1
INR;;>6G8a_AA[7idM5X^92
VIf@]i@OZ;`E1oNCg;;Hg=0
R1
R245
R246
R247
L0 27
R2
r1
31
R3
n@s@d@f@f@a@s@x1
!s100 ^X?MdDD0za@>n[OC[`0z[3
!s85 0
vSDFFASX2
I8IRiAoHDkn4HjkPL9]afK0
VQCM[c029EfSXBE:C_XzQD3
R1
R248
R249
R250
L0 27
R2
r1
31
R3
n@s@d@f@f@a@s@x2
!s100 zK84@IW2>K7L?3SQl8FLC1
!s85 0
vSDFFNARX1
I5dRiQKEz?UjQFfc?6:JH@0
VQYT3:=G?=?J0z^GPInoWA0
R1
R251
R252
R253
L0 27
R2
r1
31
R3
n@s@d@f@f@n@a@r@x1
!s100 YfbYL5j@lBXXZ8gm;6F2Q2
!s85 0
vSDFFNARX2
IPzLYezKUf_^Gf<OJgo]?j3
V>N0Y[ejLi3S<jg?C47CW03
R1
R254
R255
R256
L0 27
R2
r1
31
R3
n@s@d@f@f@n@a@r@x2
!s100 kgz5cYST]QMQjaFJ1]89Y3
!s85 0
vSDFFNASRX1
IRMGzzK=CG>]^Wd855UhiF3
VVflzbkD9kkVB=N199VRz`1
R1
R257
R258
R259
L0 27
R2
r1
31
R3
n@s@d@f@f@n@a@s@r@x1
!s100 MW2oCI>L66jekSAV1jaNT0
!s85 0
vSDFFNASRX2
IRz3[6WOLIafWS`BGBL=9J1
VEU0R?BL=GgANz=9DAc[GU2
R1
R260
R261
R262
L0 27
R2
r1
31
R3
n@s@d@f@f@n@a@s@r@x2
!s100 >PGOo2V0:c6Dz?FT=n]0K1
!s85 0
vSDFFNASX1
I3<Y<@9>LN1oV27NoP_F2F1
V3mSe3zgBbFNOHllQ2edTA3
R1
R263
R264
R265
L0 27
R2
r1
31
R3
n@s@d@f@f@n@a@s@x1
!s100 SnzjUaVnMo3;3E9n_4_dH0
!s85 0
vSDFFNASX2
I^no21cdZzWh10?Y@B[Y?11
V1jOn]XDQOf=?1`NY3XM:B3
R1
R266
R267
R268
L0 27
R2
r1
31
R3
n@s@d@f@f@n@a@s@x2
!s100 8]R<ST@A]2HGHLHd<nGVX3
!s85 0
vSDFFNX1
IYP@8:TJbh^_6Dm9A_8<k`1
VFZC:Dc;K^oMB<3kV==Mii1
R1
R269
R270
R271
L0 27
R2
r1
31
R3
n@s@d@f@f@n@x1
!s100 KUNBPn]75K>1_48hzC[iX3
!s85 0
vSDFFNX2
I?65?CFH<K`DCM?7?AmQ:O3
VJ<6<9M;oBBGT^K@Y8aEG70
R1
R272
R273
R274
L0 27
R2
r1
31
R3
n@s@d@f@f@n@x2
!s100 UV14T;4=XCM>mRk`e6^Zn1
!s85 0
vSDFFSSRX1
IJDD`[ejcP;d5Cgo^kZU>C3
V?G1d9@`=X=XSTFM[UdU<i2
R1
R275
R276
R277
L0 27
R2
r1
31
R3
n@s@d@f@f@s@s@r@x1
!s100 eCUSQ?KB:XVSgfScOUj_P3
!s85 0
vSDFFSSRX2
I8U;Zg;ha:MJBljm=?o>0<2
V]5]UDVDP6cNBh`OU8VR2T0
R1
R279
R280
R281
L0 27
R2
r1
31
R3
n@s@d@f@f@s@s@r@x2
!s100 L4mg5IkbGY?kgaMR;5hPS3
!s85 0
vSDFFX1
IdnU:gS=KAk;49RWU9^o<O2
V:eNc_@J1]bA2do:@OIA`M3
R1
R282
R283
R284
L0 27
R2
r1
31
R3
n@s@d@f@f@x1
!s100 J2bcn5kbFY:;zCoBGjP7M3
!s85 0
vSDFFX2
Ih;gCWKFOc=TT>Jg@1:n1?2
V=2Q2?oV_M7TCN9oToGMSH1
R1
R285
R286
R287
L0 27
R2
r1
31
R3
n@s@d@f@f@x2
!s100 96^_[A27NVh>VQbka9GY]3
!s85 0
vTNBUFFHX1
Iao_<47hoJ9h=_UFD^m[z<1
VBo]cZ7eOlh@5961O;TSkj0
R1
Z288 w1213165115
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
L0 27
R2
r1
31
R3
n@t@n@b@u@f@f@h@x1
!s100 SeU><6L6m`1cbN4UfMJD:3
!s85 0
vTNBUFFHX16
IcDDfdEz@U?F`PB>bAjgM00
VOb[AMVTeM?Mi0P72SlCX00
R1
w1213165114
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
L0 27
R2
r1
31
R3
n@t@n@b@u@f@f@h@x16
!s100 `DQ^bkmHbE1nzU4i3Fnf82
!s85 0
vTNBUFFHX2
I@gCTm]2jaf8z2BD6LOmVi2
Vb;GkO2cX:4EHCM]oZQjSz1
R1
R288
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
L0 27
R2
r1
31
R3
n@t@n@b@u@f@f@h@x2
!s100 0?jh<TdY1l`R?Z9^NTXPm1
!s85 0
vTNBUFFHX32
I6MoQMKH]a5B0dOUeLdfLD2
V1NRY8NWziP:W:SMU`MIce1
R1
Z289 w1213165116
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
L0 27
R2
r1
31
R3
n@t@n@b@u@f@f@h@x32
!s100 n]d?`7DzdLCF77in=cLfX0
!s85 0
vTNBUFFHX4
IUQ7EW;1LJ1Mh?7i^L9bP43
V2`3ZRFef3gSX9o]oBXKzl2
R1
R289
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
L0 27
R2
r1
31
R3
n@t@n@b@u@f@f@h@x4
!s100 XND]dB1lUBL6mHD07W74T1
!s85 0
vTNBUFFHX8
Ij<K1TO[70HBQl5O=0CXP:3
VB`YP1KShMBSRYQBoDgJD50
R1
Z290 w1213165117
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
L0 27
R2
r1
31
R3
n@t@n@b@u@f@f@h@x8
!s100 1FK9mYMQ1DEfmO8EP_VF[2
!s85 0
vXNOR2X1
IJzE=A1koET9WjO8]TT]YR1
VZM4:@K<7^;0<Ej5GiJb_V0
R1
R290
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
L0 27
R2
r1
31
R3
n@x@n@o@r2@x1
!s100 8]39zEg2;zBT[]TTK`mB82
!s85 0
vXNOR2X2
I]ZM5dCjCdX1G:fXdad_eG1
VSJQUdkNnlAGWSaQA[h2hj0
R1
w1213165118
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
L0 27
R2
r1
31
R3
n@x@n@o@r2@x2
!s100 2o=<9]U`m]2?^zRDQU95>0
!s85 0
vXNOR3X1
IkH=GnbN=SHDNFjo5Bm7GL1
VIN34NBIV^4W7S4NkE:bSm1
R1
Z291 w1213165119
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
L0 27
R2
r1
31
R3
n@x@n@o@r3@x1
!s100 @A<NEAj0gdSk6E3kLQ32V3
!s85 0
vXNOR3X2
IFKB1R:e28gVLSR?f_K6`[2
V=DiPoO:U4_0n=9oSY<K?;1
R1
R291
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
L0 27
R2
r1
31
R3
n@x@n@o@r3@x2
!s100 b[9I6`WJa@3`>PWT?IRBJ2
!s85 0
vXOR2X1
IY`Wi_KYF4E47_[kB`b9Z63
VB9Z:CMT]gWd<f5[HnEZKJ2
R1
Z292 w1213165120
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
L0 27
R2
r1
31
R3
n@x@o@r2@x1
!s100 @`eW<_iH]CfH=ff6]SYOU3
!s85 0
vXOR2X2
I;;Z;<4bE[nIEK9lJA7`Ez1
V999P0P>W7FV;oK<^UJ?XH0
R1
R292
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
L0 27
R2
r1
31
R3
n@x@o@r2@x2
!s100 bQ?F<]klKOJRzCY90VVKg0
!s85 0
vXOR3X1
V1e]hKoGl2PkmgE>AhQ55j3
r1
31
I`A`P47T;MT4_27dijdXFg2
R1
Z293 w1213165121
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
L0 27
R2
R3
n@x@o@r3@x1
!s85 0
!s100 Z[=cgCIMHXdbl:]QQn[mM2
vXOR3X2
IeBz?3`cS72Jce:]FiPn;C1
VNGDh6G?QRhZ8l57FU]TAT3
R1
R293
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
L0 27
R2
r1
31
R3
n@x@o@r3@x2
!s100 Vib[D:EhaIf0Ok?b]XK=@1
!s85 0
