{"Source Block": ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@183:193@HdlIdDef", "  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5soc/system_top.v@255:265", "  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@270:280", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@252:262", "  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@275:285", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@257:267", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@274:284", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@269:279", "  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@253:263", "  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@184:194", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@260:270", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@189:199", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@181:191", "  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@272:282", "  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@258:268", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@178:188", "  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@188:198", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@271:281", "  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@261:271", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@259:269", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@182:192", "  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@273:283", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@185:195", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@256:266", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@180:190", "  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@187:197", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@267:277", "  wire              adc_dovf_1;\n  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@254:264", "  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@179:189", "  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@268:278", "  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@186:196", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"]], "Diff Content": {"Delete": [[188, "  wire              rx_sysref_s;\n"]], "Add": []}}