<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MXSE                                Date: 10- 4-2021,  3:54AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
94 /144 ( 65%) 312 /720  ( 43%) 203/432 ( 47%)   71 /144 ( 49%) 67 /81  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          17/18       30/54       72/90      11/11*
FB2          12/18       17/54       17/90       9/10
FB3           3/18        8/54        6/90       5/10
FB4           8/18       31/54       27/90       9/10
FB5          18/18*      29/54       27/90       8/10
FB6           8/18       31/54       33/90       9/10
FB7          10/18       26/54       81/90       7/10
FB8          18/18*      31/54       49/90       9/10
             -----       -----       -----      -----    
             94/144     203/432     312/720     67/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK2X_IOB' mapped onto global clock net GCK1.
Signal 'CLK_FSB' mapped onto global clock net GCK2.
Signal 'CLK_IOB' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Signal 'nRES' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   31          31    |  I/O              :    60      73
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     3       4
GCK           :    3           3    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     67          67

** Power Data **

There are 94 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MXSE.ise'.
*************************  Summary of Mapped Logic  ************************

** 32 Outputs **

Signal                       Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                         Pts   Inps          No.  Type    Use     Mode Rate State
nBERR_FSB                    9     17    FB1_3   12   I/O     O       STD  FAST 
nOE                          6     9     FB1_8   15   I/O     O       STD  FAST 
nDTACK_FSB                   3     8     FB1_11  17   I/O     O       STD  FAST RESET
nVPA_FSB                     3     8     FB1_15  20   I/O     O       STD  FAST RESET
nDinOE                       3     6     FB2_11  6    I/O     O       STD  FAST 
nROMCS                       2     5     FB2_12  7    I/O     O       STD  FAST 
RA<11>                       1     1     FB2_14  8    I/O     O       STD  FAST 
RA<10>                       1     1     FB2_17  10   I/O     O       STD  FAST 
nUDS_IOB                     3     7     FB3_5   24   I/O     O       STD  FAST RESET
nDoutOE                      2     7     FB3_11  29   I/O     O       STD  FAST RESET
nAS_IOB                      1     5     FB3_15  33   I/O     O       STD  FAST RESET
nRAS                         3     7     FB4_2   87   I/O     O       STD  FAST 
RA<3>                        2     3     FB4_11  93   I/O     O       STD  FAST 
RA<5>                        2     3     FB5_2   35   I/O     O       STD  FAST 
RA<6>                        2     3     FB5_6   37   I/O     O       STD  FAST 
nCAS                         1     1     FB5_9   40   I/O     O       STD  FAST RESET
nRAMLWE                      1     4     FB5_12  42   I/O     O       STD  FAST 
nRAMUWE                      1     4     FB5_15  46   I/O     O       STD  FAST 
RA<8>                        2     3     FB6_2   74   I/O     O       STD  FAST 
RA<9>                        2     3     FB6_6   77   I/O     O       STD  FAST 
nADoutLE0                    1     2     FB6_9   79   I/O     O       STD  FAST 
nAoutOE                      0     0     FB6_12  81   I/O     O       STD  FAST 
nDinLE                       1     2     FB6_15  85   I/O     O       STD  FAST RESET
nADoutLE1                    11    15    FB7_2   50   I/O     O       STD  FAST SET
nROMWE                       4     9     FB7_8   54   I/O     O       STD  FAST 
RA<1>                        2     3     FB7_12  58   I/O     O       STD  FAST 
RA<2>                        2     3     FB7_17  61   I/O     O       STD  FAST 
nLDS_IOB                     3     7     FB8_2   63   I/O     O       STD  FAST RESET
RA<0>                        2     3     FB8_6   65   I/O     O       STD  FAST 
RA<4>                        2     3     FB8_9   67   I/O     O       STD  FAST 
RA<7>                        2     3     FB8_12  70   I/O     O       STD  FAST 
nVMA_IOB                     2     8     FB8_15  72   I/O     O       STD  FAST RESET

** 62 Buried Nodes **

Signal                       Total Total Loc     Pwr  Reg Init
Name                         Pts   Inps          Mode State
ram/RAMReady                 11    12    FB1_2   STD  RESET
ram/RS_FSM_FFd4              1     1     FB1_4   STD  RESET
fsb/RefCnt<0>                0     0     FB1_5   STD  RESET
fsb/ASrf                     1     1     FB1_6   STD  RESET
cs/nOverlay                  1     5     FB1_7   STD  RESET
ram/RS_FSM_FFd9              2     7     FB1_9   STD  RESET
TimeoutB                     2     2     FB1_10  STD  RESET
ram/Once                     3     8     FB1_12  STD  RESET
ram/RS_FSM_FFd7              4     11    FB1_13  STD  RESET
ram/RS_FSM_FFd8              6     10    FB1_14  STD  RESET
ram/RASEL                    8     14    FB1_16  STD  RESET
ram/RS_FSM_FFd10             11    12    FB1_17  STD  SET
ram/RS_FSM_FFd6              1     1     FB1_18  STD  RESET
ram/RS_FSM_FFd1              1     1     FB2_7   STD  RESET
iobs/IOACTr                  1     1     FB2_8   STD  RESET
iobm/IOS_FSM_FFd6            1     1     FB2_9   STD  RESET
iobm/IOS_FSM_FFd5            1     1     FB2_10  STD  RESET
iobm/IOS_FSM_FFd4            1     1     FB2_13  STD  RESET
iobm/Er                      1     1     FB2_15  STD  RESET
iobs/IOU1                    2     2     FB2_16  STD  RESET
iobs/IOL1                    2     2     FB2_18  STD  RESET
ram/RAMEN                    16    18    FB4_1   STD  RESET
fsb/RefCnt<7>                1     7     FB4_13  STD  RESET
fsb/RefCnt<6>                1     6     FB4_14  STD  RESET
fsb/RefCnt<5>                1     5     FB4_15  STD  RESET
fsb/RefCnt<4>                1     4     FB4_16  STD  RESET
fsb/RefDone                  2     15    FB4_17  STD  RESET
ram/RefRAS                   1     2     FB5_1   STD  RESET
ram/RS_FSM_FFd5              1     1     FB5_3   STD  RESET
ram/RS_FSM_FFd3              1     1     FB5_4   STD  RESET
ram/RS_FSM_FFd2              1     1     FB5_5   STD  RESET
fsb/RefCnt<3>                1     3     FB5_7   STD  RESET
fsb/RefCnt<2>                1     2     FB5_8   STD  RESET
fsb/RefCnt<1>                1     1     FB5_10  STD  RESET
ALE0S                        1     2     FB5_11  STD  RESET
iobs/PS_FSM_FFd1             2     3     FB5_13  STD  RESET
iobs/IORDReady               2     6     FB5_14  STD  RESET
TimeoutA                     2     8     FB5_16  STD  RESET
IOU0                         3     5     FB5_17  STD  RESET
IOL0                         3     5     FB5_18  STD  RESET

Signal                       Total Total Loc     Pwr  Reg Init
Name                         Pts   Inps          Mode State
iobm/IOS_FSM_FFd1            1     1     FB6_14  STD  RESET
iobm/IOREQr                  1     1     FB6_16  STD  RESET
$OpTx$$OpTx$INV$186_INV$582  25    24    FB6_18  STD  
iobs/PS_FSM_FFd2             7     16    FB7_4   STD  RESET
IOREQ                        8     16    FB7_9   STD  RESET
iobs/Load1                   10    15    FB7_11  STD  RESET
IORW0                        10    17    FB7_14  STD  RESET
iobs/Once                    11    16    FB7_16  STD  RESET
iobs/IORW1                   16    16    FB7_18  STD  RESET
iobm/IOS_FSM_FFd7            1     3     FB8_1   STD  RESET
iobm/Er2                     1     1     FB8_3   STD  RESET
iobm/ETACK                   1     6     FB8_4   STD  RESET
iobm/IOS_FSM_FFd8            2     4     FB8_5   STD  SET
ALE0M                        2     7     FB8_7   STD  RESET
iobm/IOS_FSM_FFd3            3     6     FB8_8   STD  RESET
iobm/IOS_FSM_FFd2            3     5     FB8_10  STD  RESET
iobm/ES<3>                   3     6     FB8_11  STD  RESET
iobm/ES<1>                   3     4     FB8_13  STD  RESET
iobm/ES<0>                   3     7     FB8_14  STD  RESET
iobm/ES<4>                   4     7     FB8_16  STD  RESET
iobm/ES<2>                   5     7     FB8_17  STD  RESET
IOACT                        7     11    FB8_18  STD  RESET

** 35 Inputs **

Signal                       Loc     Pin  Pin     Pin     
Name                                 No.  Type    Use     
A_FSB<4>                     FB1_2   11   I/O     I
A_FSB<2>                     FB1_5   13   I/O     I
A_FSB<18>                    FB1_6   14   I/O     I
A_FSB<5>                     FB1_9   16   I/O     I
A_FSB<9>                     FB1_12  18   I/O     I
nLDS_FSB                     FB1_14  19   I/O     I
CLK2X_IOB                    FB1_17  22~  GCK/I/O GCK
nRES                         FB2_2   99~  GSR/I/O GSR
nAS_FSB                      FB2_5   1    GTS/I/O I
A_FSB<13>                    FB2_6   2    GTS/I/O I
A_FSB<20>                    FB2_8   3    GTS/I/O I
A_FSB<22>                    FB2_15  9    I/O     I
CLK_FSB                      FB3_2   23~  GCK/I/O GCK
CLK_IOB                      FB3_8   27~  GCK/I/O GCK/I
A_FSB<14>                    FB4_5   89   I/O     I
A_FSB<16>                    FB4_6   90   I/O     I
nBERR_IOB                    FB4_8   91   I/O     I
A_FSB<11>                    FB4_9   92   I/O     I
A_FSB<19>                    FB4_12  94   I/O     I
A_FSB<8>                     FB4_14  95   I/O     I
A_FSB<21>                    FB4_17  97   I/O     I
A_FSB<1>                     FB5_5   36   I/O     I
A_FSB<15>                    FB5_8   39   I/O     I
nDTACK_IOB                   FB5_14  43   I/O     I
E_IOB                        FB6_5   76   I/O     I
A_FSB<7>                     FB6_8   78   I/O     I
nUDS_FSB                     FB6_11  80   I/O     I
A_FSB<3>                     FB6_17  86   I/O     I
A_FSB<12>                    FB7_6   53   I/O     I
A_FSB<10>                    FB7_9   55   I/O     I
A_FSB<6>                     FB7_14  59   I/O     I
A_FSB<23>                    FB8_8   66   I/O     I
A_FSB<17>                    FB8_11  68   I/O     I
nWE_FSB                      FB8_14  71   I/O     I
nVPA_IOB                     FB8_17  73   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               30/24
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
ram/RAMReady         11       6<-   0   0     FB1_2   11    I/O     I
nBERR_FSB             9       5<- /\1   0     FB1_3   12    I/O     O
ram/RS_FSM_FFd4       1       1<- /\5   0     FB1_4         (b)     (b)
fsb/RefCnt<0>         0       0   /\1   4     FB1_5   13    I/O     I
fsb/ASrf              1       0     0   4     FB1_6   14    I/O     I
cs/nOverlay           1       0   \/1   3     FB1_7         (b)     (b)
nOE                   6       1<-   0   0     FB1_8   15    I/O     O
ram/RS_FSM_FFd9       2       0     0   3     FB1_9   16    I/O     I
TimeoutB              2       0     0   3     FB1_10        (b)     (b)
nDTACK_FSB            3       0   \/1   1     FB1_11  17    I/O     O
ram/Once              3       1<- \/3   0     FB1_12  18    I/O     I
ram/RS_FSM_FFd7       4       3<- \/4   0     FB1_13        (b)     (b)
ram/RS_FSM_FFd8       6       4<- \/3   0     FB1_14  19    I/O     I
nVPA_FSB              3       3<- \/5   0     FB1_15  20    I/O     O
ram/RASEL             8       5<- \/2   0     FB1_16        (b)     (b)
ram/RS_FSM_FFd10     11       6<-   0   0     FB1_17  22    GCK/I/O GCK
ram/RS_FSM_FFd6       1       0   /\4   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$INV$186_INV$582  11: cs/nOverlay       21: nVPA_FSB 
  2: A_FSB<16>                    12: fsb/ASrf          22: nVPA_IOB 
  3: A_FSB<17>                    13: fsb/RefCnt<7>     23: nWE_FSB 
  4: A_FSB<18>                    14: fsb/RefDone       24: ram/Once 
  5: A_FSB<19>                    15: nAS_FSB           25: ram/RS_FSM_FFd1 
  6: A_FSB<20>                    16: nBERR_IOB         26: ram/RS_FSM_FFd10 
  7: A_FSB<21>                    17: nDTACK_FSB        27: ram/RS_FSM_FFd5 
  8: A_FSB<22>                    18: nDTACK_IOB        28: ram/RS_FSM_FFd7 
  9: A_FSB<23>                    19: nLDS_FSB          29: ram/RS_FSM_FFd8 
 10: TimeoutB                     20: nUDS_FSB          30: ram/RS_FSM_FFd9 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ram/RAMReady         ......XXX.XXXXX........XXXX............. 12
nBERR_FSB            .XXXXXXXXXX...XXXX..XXX................. 17
ram/RS_FSM_FFd4      ...........................X............ 1
fsb/RefCnt<0>        ........................................ 0
fsb/ASrf             ..............X......................... 1
cs/nOverlay          .....XXXX.....X......................... 5
nOE                  .....XXXX.X...X...XX..X................. 9
ram/RS_FSM_FFd9      ......XXX.X...X........X.X.............. 7
TimeoutB             ...........X..X......................... 2
nDTACK_FSB           X....XXXX..X..X.X....................... 8
ram/Once             ......XXX.XX..X........X.X.............. 8
ram/RS_FSM_FFd7      ......XXX.XXXXX..........XX.X........... 11
ram/RS_FSM_FFd8      ......XXX.X.XXX........X.XX............. 10
nVPA_FSB             X....XXXX..X..X.....X................... 8
ram/RASEL            ......XXX.XXXXX........X.XXXXX.......... 14
ram/RS_FSM_FFd10     ......XXX.XXXXX........XXXX............. 12
ram/RS_FSM_FFd6      .............................X.......... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O GSR
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O I
(unused)              0       0     0   5     FB2_6   2     GTS/I/O I
ram/RS_FSM_FFd1       1       0     0   4     FB2_7         (b)     (b)
iobs/IOACTr           1       0     0   4     FB2_8   3     GTS/I/O I
iobm/IOS_FSM_FFd6     1       0     0   4     FB2_9   4     GTS/I/O (b)
iobm/IOS_FSM_FFd5     1       0     0   4     FB2_10        (b)     (b)
nDinOE                3       0     0   2     FB2_11  6     I/O     O
nROMCS                2       0     0   3     FB2_12  7     I/O     O
iobm/IOS_FSM_FFd4     1       0     0   4     FB2_13        (b)     (b)
RA<11>                1       0     0   4     FB2_14  8     I/O     O
iobm/Er               1       0     0   4     FB2_15  9     I/O     I
iobs/IOU1             2       0     0   3     FB2_16        (b)     (b)
RA<10>                1       0     0   4     FB2_17  10    I/O     O
iobs/IOL1             2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<19>          7: IOACT              13: nAS_FSB 
  2: A_FSB<20>          8: cs/nOverlay        14: nLDS_FSB 
  3: A_FSB<21>          9: iobm/IOS_FSM_FFd5  15: nUDS_FSB 
  4: A_FSB<22>         10: iobm/IOS_FSM_FFd6  16: nWE_FSB 
  5: A_FSB<23>         11: iobm/IOS_FSM_FFd7  17: ram/RS_FSM_FFd2 
  6: E_IOB             12: iobs/Load1        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ram/RS_FSM_FFd1      ................X....................... 1
iobs/IOACTr          ......X................................. 1
iobm/IOS_FSM_FFd6    ..........X............................. 1
iobm/IOS_FSM_FFd5    .........X.............................. 1
nDinOE               .XXXX.......X..X........................ 6
nROMCS               .XXXX..X................................ 5
iobm/IOS_FSM_FFd4    ........X............................... 1
RA<11>               X....................................... 1
iobm/Er              .....X.................................. 1
iobs/IOU1            ...........X..X......................... 2
RA<10>               ..X..................................... 1
iobs/IOL1            ...........X.X.......................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O GCK
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
nUDS_IOB              3       0     0   2     FB3_5   24    I/O     O
(unused)              0       0     0   5     FB3_6   25    I/O     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   27    GCK/I/O GCK/I
(unused)              0       0     0   5     FB3_9   28    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
nDoutOE               2       0     0   3     FB3_11  29    I/O     O
(unused)              0       0     0   5     FB3_12  30    I/O     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  32    I/O     
nAS_IOB               1       0     0   4     FB3_15  33    I/O     O
(unused)              0       0     0   5     FB3_16        (b)     
(unused)              0       0     0   5     FB3_17  34    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: IORW0               4: iobm/IOS_FSM_FFd3   7: iobm/IOS_FSM_FFd6 
  2: IOU0                5: iobm/IOS_FSM_FFd4   8: iobm/IOS_FSM_FFd7 
  3: iobm/IOS_FSM_FFd2   6: iobm/IOS_FSM_FFd5 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nUDS_IOB             XX.XXXXX................................ 7
nDoutOE              X.XXXXXX................................ 7
nAS_IOB              ...XXXXX................................ 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               31/23
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ram/RAMEN            16      11<-   0   0     FB4_1         (b)     (b)
nRAS                  3       2<- /\4   0     FB4_2   87    I/O     O
(unused)              0       0   /\2   3     FB4_3         (b)     (b)
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   89    I/O     I
(unused)              0       0     0   5     FB4_6   90    I/O     I
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   91    I/O     I
(unused)              0       0     0   5     FB4_9   92    I/O     I
(unused)              0       0     0   5     FB4_10        (b)     
RA<3>                 2       0     0   3     FB4_11  93    I/O     O
(unused)              0       0     0   5     FB4_12  94    I/O     I
fsb/RefCnt<7>         1       0     0   4     FB4_13        (b)     (b)
fsb/RefCnt<6>         1       0     0   4     FB4_14  95    I/O     I
fsb/RefCnt<5>         1       0     0   4     FB4_15  96    I/O     (b)
fsb/RefCnt<4>         1       0     0   4     FB4_16        (b)     (b)
fsb/RefDone           2       0   \/2   1     FB4_17  97    I/O     I
(unused)              0       0   \/5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<13>         12: fsb/RefCnt<4>     22: ram/RS_FSM_FFd10 
  2: A_FSB<21>         13: fsb/RefCnt<5>     23: ram/RS_FSM_FFd2 
  3: A_FSB<22>         14: fsb/RefCnt<6>     24: ram/RS_FSM_FFd3 
  4: A_FSB<23>         15: fsb/RefCnt<7>     25: ram/RS_FSM_FFd4 
  5: A_FSB<4>          16: fsb/RefDone       26: ram/RS_FSM_FFd5 
  6: cs/nOverlay       17: nAS_FSB           27: ram/RS_FSM_FFd6 
  7: fsb/ASrf          18: ram/Once          28: ram/RS_FSM_FFd7 
  8: fsb/RefCnt<0>     19: ram/RAMEN         29: ram/RS_FSM_FFd8 
  9: fsb/RefCnt<1>     20: ram/RASEL         30: ram/RS_FSM_FFd9 
 10: fsb/RefCnt<2>     21: ram/RS_FSM_FFd1   31: ram/RefRAS 
 11: fsb/RefCnt<3>    

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ram/RAMEN            .XXX.XX.......XXXX...XXXXXXXXX.......... 18
nRAS                 .XXX.X..........X.X...........X......... 7
RA<3>                X...X..............X.................... 3
fsb/RefCnt<7>        .......XXXXXXX.......................... 7
fsb/RefCnt<6>        .......XXXXXX........................... 6
fsb/RefCnt<5>        .......XXXXX............................ 5
fsb/RefCnt<4>        .......XXXX............................. 4
fsb/RefDone          .......XXXXXXXXX....X.XXX..XX........... 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               29/25
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ram/RefRAS            1       0     0   4     FB5_1         (b)     (b)
RA<5>                 2       0     0   3     FB5_2   35    I/O     O
ram/RS_FSM_FFd5       1       0     0   4     FB5_3         (b)     (b)
ram/RS_FSM_FFd3       1       0     0   4     FB5_4         (b)     (b)
ram/RS_FSM_FFd2       1       0     0   4     FB5_5   36    I/O     I
RA<6>                 2       0     0   3     FB5_6   37    I/O     O
fsb/RefCnt<3>         1       0     0   4     FB5_7         (b)     (b)
fsb/RefCnt<2>         1       0     0   4     FB5_8   39    I/O     I
nCAS                  1       0     0   4     FB5_9   40    I/O     O
fsb/RefCnt<1>         1       0     0   4     FB5_10        (b)     (b)
ALE0S                 1       0     0   4     FB5_11  41    I/O     (b)
nRAMLWE               1       0     0   4     FB5_12  42    I/O     O
iobs/PS_FSM_FFd1      2       0     0   3     FB5_13        (b)     (b)
iobs/IORDReady        2       0     0   3     FB5_14  43    I/O     I
nRAMUWE               1       0     0   4     FB5_15  46    I/O     O
TimeoutA              2       0     0   3     FB5_16        (b)     (b)
IOU0                  3       0     0   2     FB5_17  49    I/O     (b)
IOL0                  3       0     0   2     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<15>         11: fsb/RefCnt<4>     21: nLDS_FSB 
  2: A_FSB<16>         12: iobs/IOACTr       22: nUDS_FSB 
  3: A_FSB<6>          13: iobs/IOL1         23: nWE_FSB 
  4: A_FSB<7>          14: iobs/IORDReady    24: ram/RAMEN 
  5: TimeoutA          15: iobs/IOU1         25: ram/RASEL 
  6: fsb/ASrf          16: iobs/Once         26: ram/RS_FSM_FFd3 
  7: fsb/RefCnt<0>     17: iobs/PS_FSM_FFd1  27: ram/RS_FSM_FFd4 
  8: fsb/RefCnt<1>     18: iobs/PS_FSM_FFd2  28: ram/RS_FSM_FFd6 
  9: fsb/RefCnt<2>     19: nADoutLE1         29: ram/RS_FSM_FFd7 
 10: fsb/RefCnt<3>     20: nAS_FSB          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ram/RefRAS           ..........................X.X........... 2
RA<5>                X.X.....................X............... 3
ram/RS_FSM_FFd5      ...........................X............ 1
ram/RS_FSM_FFd3      ..........................X............. 1
ram/RS_FSM_FFd2      .........................X.............. 1
RA<6>                .X.X....................X............... 3
fsb/RefCnt<3>        ......XXX............................... 3
fsb/RefCnt<2>        ......XX................................ 2
nCAS                 ........................X............... 1
fsb/RefCnt<1>        ......X................................. 1
ALE0S                ................XX...................... 2
nRAMLWE              ...................XX.XX................ 4
iobs/PS_FSM_FFd1     ...........X....XX...................... 3
iobs/IORDReady       .....X.....X.X.X.X.X.................... 6
nRAMUWE              ...................X.XXX................ 4
TimeoutA             ....XXXXXXX........X.................... 8
IOU0                 ..............X.XXX..X.................. 5
IOL0                 ............X...XXX.X................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               31/23
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB6_1         (b)     (b)
RA<8>                 2       2<- /\5   0     FB6_2   74    I/O     O
(unused)              0       0   /\2   3     FB6_3         (b)     (b)
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   76    I/O     I
RA<9>                 2       0     0   3     FB6_6   77    I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
nADoutLE0             1       0     0   4     FB6_9   79    I/O     O
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  80    I/O     I
nAoutOE               0       0     0   5     FB6_12  81    I/O     O
(unused)              0       0     0   5     FB6_13        (b)     
iobm/IOS_FSM_FFd1     1       0     0   4     FB6_14  82    I/O     (b)
nDinLE                1       0   \/1   3     FB6_15  85    I/O     O
iobm/IOREQr           1       1<- \/5   0     FB6_16        (b)     (b)
(unused)              0       0   \/5   0     FB6_17  86    I/O     I
$OpTx$$OpTx$INV$186_INV$582
                     25      20<-   0   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ALE0M             12: A_FSB<19>         22: fsb/ASrf 
  2: ALE0S             13: A_FSB<20>         23: iobm/IOS_FSM_FFd2 
  3: A_FSB<10>         14: A_FSB<21>         24: iobm/IOS_FSM_FFd3 
  4: A_FSB<11>         15: A_FSB<22>         25: iobm/IOS_FSM_FFd4 
  5: A_FSB<12>         16: A_FSB<23>         26: iobs/IORDReady 
  6: A_FSB<13>         17: A_FSB<8>          27: nADoutLE1 
  7: A_FSB<14>         18: A_FSB<9>          28: nAS_FSB 
  8: A_FSB<15>         19: IOREQ             29: nWE_FSB 
  9: A_FSB<16>         20: TimeoutA          30: ram/RAMReady 
 10: A_FSB<17>         21: cs/nOverlay       31: ram/RASEL 
 11: A_FSB<18>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RA<8>                ..........X......X............X......... 3
RA<9>                ...........XX.................X......... 3
nADoutLE0            XX...................................... 2
nAoutOE              ........................................ 0
iobm/IOS_FSM_FFd1    ......................X................. 1
nDinLE               .......................XX............... 2
iobm/IOREQr          ..................X..................... 1
$OpTx$$OpTx$INV$186_INV$582 
                     ..XXXXXXXXXXXXXXXX.XXX...XXXXX.......... 24
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB7_1         (b)     (b)
nADoutLE1            11       7<- /\1   0     FB7_2   50    I/O     O
(unused)              0       0   /\5   0     FB7_3         (b)     (b)
iobs/PS_FSM_FFd2      7       4<- /\2   0     FB7_4         (b)     (b)
(unused)              0       0   /\4   1     FB7_5   52    I/O     (b)
(unused)              0       0     0   5     FB7_6   53    I/O     I
(unused)              0       0   \/2   3     FB7_7         (b)     (b)
nROMWE                4       2<- \/3   0     FB7_8   54    I/O     O
IOREQ                 8       3<-   0   0     FB7_9   55    I/O     I
(unused)              0       0   \/5   0     FB7_10        (b)     (b)
iobs/Load1           10       5<-   0   0     FB7_11  56    I/O     (b)
RA<1>                 2       0   \/3   0     FB7_12  58    I/O     O
(unused)              0       0   \/5   0     FB7_13        (b)     (b)
IORW0                10       8<- \/3   0     FB7_14  59    I/O     I
(unused)              0       0   \/5   0     FB7_15  60    I/O     (b)
iobs/Once            11       8<- \/2   0     FB7_16        (b)     (b)
RA<2>                 2       2<- \/5   0     FB7_17  61    I/O     O
iobs/IORW1           16      11<-   0   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<11>         10: A_FSB<23>         19: iobs/PS_FSM_FFd1 
  2: A_FSB<12>         11: A_FSB<2>          20: iobs/PS_FSM_FFd2 
  3: A_FSB<16>         12: A_FSB<3>          21: nADoutLE1 
  4: A_FSB<17>         13: IORW0             22: nAS_FSB 
  5: A_FSB<18>         14: cs/nOverlay       23: nLDS_FSB 
  6: A_FSB<19>         15: fsb/ASrf          24: nUDS_FSB 
  7: A_FSB<20>         16: iobs/IOACTr       25: nWE_FSB 
  8: A_FSB<21>         17: iobs/IORW1        26: ram/RASEL 
  9: A_FSB<22>         18: iobs/Once        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nADoutLE1            ..XXXXXXXX...X...XXXXX..X............... 15
iobs/PS_FSM_FFd2     ..XXXXXXXX...X.X.XXXXX..X............... 16
nROMWE               ......XXXX...X.......XXXX............... 9
IOREQ                ..XXXXXXXX...X.X.XXXXX..X............... 16
iobs/Load1           ..XXXXXXXX...X...XXXXX..X............... 15
RA<1>                X.........X..............X.............. 3
IORW0                ..XXXXXXXX..XX..XXXXXX..X............... 17
iobs/Once            ..XXXXXXXX...XX..XXXXX..X............... 16
RA<2>                .X.........X.............X.............. 3
iobs/IORW1           ..XXXXXXXX...X..XXXXXX..X............... 16
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               31/23
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iobm/IOS_FSM_FFd7     1       0   /\2   2     FB8_1         (b)     (b)
nLDS_IOB              3       0     0   2     FB8_2   63    I/O     O
iobm/Er2              1       0     0   4     FB8_3         (b)     (b)
iobm/ETACK            1       0     0   4     FB8_4         (b)     (b)
iobm/IOS_FSM_FFd8     2       0     0   3     FB8_5   64    I/O     (b)
RA<0>                 2       0     0   3     FB8_6   65    I/O     O
ALE0M                 2       0     0   3     FB8_7         (b)     (b)
iobm/IOS_FSM_FFd3     3       0     0   2     FB8_8   66    I/O     I
RA<4>                 2       0     0   3     FB8_9   67    I/O     O
iobm/IOS_FSM_FFd2     3       0     0   2     FB8_10        (b)     (b)
iobm/ES<3>            3       0     0   2     FB8_11  68    I/O     I
RA<7>                 2       0     0   3     FB8_12  70    I/O     O
iobm/ES<1>            3       0     0   2     FB8_13        (b)     (b)
iobm/ES<0>            3       0     0   2     FB8_14  71    I/O     I
nVMA_IOB              2       0     0   3     FB8_15  72    I/O     O
iobm/ES<4>            4       0     0   1     FB8_16        (b)     (b)
iobm/ES<2>            5       0     0   0     FB8_17  73    I/O     I
IOACT                 7       2<-   0   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<10>         12: iobm/ES<1>         22: iobm/IOS_FSM_FFd4 
  2: A_FSB<14>         13: iobm/ES<2>         23: iobm/IOS_FSM_FFd5 
  3: A_FSB<17>         14: iobm/ES<3>         24: iobm/IOS_FSM_FFd6 
  4: A_FSB<1>          15: iobm/ES<4>         25: iobm/IOS_FSM_FFd7 
  5: A_FSB<5>          16: iobm/ETACK         26: iobm/IOS_FSM_FFd8 
  6: A_FSB<8>          17: iobm/Er            27: nBERR_IOB 
  7: CLK_IOB           18: iobm/Er2           28: nDTACK_IOB 
  8: IOACT             19: iobm/IOREQr        29: nVMA_IOB 
  9: IOL0              20: iobm/IOS_FSM_FFd1  30: nVPA_IOB 
 10: IORW0             21: iobm/IOS_FSM_FFd3  31: ram/RASEL 
 11: iobm/ES<0>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobm/IOS_FSM_FFd7    ......X...........X......X.............. 3
nLDS_IOB             ........XX..........XXXXX............... 7
iobm/Er2             ................X....................... 1
iobm/ETACK           ..........XXXXX.............X........... 6
iobm/IOS_FSM_FFd8    ......X...........XX.....X.............. 4
RA<0>                X..X..........................X......... 3
ALE0M                ..................X.XXXXXX.............. 7
iobm/IOS_FSM_FFd3    ......X........X....XX....XX............ 6
RA<4>                .X..X.........................X......... 3
iobm/IOS_FSM_FFd2    ......X........X....X.....XX............ 5
iobm/ES<3>           ..........XXXX..XX...................... 6
RA<7>                ..X..X........................X......... 3
iobm/ES<1>           ..........XX....XX...................... 4
iobm/ES<0>           ..........XXXXX.XX...................... 7
nVMA_IOB             .......X..XXXXX.............XX.......... 8
iobm/ES<4>           ..........XXXXX.XX...................... 7
iobm/ES<2>           ..........XXXXX.XX...................... 7
IOACT                ......X........X..X.XXXXXXXX............ 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$INV$186_INV$582 <= ((RA_8_OBUF.EXP)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	cs/nOverlay AND TimeoutA)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19) AND 
	TimeoutA AND ram/RAMReady)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(18) AND 
	TimeoutA AND ram/RAMReady)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17) AND 
	TimeoutA AND ram/RAMReady)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16) AND 
	TimeoutA AND ram/RAMReady)
	OR (iobm/IOREQr.EXP)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(20) AND 
	TimeoutA)
	OR (NOT nAS_FSB AND A_FSB(23) AND TimeoutA AND iobs/IORDReady AND 
	nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(23) AND TimeoutA AND NOT nWE_FSB AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT cs/nOverlay AND 
	TimeoutA)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(20) AND TimeoutA AND 
	ram/RAMReady)
	OR (nAS_FSB AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	TimeoutA)
	OR (NOT nAS_FSB AND TimeoutA AND NOT nWE_FSB AND ram/RAMReady AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND TimeoutA AND 
	iobs/IORDReady AND nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND TimeoutA AND 
	NOT nWE_FSB AND nADoutLE1));

FDCPE_ALE0M: FDCPE port map (ALE0M,ALE0M_D,CLK2X_IOB,'0','0');
ALE0M_D <= ((NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOREQr)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd8));

FDCPE_ALE0S: FDCPE port map (ALE0S,ALE0S_D,CLK_FSB,'0','0');
ALE0S_D <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);



























FDCPE_IOACT: FDCPE port map (IOACT,IOACT_D,CLK2X_IOB,'0','0');
IOACT_D <= ((iobm/IOS_FSM_FFd4)
	OR (iobm/IOS_FSM_FFd5)
	OR (iobm/IOS_FSM_FFd6)
	OR (iobm/IOS_FSM_FFd7)
	OR (iobm/IOREQr AND iobm/IOS_FSM_FFd8)
	OR (nDTACK_IOB AND nBERR_IOB AND iobm/IOS_FSM_FFd3 AND 
	NOT iobm/ETACK)
	OR (iobm/IOS_FSM_FFd3 AND NOT CLK_IOB));

FDCPE_IOL0: FDCPE port map (IOL0,IOL0_D,CLK_FSB,'0','0',IOL0_CE);
IOL0_D <= ((NOT nLDS_FSB AND nADoutLE1)
	OR (iobs/IOL1 AND NOT nADoutLE1));
IOL0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);

FDCPE_IOREQ: FDCPE port map (IOREQ,IOREQ_D,CLK_FSB,'0','0');
IOREQ_D <= ((NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr)
	OR (NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1));

FTCPE_IORW0: FTCPE port map (IORW0,IORW0_T,CLK_FSB,'0','0');
IORW0_T <= ((RA_1_OBUF.EXP)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (IORW0 AND NOT iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT IORW0 AND iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1));

FDCPE_IOU0: FDCPE port map (IOU0,IOU0_D,CLK_FSB,'0','0',IOU0_CE);
IOU0_D <= ((NOT nUDS_FSB AND nADoutLE1)
	OR (iobs/IOU1 AND NOT nADoutLE1));
IOU0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);


RA(0) <= ((A_FSB(10) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(1)));


RA(1) <= ((A_FSB(11) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(2)));


RA(2) <= ((A_FSB(12) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(3)));


RA(3) <= ((ram/RASEL AND A_FSB(4))
	OR (NOT ram/RASEL AND A_FSB(13)));


RA(4) <= ((A_FSB(14) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(5)));


RA(5) <= ((ram/RASEL AND A_FSB(6))
	OR (NOT ram/RASEL AND A_FSB(15)));


RA(6) <= ((A_FSB(16) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(7)));


RA(7) <= ((A_FSB(17) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(8)));


RA(8) <= ((A_FSB(18) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(9)));


RA(9) <= ((A_FSB(20) AND ram/RASEL)
	OR (A_FSB(19) AND NOT ram/RASEL));


RA(10) <= A_FSB(21);


RA(11) <= A_FSB(19);

FTCPE_TimeoutA: FTCPE port map (TimeoutA,TimeoutA_T,CLK_FSB,'0','0');
TimeoutA_T <= ((nAS_FSB AND TimeoutA AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND NOT TimeoutA AND NOT fsb/RefCnt(0) AND 
	NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4)));

FDCPE_TimeoutB: FDCPE port map (TimeoutB,TimeoutB_D,CLK_FSB,'0','0',TimeoutB_CE);
TimeoutB_D <= (nAS_FSB AND NOT fsb/ASrf);
TimeoutB_CE <= (nAS_FSB AND NOT fsb/ASrf);

FDCPE_cs/nOverlay: FDCPE port map (cs/nOverlay,'1',CLK_FSB,NOT nRES,'0',cs/nOverlay_CE);
cs/nOverlay_CE <= (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT A_FSB(20));

FDCPE_fsb/ASrf: FDCPE port map (fsb/ASrf,NOT nAS_FSB,NOT CLK_FSB,'0','0');

FTCPE_fsb/RefCnt0: FTCPE port map (fsb/RefCnt(0),'1',CLK_FSB,'0','0');

FTCPE_fsb/RefCnt1: FTCPE port map (fsb/RefCnt(1),fsb/RefCnt(0),CLK_FSB,'0','0');

FTCPE_fsb/RefCnt2: FTCPE port map (fsb/RefCnt(2),fsb/RefCnt_T(2),CLK_FSB,'0','0');
fsb/RefCnt_T(2) <= (fsb/RefCnt(0) AND fsb/RefCnt(1));

FTCPE_fsb/RefCnt3: FTCPE port map (fsb/RefCnt(3),fsb/RefCnt_T(3),CLK_FSB,'0','0');
fsb/RefCnt_T(3) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2));

FTCPE_fsb/RefCnt4: FTCPE port map (fsb/RefCnt(4),fsb/RefCnt_T(4),CLK_FSB,'0','0');
fsb/RefCnt_T(4) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3));

FTCPE_fsb/RefCnt5: FTCPE port map (fsb/RefCnt(5),fsb/RefCnt_T(5),CLK_FSB,'0','0');
fsb/RefCnt_T(5) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4));

FTCPE_fsb/RefCnt6: FTCPE port map (fsb/RefCnt(6),fsb/RefCnt_T(6),CLK_FSB,'0','0');
fsb/RefCnt_T(6) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5));

FTCPE_fsb/RefCnt7: FTCPE port map (fsb/RefCnt(7),fsb/RefCnt_T(7),CLK_FSB,'0','0');
fsb/RefCnt_T(7) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5) AND fsb/RefCnt(6));

FDCPE_fsb/RefDone: FDCPE port map (fsb/RefDone,fsb/RefDone_D,CLK_FSB,'0','0');
fsb/RefDone_D <= ((NOT fsb/RefDone AND NOT ram/RS_FSM_FFd7 AND NOT ram/RS_FSM_FFd4 AND 
	NOT ram/RS_FSM_FFd8 AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7)));

FTCPE_iobm/ES0: FTCPE port map (iobm/ES(0),iobm/ES_T(0),CLK2X_IOB,'0','0');
iobm/ES_T(0) <= ((iobm/ES(0) AND NOT iobm/Er AND iobm/Er2)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND iobm/Er)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND NOT iobm/Er2));

FDCPE_iobm/ES1: FDCPE port map (iobm/ES(1),iobm/ES_D(1),CLK2X_IOB,'0','0');
iobm/ES_D(1) <= ((iobm/ES(0) AND iobm/ES(1))
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1))
	OR (NOT iobm/Er AND iobm/Er2));

FDCPE_iobm/ES2: FDCPE port map (iobm/ES(2),iobm/ES_D(2),CLK2X_IOB,'0','0');
iobm/ES_D(2) <= ((NOT iobm/ES(0) AND NOT iobm/ES(2))
	OR (NOT iobm/ES(1) AND NOT iobm/ES(2))
	OR (NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2))
	OR (NOT iobm/ES(2) AND NOT iobm/ES(3) AND iobm/ES(4)));

FTCPE_iobm/ES3: FTCPE port map (iobm/ES(3),iobm/ES_T(3),CLK2X_IOB,'0','0');
iobm/ES_T(3) <= ((iobm/ES(3) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND NOT iobm/Er2));

FTCPE_iobm/ES4: FTCPE port map (iobm/ES(4),iobm/ES_T(4),CLK2X_IOB,'0','0');
iobm/ES_T(4) <= ((iobm/ES(4) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND NOT iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4)));

FDCPE_iobm/ETACK: FDCPE port map (iobm/ETACK,iobm/ETACK_D,CLK2X_IOB,'0','0');
iobm/ETACK_D <= (NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4));

FDCPE_iobm/Er: FDCPE port map (iobm/Er,E_IOB,NOT CLK_IOB,'0','0');

FDCPE_iobm/Er2: FDCPE port map (iobm/Er2,iobm/Er,CLK2X_IOB,'0','0');

FDCPE_iobm/IOREQr: FDCPE port map (iobm/IOREQr,IOREQ,NOT CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd1: FDCPE port map (iobm/IOS_FSM_FFd1,iobm/IOS_FSM_FFd2,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd2: FDCPE port map (iobm/IOS_FSM_FFd2,iobm/IOS_FSM_FFd2_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd2_D <= ((NOT nDTACK_IOB AND iobm/IOS_FSM_FFd3 AND CLK_IOB)
	OR (NOT nBERR_IOB AND iobm/IOS_FSM_FFd3 AND CLK_IOB)
	OR (iobm/IOS_FSM_FFd3 AND CLK_IOB AND iobm/ETACK));

FDCPE_iobm/IOS_FSM_FFd3: FDCPE port map (iobm/IOS_FSM_FFd3,iobm/IOS_FSM_FFd3_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd3_D <= ((iobm/IOS_FSM_FFd4)
	OR (iobm/IOS_FSM_FFd3 AND NOT CLK_IOB)
	OR (nDTACK_IOB AND nBERR_IOB AND iobm/IOS_FSM_FFd3 AND 
	NOT iobm/ETACK));

FDCPE_iobm/IOS_FSM_FFd4: FDCPE port map (iobm/IOS_FSM_FFd4,iobm/IOS_FSM_FFd5,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd5: FDCPE port map (iobm/IOS_FSM_FFd5,iobm/IOS_FSM_FFd6,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd6: FDCPE port map (iobm/IOS_FSM_FFd6,iobm/IOS_FSM_FFd7,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd7: FDCPE port map (iobm/IOS_FSM_FFd7,iobm/IOS_FSM_FFd7_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd7_D <= (NOT CLK_IOB AND iobm/IOREQr AND iobm/IOS_FSM_FFd8);

FDCPE_iobm/IOS_FSM_FFd8: FDCPE port map (iobm/IOS_FSM_FFd8,iobm/IOS_FSM_FFd8_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd8_D <= ((NOT iobm/IOS_FSM_FFd8 AND NOT iobm/IOS_FSM_FFd1)
	OR (NOT CLK_IOB AND iobm/IOREQr AND NOT iobm/IOS_FSM_FFd1));

FDCPE_iobs/IOACTr: FDCPE port map (iobs/IOACTr,IOACT,CLK_FSB,'0','0');

FDCPE_iobs/IOL1: FDCPE port map (iobs/IOL1,NOT nLDS_FSB,CLK_FSB,'0','0',iobs/Load1);

FTCPE_iobs/IORDReady: FTCPE port map (iobs/IORDReady,iobs/IORDReady_T,CLK_FSB,'0','0');
iobs/IORDReady_T <= ((nAS_FSB AND iobs/IORDReady AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND iobs/Once AND NOT iobs/IORDReady AND 
	NOT iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr));

FTCPE_iobs/IORW1: FTCPE port map (iobs/IORW1,iobs/IORW1_T,CLK_FSB,'0','0');
iobs/IORW1_T <= ((nADoutLE1_OBUF.EXP)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1));

FDCPE_iobs/IOU1: FDCPE port map (iobs/IOU1,NOT nUDS_FSB,CLK_FSB,'0','0',iobs/Load1);

FDCPE_iobs/Load1: FDCPE port map (iobs/Load1,iobs/Load1_D,CLK_FSB,'0','0');
iobs/Load1_D <= ((NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1));

FTCPE_iobs/Once: FTCPE port map (iobs/Once,iobs/Once_T,CLK_FSB,'0','0');
iobs/Once_T <= ((IORW0.EXP)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND nADoutLE1)
	OR (nAS_FSB AND iobs/Once AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1));

FDCPE_iobs/PS_FSM_FFd1: FDCPE port map (iobs/PS_FSM_FFd1,iobs/PS_FSM_FFd1_D,CLK_FSB,'0','0');
iobs/PS_FSM_FFd1_D <= ((iobs/PS_FSM_FFd2)
	OR (iobs/PS_FSM_FFd1 AND iobs/IOACTr));

FTCPE_iobs/PS_FSM_FFd2: FTCPE port map (iobs/PS_FSM_FFd2,iobs/PS_FSM_FFd2_T,CLK_FSB,'0','0');
iobs/PS_FSM_FFd2_T <= ((iobs/PS_FSM_FFd1 AND iobs/IOACTr)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT A_FSB(22) AND A_FSB(20) AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1));


nADoutLE0 <= (NOT ALE0M AND NOT ALE0S);

FTCPE_nADoutLE1: FTCPE port map (nADoutLE1,nADoutLE1_T,CLK_FSB,'0','0');
nADoutLE1_T <= ((iobs/PS_FSM_FFd2.EXP)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1));

FDCPE_nAS_IOB: FDCPE port map (nAS_IOB,nAS_IOB_D,NOT CLK2X_IOB,'0','0');
nAS_IOB_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7);


nAoutOE <= '0';


nBERR_FSB <= NOT (((NOT nAS_FSB AND NOT A_FSB(21) AND NOT A_FSB(20) AND nVPA_IOB AND 
	nDTACK_IOB AND nDTACK_FSB AND nVPA_FSB AND TimeoutB)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	nVPA_IOB AND nDTACK_IOB AND nDTACK_FSB AND nVPA_FSB AND NOT nBERR_IOB)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	nVPA_IOB AND nDTACK_IOB AND nDTACK_FSB AND nVPA_FSB AND NOT nBERR_IOB)
	OR (NOT nAS_FSB AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND nVPA_IOB AND nDTACK_IOB AND 
	nDTACK_FSB AND nVPA_FSB AND NOT cs/nOverlay AND NOT nWE_FSB AND NOT nBERR_IOB)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND nVPA_IOB AND 
	nDTACK_IOB AND nDTACK_FSB AND nVPA_FSB AND cs/nOverlay AND NOT nWE_FSB AND 
	NOT nBERR_IOB)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND nVPA_IOB AND 
	nDTACK_IOB AND nDTACK_FSB AND nVPA_FSB AND NOT nBERR_IOB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND nVPA_IOB AND 
	nDTACK_IOB AND nDTACK_FSB AND nVPA_FSB AND TimeoutB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(21) AND nVPA_IOB AND 
	nDTACK_IOB AND nDTACK_FSB AND nVPA_FSB AND TimeoutB)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND NOT A_FSB(20) AND nVPA_IOB AND 
	nDTACK_IOB AND nDTACK_FSB AND nVPA_FSB AND TimeoutB)));

FDCPE_nCAS: FDCPE port map (nCAS,NOT ram/RASEL,NOT CLK_FSB,'0','0');

FDCPE_nDTACK_FSB: FDCPE port map (nDTACK_FSB,nDTACK_FSB_D,CLK_FSB,'0','0');
nDTACK_FSB_D <= ((nDTACK_FSB AND NOT $OpTx$$OpTx$INV$186_INV$582)
	OR (nAS_FSB AND NOT fsb/ASrf AND $OpTx$$OpTx$INV$186_INV$582)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	$OpTx$$OpTx$INV$186_INV$582));

FDCPE_nDinLE: FDCPE port map (nDinLE,nDinLE_D,NOT CLK2X_IOB,'0','0');
nDinLE_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4);


nDinOE <= ((NOT nAS_FSB AND A_FSB(23) AND A_FSB(20) AND nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	nWE_FSB)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND 
	nWE_FSB));

FDCPE_nDoutOE: FDCPE port map (nDoutOE,nDoutOE_D,CLK2X_IOB,'0','0');
nDoutOE_D <= ((NOT IORW0)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd2));

FDCPE_nLDS_IOB: FDCPE port map (nLDS_IOB,nLDS_IOB_D,NOT CLK2X_IOB,'0','0');
nLDS_IOB_D <= ((NOT IOL0)
	OR (IORW0 AND NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7));


nOE <= NOT (((NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay AND nWE_FSB AND NOT nUDS_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay AND 
	NOT nLDS_FSB AND nWE_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay AND 
	nWE_FSB AND NOT nUDS_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT nLDS_FSB AND nWE_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	nWE_FSB AND NOT nUDS_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay AND NOT nLDS_FSB AND nWE_FSB)));


nRAMLWE <= NOT ((NOT nAS_FSB AND NOT nLDS_FSB AND NOT nWE_FSB AND ram/RAMEN));


nRAMUWE <= NOT ((NOT nAS_FSB AND NOT nWE_FSB AND NOT nUDS_FSB AND ram/RAMEN));


nRAS <= NOT (((ram/RefRAS)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay AND 
	ram/RAMEN)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT cs/nOverlay AND ram/RAMEN)));


nROMCS <= NOT (((NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20))
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT cs/nOverlay)));


nROMWE <= NOT (((NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT A_FSB(20) AND NOT nWE_FSB AND NOT nUDS_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT cs/nOverlay AND NOT nWE_FSB AND NOT nUDS_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND 
	NOT A_FSB(20) AND NOT nLDS_FSB AND NOT nWE_FSB)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT cs/nOverlay AND NOT nLDS_FSB AND NOT nWE_FSB)));

FDCPE_nUDS_IOB: FDCPE port map (nUDS_IOB,nUDS_IOB_D,NOT CLK2X_IOB,'0','0');
nUDS_IOB_D <= ((NOT IOU0)
	OR (IORW0 AND NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7));

FTCPE_nVMA_IOB: FTCPE port map (nVMA_IOB,nVMA_IOB_T,CLK2X_IOB,'0','0');
nVMA_IOB_T <= ((NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4))
	OR (NOT nVPA_IOB AND nVMA_IOB AND iobm/ES(0) AND iobm/ES(1) AND 
	iobm/ES(2) AND NOT iobm/ES(3) AND NOT iobm/ES(4) AND IOACT));

FDCPE_nVPA_FSB: FDCPE port map (nVPA_FSB,nVPA_FSB_D,CLK_FSB,'0','0');
nVPA_FSB_D <= ((NOT nVPA_FSB AND NOT $OpTx$$OpTx$INV$186_INV$582)
	OR (NOT nAS_FSB AND A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	A_FSB(20) AND $OpTx$$OpTx$INV$186_INV$582)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	fsb/ASrf AND $OpTx$$OpTx$INV$186_INV$582));

FTCPE_ram/Once: FTCPE port map (ram/Once,ram/Once_T,CLK_FSB,'0','0');
ram/Once_T <= ((NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (nAS_FSB AND ram/Once AND NOT fsb/ASrf)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10));

FDCPE_ram/RAMEN: FDCPE port map (ram/RAMEN,ram/RAMEN_D,CLK_FSB,'0','0');
ram/RAMEN_D <= ((ram/RS_FSM_FFd9)
	OR (ram/RS_FSM_FFd6)
	OR (nAS_FSB AND NOT A_FSB(22) AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay AND 
	ram/RS_FSM_FFd10 AND NOT fsb/RefCnt(7))
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10 AND NOT fsb/RefCnt(7))
	OR (fsb/RefDone.EXP)
	OR (ram/RS_FSM_FFd5 AND NOT fsb/RefCnt(7))
	OR (nAS_FSB AND A_FSB(23) AND ram/RS_FSM_FFd10)
	OR (nAS_FSB AND ram/RS_FSM_FFd10 AND fsb/ASrf)
	OR (nAS_FSB AND ram/RS_FSM_FFd5 AND fsb/ASrf)
	OR (nAS_FSB AND A_FSB(22) AND cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (fsb/RefDone AND ram/RS_FSM_FFd10)
	OR (fsb/RefDone AND ram/RS_FSM_FFd5)
	OR (nAS_FSB AND NOT A_FSB(21) AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10));

FDCPE_ram/RAMReady: FDCPE port map (ram/RAMReady,ram/RAMReady_D,CLK_FSB,'0','0');
ram/RAMReady_D <= ((NOT nAS_FSB AND A_FSB(22) AND NOT A_FSB(21) AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT ram/Once AND 
	cs/nOverlay AND NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT fsb/RefDone AND 
	cs/nOverlay AND NOT fsb/ASrf AND fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT fsb/RefDone AND 
	NOT cs/nOverlay AND NOT fsb/ASrf AND fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT ram/Once AND NOT cs/nOverlay AND NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT ram/RS_FSM_FFd10 AND NOT ram/RS_FSM_FFd5 AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND fsb/RefCnt(7) AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT fsb/RefDone AND NOT ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT fsb/RefDone AND cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1));

FDCPE_ram/RASEL: FDCPE port map (ram/RASEL,ram/RASEL_D,CLK_FSB,'0','0');
ram/RASEL_D <= ((ram/RS_FSM_FFd7)
	OR (ram/RS_FSM_FFd8)
	OR (ram/RS_FSM_FFd9)
	OR (nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT fsb/RefDone AND 
	cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT fsb/RefDone AND NOT cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7)));

FDCPE_ram/RS_FSM_FFd1: FDCPE port map (ram/RS_FSM_FFd1,ram/RS_FSM_FFd2,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd10: FDCPE port map (ram/RS_FSM_FFd10,ram/RS_FSM_FFd10_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd10_D <= ((NOT nAS_FSB AND A_FSB(22) AND NOT fsb/RefDone AND cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT ram/Once AND 
	cs/nOverlay AND NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT fsb/RefDone AND 
	cs/nOverlay AND NOT fsb/ASrf AND fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT ram/Once AND NOT cs/nOverlay AND NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT fsb/RefDone AND 
	NOT cs/nOverlay AND NOT fsb/ASrf AND fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT ram/RS_FSM_FFd10 AND NOT ram/RS_FSM_FFd5 AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND fsb/RefCnt(7) AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND A_FSB(23) AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT fsb/RefDone AND NOT ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT A_FSB(21) AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1));

FDCPE_ram/RS_FSM_FFd2: FDCPE port map (ram/RS_FSM_FFd2,ram/RS_FSM_FFd3,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd3: FDCPE port map (ram/RS_FSM_FFd3,ram/RS_FSM_FFd4,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd4: FDCPE port map (ram/RS_FSM_FFd4,ram/RS_FSM_FFd7,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd5: FDCPE port map (ram/RS_FSM_FFd5,ram/RS_FSM_FFd6,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd6: FDCPE port map (ram/RS_FSM_FFd6,ram/RS_FSM_FFd9,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd7: FDCPE port map (ram/RS_FSM_FFd7,ram/RS_FSM_FFd7_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd7_D <= ((ram/RS_FSM_FFd8)
	OR (nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT fsb/RefDone AND 
	cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT fsb/RefDone AND NOT cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7)));

FDCPE_ram/RS_FSM_FFd8: FDCPE port map (ram/RS_FSM_FFd8,ram/RS_FSM_FFd8_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd8_D <= ((NOT nAS_FSB AND A_FSB(23) AND NOT fsb/RefDone AND 
	ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	fsb/RefCnt(7))
	OR (NOT nAS_FSB AND A_FSB(22) AND NOT fsb/RefDone AND cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT A_FSB(22) AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT A_FSB(21) AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND ram/Once AND 
	ram/RS_FSM_FFd10 AND fsb/RefCnt(7)));

FDCPE_ram/RS_FSM_FFd9: FDCPE port map (ram/RS_FSM_FFd9,ram/RS_FSM_FFd9_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd9_D <= ((NOT nAS_FSB AND NOT A_FSB(23) AND NOT A_FSB(22) AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10));

FDCPE_ram/RefRAS: FDCPE port map (ram/RefRAS,ram/RefRAS_D,CLK_FSB,'0','0');
ram/RefRAS_D <= (NOT ram/RS_FSM_FFd7 AND NOT ram/RS_FSM_FFd4);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 nAS_FSB                          51 VCC                           
  2 A_FSB<13>                        52 KPR                           
  3 A_FSB<20>                        53 A_FSB<12>                     
  4 KPR                              54 nROMWE                        
  5 VCC                              55 A_FSB<10>                     
  6 nDinOE                           56 KPR                           
  7 nROMCS                           57 VCC                           
  8 RA<11>                           58 RA<1>                         
  9 A_FSB<22>                        59 A_FSB<6>                      
 10 RA<10>                           60 KPR                           
 11 A_FSB<4>                         61 RA<2>                         
 12 nBERR_FSB                        62 GND                           
 13 A_FSB<2>                         63 nLDS_IOB                      
 14 A_FSB<18>                        64 KPR                           
 15 nOE                              65 RA<0>                         
 16 A_FSB<5>                         66 A_FSB<23>                     
 17 nDTACK_FSB                       67 RA<4>                         
 18 A_FSB<9>                         68 A_FSB<17>                     
 19 nLDS_FSB                         69 GND                           
 20 nVPA_FSB                         70 RA<7>                         
 21 GND                              71 nWE_FSB                       
 22 CLK2X_IOB                        72 nVMA_IOB                      
 23 CLK_FSB                          73 nVPA_IOB                      
 24 nUDS_IOB                         74 RA<8>                         
 25 KPR                              75 GND                           
 26 VCC                              76 E_IOB                         
 27 CLK_IOB                          77 RA<9>                         
 28 KPR                              78 A_FSB<7>                      
 29 nDoutOE                          79 nADoutLE0                     
 30 KPR                              80 nUDS_FSB                      
 31 GND                              81 nAoutOE                       
 32 KPR                              82 KPR                           
 33 nAS_IOB                          83 TDO                           
 34 KPR                              84 GND                           
 35 RA<5>                            85 nDinLE                        
 36 A_FSB<1>                         86 A_FSB<3>                      
 37 RA<6>                            87 nRAS                          
 38 VCC                              88 VCC                           
 39 A_FSB<15>                        89 A_FSB<14>                     
 40 nCAS                             90 A_FSB<16>                     
 41 KPR                              91 nBERR_IOB                     
 42 nRAMLWE                          92 A_FSB<11>                     
 43 nDTACK_IOB                       93 RA<3>                         
 44 GND                              94 A_FSB<19>                     
 45 TDI                              95 A_FSB<8>                      
 46 nRAMUWE                          96 KPR                           
 47 TMS                              97 A_FSB<21>                     
 48 TCK                              98 VCC                           
 49 KPR                              99 nRES                          
 50 nADoutLE1                       100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
