Fitter report for tecnica2
Mon Apr 11 09:44:39 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------------+
; Fitter Summary                                                                             ;
+---------------------------------+----------------------------------------------------------+
; Fitter Status                   ; Successful - Mon Apr 11 09:44:39 2022                    ;
; Quartus Prime Version           ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                   ; tecnica2                                                 ;
; Top-level Entity Name           ; tecnica2                                                 ;
; Family                          ; Cyclone V                                                ;
; Device                          ; 5CSEMA5F31C6                                             ;
; Timing Models                   ; Final                                                    ;
; Logic utilization (in ALMs)     ; 2,978 / 32,070 ( 9 % )                                   ;
; Total registers                 ; 4665                                                     ;
; Total pins                      ; 235 / 457 ( 51 % )                                       ;
; Total virtual pins              ; 0                                                        ;
; Total block memory bits         ; 67,440 / 4,065,280 ( 2 % )                               ;
; Total RAM Blocks                ; 18 / 397 ( 5 % )                                         ;
; Total DSP Blocks                ; 3 / 87 ( 3 % )                                           ;
; Total HSSI RX PCSs              ; 0                                                        ;
; Total HSSI PMA RX Deserializers ; 0                                                        ;
; Total HSSI TX PCSs              ; 0                                                        ;
; Total HSSI PMA TX Serializers   ; 0                                                        ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                           ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                            ;
+---------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.5%      ;
;     Processor 3            ;   6.1%      ;
;     Processor 4            ;   5.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                             ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~2                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~2_RESYN1324_BDD1325                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|Add0~25                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|Equal1~4                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_mul_lsw_NEW899_RTM0901                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_mul_lsw_OTERM900                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_shift_rot_NEW902_RTM0904                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_shift_rot_OTERM903                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_fill_starting~0                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM581                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1883                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1885                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1887                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1889                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1891                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]_OTERM511                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]_OTERM723                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]_OTERM725                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]_OTERM727                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]_OTERM509                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]_OTERM729                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]_OTERM731                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]_OTERM507                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]_OTERM743                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]_OTERM745                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]_OTERM505                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]_OTERM739                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]_OTERM741                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_want_fill                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_want_fill_OTERM1                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_want_xfer~0                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_active_nxt~0                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_active_nxt~0_RESYN1716_BDD1717                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_active_nxt~0_RESYN1718_BDD1719                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]_OTERM477                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]_OTERM479                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]_OTERM481                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]_OTERM889                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]_OTERM891                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]_OTERM893                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]_OTERM895                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[0]~0                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[1]~1                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset_nxt[2]~2                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_data_starting                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]_OTERM489                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]_OTERM757                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]_OTERM759                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]_OTERM487                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]_OTERM733                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]_OTERM735                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]_OTERM737                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]_OTERM485                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]_OTERM747                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]_OTERM749                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[3]_OTERM483                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wr_data_cnt[3]_OTERM821                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_rd_addr_starting                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_rd_addr_starting_RESYN2680_BDD2681                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_exc_any_NEW896_RTM0898                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_exc_any_OTERM897                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM3                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM5                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM7                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM9_OTERM189                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM9_OTERM191                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM9_OTERM193                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM9_OTERM195                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM9_OTERM197                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM9_OTERM199                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM11                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_OTERM13                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_nxt~0                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_nxt~3                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_nxt~3_RESYN1714_BDD1715                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[0]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[1]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[2]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[3]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[4]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[5]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[6]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[7]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[8]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[9]                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[10]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[11]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[12]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[13]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[14]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_cell_p3[15]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[0]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[1]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[2]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[4]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[5]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[6]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[7]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[8]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[9]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[10]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[11]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[12]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[13]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[14]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mul_s1[15]                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~0                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~3                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~4                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~5                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~6                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~7                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~9                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~11                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~13                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~14                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~15                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~16                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~17                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~18                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~19                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~21                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~22                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~23                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~24                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_pipe_flush_waddr_nxt~25                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_slow_inst_sel                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_slow_inst_sel_NEW905_RTM0907                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_slow_inst_sel_OTERM906                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_slow_inst_sel_nxt~0                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_valid_from_M                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add0~29                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add0~29_RTM0220                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add0~29_RTM0220                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~5                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~9                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~13                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~17                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~21                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~25                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~29                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~33                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~37                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~41                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~45                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~49                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~53                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~57                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~61                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~65                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~69                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~73                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~77                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~81                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~85                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~89                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~93                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~93_OTERM219                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~93_RTM0221                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~93_RTM0221                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~94                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~97                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add3~101                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add6~0                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~1                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~1_OTERM111                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~5                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~5_OTERM109                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~9                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~9_OTERM107                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~13                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~13_OTERM105                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~17                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~17_OTERM103                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~21                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~21_OTERM101                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~25                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~25_OTERM99                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~29                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~29_OTERM97                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~33                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~33_OTERM95                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~37                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~37_OTERM93                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~41                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~41_OTERM91                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~45                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~45_OTERM89                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~49                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~49_OTERM87                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~53                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~53_OTERM85                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~57                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~57_OTERM83                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~61                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add12~61_OTERM81                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add19~0                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_implicit_dst_eretaddr                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_implicit_dst_eretaddr_OTERM173                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_implicit_dst_eretaddr_OTERM175                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_shift_right_arith~0                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_shift_right_arith~0_RESYN1454_BDD1455                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_src2_choose_imm_NEW_REG204_RTM0206                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_src2_choose_imm_NEW_REG204_RTM0206                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_src2_choose_imm_OTERM203                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_src2_choose_imm_OTERM205                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_unsigned_lo_imm16_OTERM211                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw_valid_OTERM775                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw_valid_OTERM777                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw_valid_OTERM779                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_kill                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[25]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_regnum_a_cmp_F~0                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_regnum_a_cmp_F~1                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_regnum_a_cmp_F~1_RESYN2686_BDD2687                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_regnum_b_cmp_F                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_regnum_b_cmp_F_RESYN1328_BDD1329                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_regnum_b_cmp_F_RESYN1330_BDD1331                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_regnum_b_cmp_F~0                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_regnum_b_cmp_F~1                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[1]~11                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[1]~11_RESYN1468_BDD1469                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[1]~11_RESYN1470_BDD1471                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[2]~10                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[2]~10_RESYN1464_BDD1465                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[2]~10_RESYN1466_BDD1467                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[3]~1                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[3]~1_RESYN1460_BDD1461                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[3]~1_RESYN1462_BDD1463                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[4]~0                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[4]~0_RESYN1456_BDD1457                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[4]~0_RESYN1458_BDD1459                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[16]~15                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[17]~19                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[18]~17                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[19]~25                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[20]~12                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[20]~13                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[21]~22                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2[21]~23                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[1]~41                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[1]~73                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[2]~39                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[2]~74                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[3]~9                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[3]~75                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[4]~7                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[4]~76                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[20]~43                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src2_reg[21]~69                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[22]~25                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[22]~25_RESYN2698_BDD2699                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[23]~24                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[23]~24_RESYN2696_BDD2697                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[24]~10                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[24]~10_RESYN2690_BDD2691                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[25]~9                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[25]~9_RESYN2688_BDD2689                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[26]~11                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[26]~11_RESYN2692_BDD2693                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[27]~12                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_alu_result[27]~12_RESYN2694_BDD2695                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_result[22]~15                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_result[23]~14                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_result[24]~3                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_result[25]~2                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_result[26]~5                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_result[27]~7                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_regnum_a_cmp_D                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_regnum_a_cmp_D_OTERM271                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_regnum_a_cmp_D_OTERM273                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_regnum_a_cmp_D_OTERM275                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_regnum_a_cmp_D_OTERM277                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[20]~SCLR_LUT_RESYN1552_BDD1553                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[20]~SCLR_LUT_RESYN1554_BDD1555                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[20]~SCLR_LUT_RESYN1556_BDD1557                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[21]~SCLR_LUT_RESYN1558_BDD1559                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[21]~SCLR_LUT_RESYN1560_BDD1561                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[21]~SCLR_LUT_RESYN1562_BDD1563                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[22]~2                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Equal0~0                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[0]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[0]_RESYN1474_BDD1475                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[1]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[1]_RESYN1476_BDD1477                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[2]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[2]_RESYN1478_BDD1479                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[3]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[3]_RESYN1480_BDD1481                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[4]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[4]_RESYN1482_BDD1483                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[5]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[5]_RESYN1484_BDD1485                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[6]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[6]_RESYN1486_BDD1487                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[7]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_bht_ptr_nxt[7]_RESYN1488_BDD1489                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ctrl_src2_choose_imm~0                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ctrl_src2_choose_imm~0_RESYN2700_BDD2701                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ctrl_src2_choose_imm~1                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ctrl_src2_choose_imm~1_RTM0207                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_data_rd_addr_nxt[0]~0                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_fill_same_tag_line~4                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_fill_same_tag_line~5                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_fill_same_tag_line~6                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_fill_same_tag_line~7                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_fill_same_tag_line~7_RESYN2682_BDD2683                                                                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_fill_same_tag_line~7_RESYN2684_BDD2685                                                                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_hit                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_hit~1                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_hit~5                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_hit~6                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_hit~7                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_hit~7_RESYN1320_BDD1321                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_hit~7_RESYN1322_BDD1323                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[4]~0                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[4]~0_RESYN1450_BDD1451                                                                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_issue                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[12]~22                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[12]~23                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[12]~23_RESYN1766_BDD1767                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[12]~23_RESYN1768_BDD1769                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[12]~23_RESYN1770_BDD1771                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[13]~28                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[13]~29                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[13]~29_RESYN1778_BDD1779                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[13]~29_RESYN1780_BDD1781                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[13]~29_RESYN1782_BDD1783                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[14]~30                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[14]~31                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[14]~31_RESYN1784_BDD1785                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[14]~31_RESYN1786_BDD1787                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[14]~31_RESYN1788_BDD1789                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[15]~24                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[15]~25                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[15]~25_RESYN1772_BDD1773                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[15]~25_RESYN1774_BDD1775                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[15]~25_RESYN1776_BDD1777                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[17]~20                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[17]~21                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[17]~21_RESYN1760_BDD1761                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[17]~21_RESYN1762_BDD1763                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[17]~21_RESYN1764_BDD1765                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[18]~16                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[18]~17                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[18]~17_RESYN1754_BDD1755                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[18]~17_RESYN1756_BDD1757                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[18]~17_RESYN1758_BDD1759                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[19]~12                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[19]~13                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[19]~13_RESYN1742_BDD1743                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[19]~13_RESYN1744_BDD1745                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[19]~13_RESYN1746_BDD1747                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[20]~14                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[20]~15                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[20]~15_RESYN1748_BDD1749                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[20]~15_RESYN1750_BDD1751                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[20]~15_RESYN1752_BDD1753                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[23]~8                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[23]~9                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[23]~9_RESYN1730_BDD1731                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[23]~9_RESYN1732_BDD1733                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[23]~9_RESYN1734_BDD1735                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[24]~10                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[24]~11                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[24]~11_RESYN1736_BDD1737                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[24]~11_RESYN1738_BDD1739                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[24]~11_RESYN1740_BDD1741                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[25]~2                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[25]~3                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[25]~3_RESYN1724_BDD1725                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[25]~3_RESYN1726_BDD1727                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc_nxt[25]~3_RESYN1728_BDD1729                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_dirty~0                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_dirty~1                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_dirty~2                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_dirty~2_RESYN2666_BDD2667                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_dirty~2_RESYN2668_BDD2669                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~3                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~4                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~5                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~6                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~7                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~7_RESYN1316_BDD1317                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~7_RESYN1318_BDD1319                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~7_RESYN1318_RESYN2702_BDD2703                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~8                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~8_Duplicate_10                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~8_Duplicate_RESYN1694_BDD1695                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_hit~8_RESYN1444_BDD1445                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_raw_hazard~0                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_raw_hazard~1                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_raw_hazard~2                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_raw_hazard~2_RESYN1308_BDD1309                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_raw_hazard~2_RESYN1310_BDD1311                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dc_want_fill                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_exc_any                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[1]_OTERM177                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[1]_OTERM1875                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[1]_OTERM1877                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[1]_OTERM1879                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[2]_NEW178_RESYN1408_BDD1409                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[2]_OTERM179                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field_nxt[2]~0                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_tag_field[15]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_tag_field[16]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_tag_field_nxt[16]~2                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_tag_field_nxt~0                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_write_nxt~0                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_write_nxt~1                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_write_nxt~2                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_write_nxt~2_RESYN2670_BDD2671                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_write_nxt~2_RESYN2672_BDD2673                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_write_nxt~2_RESYN2674_BDD2675                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[0]_OTERM513                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[0]_OTERM711                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[0]_OTERM713                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[1]_OTERM515                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[1]_OTERM691                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[1]_OTERM693                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[2]_OTERM517                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[2]_OTERM687                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[2]_OTERM689                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[3]_OTERM519                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[3]_OTERM683                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[3]_OTERM685                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[4]_OTERM521                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[4]_OTERM679                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[4]_OTERM681                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[5]_OTERM523                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[5]_OTERM675                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[5]_OTERM677                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[6]_OTERM525                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[6]_OTERM671                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[6]_OTERM673                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[7]_OTERM527                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[7]_OTERM667                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[7]_OTERM669                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[8]_OTERM529                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[8]_OTERM663                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[8]_OTERM665                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[9]_OTERM531                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[9]_OTERM659                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[9]_OTERM661                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[10]_OTERM533                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[10]_OTERM655                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[10]_OTERM657                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[11]_OTERM535                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[11]_OTERM651                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[11]_OTERM653                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[12]_OTERM537                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[12]_OTERM647                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[12]_OTERM649                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[13]_OTERM539                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[13]_OTERM643                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[13]_OTERM645                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[14]_OTERM541                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[14]_OTERM639                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[14]_OTERM641                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[15]_OTERM543                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[15]_OTERM635                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[15]_OTERM637                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[16]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[16]_OTERM545                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[16]_OTERM619                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[16]_OTERM621                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[17]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[17]_OTERM547                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[17]_OTERM615                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[17]_OTERM617                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[18]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[18]_OTERM549                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[18]_OTERM611                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[18]_OTERM613                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[19]_OTERM551                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[19]_OTERM607                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[19]_OTERM609                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[20]_OTERM553                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[20]_OTERM603                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[20]_OTERM605                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[21]_OTERM555                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[21]_OTERM599                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[21]_OTERM601                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[22]_OTERM557                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[22]_OTERM595                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[22]_OTERM597                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[23]_OTERM559                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[23]_OTERM591                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[23]_OTERM593                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[24]_OTERM561                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[24]_OTERM707                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[24]_OTERM709                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[25]_OTERM563                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[25]_OTERM703                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[25]_OTERM705                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[26]_OTERM565                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[26]_OTERM699                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[26]_OTERM701                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[27]_OTERM567                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[27]_OTERM695                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[27]_OTERM697                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[28]_OTERM569                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[28]_OTERM631                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[28]_OTERM633                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[29]_OTERM571                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[29]_OTERM627                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[29]_OTERM629                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[30]_OTERM573                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[30]_OTERM623                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[30]_OTERM625                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[31]_OTERM575                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[31]_OTERM585                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[31]_OTERM587                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_writedata[31]_OTERM589                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[0]_OTERM467                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[0]_OTERM877                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[0]_OTERM879                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[0]_OTERM881                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[0]_OTERM883                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[1]_OTERM465                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[2]_OTERM463                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[2]_OTERM817                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[2]_OTERM819                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[3]_NEW460_RESYN1410_BDD1411                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt[3]_OTERM461                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt_nxt[0]~3                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt_nxt[1]~2                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_cnt_nxt[3]~0                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[0]_OTERM455                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[1]_OTERM457                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[1]_OTERM765                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[1]_OTERM767                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[1]_OTERM769                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[2]_OTERM459                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[2]_OTERM835                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[2]_OTERM837                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset_nxt[0]~0                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[0]_OTERM187                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[1]_OTERM185                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[2]_OTERM183                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[3]_OTERM181                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|Add0~22                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rvalid0~1                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used~3                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~4                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|av_waitrequest                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|av_waitrequest_RESYN1710_BDD1711                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|av_waitrequest_RESYN1712_BDD1713                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|rf_source_valid~0                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0~0                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0~1                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0~1_RESYN1426_BDD1427                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|cp_ready~0                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|cp_ready~0_RESYN1442_BDD1443                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|m0_write                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|m0_write_RESYN2656_BDD2657                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:top_tanh_0_avalon_slave_0_agent|m0_write~0                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:top_tanh_0_avalon_slave_0_agent|m0_write~0_RESYN2664_BDD2665                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:top_tanh_0_avalon_slave_0_translator|wait_latency_counter~0                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|Add0~2                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|cmd_src_valid[5]~1                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|cmd_src_valid[5]~1_RTM01898                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]_OTERM2427                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]_OTERM491                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]_OTERM715                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]_OTERM717                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]_OTERM503                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]_OTERM719                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]_OTERM721                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]_OTERM501                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]_OTERM823                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]_OTERM825                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]_OTERM499                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]_OTERM761                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]_OTERM763                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[4]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[4]_OTERM497                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[4]_OTERM781                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[4]_OTERM783                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[5]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[5]_OTERM495                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[5]_OTERM827                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[5]_OTERM829                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[6]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[6]_OTERM493                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[6]_OTERM831                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[6]_OTERM833                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|suppress_change_dest_id~0                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|suppress_change_dest_id~0_OTERM1893                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|suppress_change_dest_id~1                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|Add0~0                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|Add0~1                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|Add0~2                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]_OTERM469                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]_OTERM885                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]_OTERM887                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]~1                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]_NEW474_RESYN1692_BDD1693                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]_OTERM475                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]_NEW472_RESYN1796_BDD1797                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]_NEW472_RESYN1798_BDD1799                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]_OTERM473                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[3]                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[3]_OTERM471                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[3]~0_RESYN1720_BDD1721                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|response_sink_accepted~0                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|response_sink_accepted~1                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]~0                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[29]~7                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[30]~9                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[31]~0                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[32]~1                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[33]~10                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[34]~11                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[35]~12                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[36]~13                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[37]~14                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[38]~15                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[39]~3                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[40]~4                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[41]~5                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[42]~6                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_data[43]~8                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0_RTM0870                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0_RTM0870                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0_RESYN1428_BDD1429                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0_RESYN1430_BDD1431                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~2                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~2_RESYN1440_BDD1441                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0_RESYN1704_BDD1705                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0_RESYN1704_OTERM2423                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0_RESYN2660_BDD2661                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~0_RESYN2654_BDD2655                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~0                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~0_OTERM113                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~0_RTM0115                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~0_RTM0115                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~1                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~1_OTERM137                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~1_RTM0139                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~1_RTM0139                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~2                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~2_OTERM129                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~2_RTM0131                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~2_RTM0131                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~3                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~3_OTERM117                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~3_RTM0119                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~3_RTM0119                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~4                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~4_OTERM869                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~4_RTM0871                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~4_RTM0871                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal1~0                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal1~0_OTERM1895                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal1~1                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal1~1_OTERM1901                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal1~1_RESYN1708_RTM01871                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal1~1_RESYN2662_BDD2663                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal1~1_RTM01870                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal2~0                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal2~0_OTERM269                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal3~0                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal3~1                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal3~1_RTM0123                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal3~1_RTM0123                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal3~2                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal3~2_OTERM873                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal4~0                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal4~0_OTERM125                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal4~1                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal4~1_OTERM867                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal5~1                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal5~2                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal5~2_OTERM2425                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal5~2_RESYN2650_BDD2651                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal5~2_RESYN2652_BDD2653                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_OTERM1897                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RESYN1698_RTM01867                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RTM0114                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RTM0118                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RTM0130                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RTM0138                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RTM01866                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RTM01899                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RTM01899                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~0_RTM01899_RESYN2704_BDD2705                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~1                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~1_OTERM875                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~1_RTM0122                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_channel[5]~2                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_data[88]~0                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_data[89]~1                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|src_data[90]~2                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~0                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~0_OTERM201                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~1                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~1_NEW_REG140_OTERM579                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~1_OTERM141                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~2                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~2_NEW_REG142_OTERM577                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~2_OTERM143                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~2_RTM0145                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~2_RTM0145                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~3                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~3_OTERM2415                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001|Equal1~3_RTM0144                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux|src_payload[0]                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux|src_payload[0]_RESYN2676_BDD2677                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux|src_payload[0]_RESYN2678_BDD2679                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux|src_payload[0]~0                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux|src_payload[0]~1                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|Equal0~4                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|Equal0~5                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|Equal0~6                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]_RTM02017                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]_RTM02021                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]_RTM02025                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]_RTM02029                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~362                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~362_RTM02016                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~362_RTM02016                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~365                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~365_RTM02020                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~365_RTM02020                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~366                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~367                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~368                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~368_RTM02024                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~368_RTM02024                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~368_RTM02024_RESYN2762_BDD2763                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~368_RTM02024_RESYN2764_BDD2765                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~369                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~370                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~371                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~371_RTM02028                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~371_RTM02028                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~371_RTM02028_RESYN2766_BDD2767                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[0]~371_RTM02028_RESYN2768_BDD2769                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]_RTM02049                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]_RTM02053                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]_RTM02057                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]_RTM02061                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~338                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~338_RTM02048                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~338_RTM02048                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~341                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~341_RTM02052                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~341_RTM02052                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~342                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~343                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~344                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~344_RTM02056                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~344_RTM02056                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~344_RTM02056_RESYN2778_BDD2779                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~344_RTM02056_RESYN2780_BDD2781                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~345                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~346                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~347                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~347_RTM02060                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~347_RTM02060                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~347_RTM02060_RESYN2782_BDD2783                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[1]~347_RTM02060_RESYN2784_BDD2785                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]_RTM02161                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]_RTM02165                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]_RTM02169                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]_RTM02173                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~314                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~314_RTM02160                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~314_RTM02160                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~317                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~317_RTM02164                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~317_RTM02164                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~318                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~319                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~320                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~320_RTM02168                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~320_RTM02168                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~320_RTM02168_RESYN2834_BDD2835                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~320_RTM02168_RESYN2836_BDD2837                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~321                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~322                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~323                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~323_RTM02172                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~323_RTM02172                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~323_RTM02172_RESYN2838_BDD2839                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[2]~323_RTM02172_RESYN2840_BDD2841                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]_RTM02097                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]_RTM02101                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]_RTM02105                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]_RTM02109                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~50                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~50_RTM02096                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~50_RTM02096                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~53                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~53_RTM02100                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~53_RTM02100                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~54                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~55                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~56                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~56_RTM02104                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~56_RTM02104                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~56_RTM02104_RESYN2802_BDD2803                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~56_RTM02104_RESYN2804_BDD2805                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~57                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~58                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~59                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~59_RTM02108                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~59_RTM02108                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~59_RTM02108_RESYN2806_BDD2807                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[3]~59_RTM02108_RESYN2808_BDD2809                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]_RTM02145                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]_RTM02149                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]_RTM02153                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]_RTM02157                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~2                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~2_RTM02144                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~2_RTM02144                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~5                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~5_RTM02148                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~5_RTM02148                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~6                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~7                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~8                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~8_RTM02152                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~8_RTM02152                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~8_RTM02152_RESYN2826_BDD2827                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~8_RTM02152_RESYN2828_BDD2829                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~9                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~10                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~11                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~11_RTM02156                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~11_RTM02156                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~11_RTM02156_RESYN2830_BDD2831                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[4]~11_RTM02156_RESYN2832_BDD2833                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]_RTM02065                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]_RTM02069                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]_RTM02073                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]_RTM02077                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~146                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~146_RTM02064                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~146_RTM02064                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~149                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~149_RTM02068                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~149_RTM02068                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~150                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~151                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~152                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~152_RTM02072                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~152_RTM02072                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~152_RTM02072_RESYN2786_BDD2787                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~152_RTM02072_RESYN2788_BDD2789                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~153                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~154                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~155                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~155_RTM02076                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~155_RTM02076                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~155_RTM02076_RESYN2790_BDD2791                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[5]~155_RTM02076_RESYN2792_BDD2793                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]_RTM02289                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]_RTM02293                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]_RTM02297                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]_RTM02301                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~98                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~98_RTM02288                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~98_RTM02288                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~101                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~101_RTM02292                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~101_RTM02292                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~102                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~103                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~104                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~104_RTM02296                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~104_RTM02296                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~104_RTM02296_RESYN2898_BDD2899                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~104_RTM02296_RESYN2900_BDD2901                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~105                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~106                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~107                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~107_RTM02300                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~107_RTM02300                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~107_RTM02300_RESYN2902_BDD2903                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[6]~107_RTM02300_RESYN2904_BDD2905                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]_RTM02225                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]_RTM02229                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]_RTM02233                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]_RTM02237                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~218                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~218_RTM02224                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~218_RTM02224                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~221                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~221_RTM02228                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~221_RTM02228                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~222                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~223                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~224                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~224_RTM02232                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~224_RTM02232                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~224_RTM02232_RESYN2866_BDD2867                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~224_RTM02232_RESYN2868_BDD2869                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~225                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~226                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~227                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~227_RTM02236                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~227_RTM02236                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~227_RTM02236_RESYN2870_BDD2871                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[7]~227_RTM02236_RESYN2872_BDD2873                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]_RTM02177                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]_RTM02181                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]_RTM02185                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]_RTM02189                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~290                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~290_RTM02176                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~290_RTM02176                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~293                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~293_RTM02180                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~293_RTM02180                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~294                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~295                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~296                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~296_RTM02184                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~296_RTM02184                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~296_RTM02184_RESYN2842_BDD2843                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~296_RTM02184_RESYN2844_BDD2845                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~297                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~298                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~299                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~299_RTM02188                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~299_RTM02188                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~299_RTM02188_RESYN2846_BDD2847                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[8]~299_RTM02188_RESYN2848_BDD2849                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]_RTM02193                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]_RTM02197                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]_RTM02201                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]_RTM02205                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~266                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~266_RTM02192                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~266_RTM02192                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~269                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~269_RTM02196                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~269_RTM02196                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~270                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~271                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~272                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~272_RTM02200                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~272_RTM02200                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~272_RTM02200_RESYN2850_BDD2851                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~272_RTM02200_RESYN2852_BDD2853                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~273                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~274                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~275                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~275_RTM02204                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~275_RTM02204                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~275_RTM02204_RESYN2854_BDD2855                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[9]~275_RTM02204_RESYN2856_BDD2857                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]_RTM02241                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]_RTM02245                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]_RTM02249                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]_RTM02253                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~194                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~194_RTM02240                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~194_RTM02240                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~197                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~197_RTM02244                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~197_RTM02244                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~198                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~199                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~200                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~200_RTM02248                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~200_RTM02248                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~200_RTM02248_RESYN2874_BDD2875                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~200_RTM02248_RESYN2876_BDD2877                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~201                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~202                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~203                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~203_RTM02252                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~203_RTM02252                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~203_RTM02252_RESYN2878_BDD2879                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[10]~203_RTM02252_RESYN2880_BDD2881                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]_RTM02353                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]_RTM02357                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]_RTM02361                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]_RTM02365                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~74                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~74_RTM02352                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~74_RTM02352                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~77                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~77_RTM02356                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~77_RTM02356                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~78                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~79                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~80                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~80_RTM02360                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~80_RTM02360                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~80_RTM02360_RESYN2930_BDD2931                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~80_RTM02360_RESYN2932_BDD2933                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~81                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~82                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~83                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~83_RTM02364                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~83_RTM02364                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~83_RTM02364_RESYN2934_BDD2935                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[11]~83_RTM02364_RESYN2936_BDD2937                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]_RTM02113                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]_RTM02117                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]_RTM02121                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]_RTM02125                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~26                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~26_RTM02112                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~26_RTM02112                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~29                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~29_RTM02116                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~29_RTM02116                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~30                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~31                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~32                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~32_RTM02120                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~32_RTM02120                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~32_RTM02120_RESYN2810_BDD2811                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~32_RTM02120_RESYN2812_BDD2813                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~33                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~34                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~35                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~35_RTM02124                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~35_RTM02124                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~35_RTM02124_RESYN2814_BDD2815                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[12]~35_RTM02124_RESYN2816_BDD2817                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]_RTM02257                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]_RTM02261                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]_RTM02265                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]_RTM02269                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~170                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~170_RTM02256                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~170_RTM02256                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~173                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~173_RTM02260                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~173_RTM02260                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~174                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~175                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~176                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~176_RTM02264                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~176_RTM02264                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~176_RTM02264_RESYN2882_BDD2883                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~176_RTM02264_RESYN2884_BDD2885                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~177                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~178                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~179                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~179_RTM02268                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~179_RTM02268                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~179_RTM02268_RESYN2886_BDD2887                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[13]~179_RTM02268_RESYN2888_BDD2889                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]_RTM02273                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]_RTM02277                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]_RTM02281                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]_RTM02285                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~122                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~122_RTM02272                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~122_RTM02272                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~125                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~125_RTM02276                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~125_RTM02276                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~126                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~127                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~128                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~128_RTM02280                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~128_RTM02280                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~128_RTM02280_RESYN2890_BDD2891                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~128_RTM02280_RESYN2892_BDD2893                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~129                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~130                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~131                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~131_RTM02284                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~131_RTM02284                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~131_RTM02284_RESYN2894_BDD2895                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[14]~131_RTM02284_RESYN2896_BDD2897                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]_RTM02209                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]_RTM02213                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]_RTM02217                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]_RTM02221                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~242                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~242_RTM02208                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~242_RTM02208                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~245                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~245_RTM02212                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~245_RTM02212                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~246                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~247                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~248                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~248_RTM02216                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~248_RTM02216                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~248_RTM02216_RESYN2858_BDD2859                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~248_RTM02216_RESYN2860_BDD2861                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~249                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~250                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~251                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~251_RTM02220                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~251_RTM02220                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~251_RTM02220_RESYN2862_BDD2863                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[15]~251_RTM02220_RESYN2864_BDD2865                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]_RTM02001                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]_RTM02005                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]_RTM02009                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]_RTM02013                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~374                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~374_RTM02000                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~374_RTM02000                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~377                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~377_RTM02004                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~377_RTM02004                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~378                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~379                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~380                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~380_RTM02008                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~380_RTM02008                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~380_RTM02008_RESYN2754_BDD2755                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~380_RTM02008_RESYN2756_BDD2757                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~381                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~382                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~383                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~383_RTM02012                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~383_RTM02012                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~383_RTM02012_RESYN2758_BDD2759                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[16]~383_RTM02012_RESYN2760_BDD2761                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]_RTM02033                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]_RTM02037                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]_RTM02041                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]_RTM02045                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~350                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~350_RTM02032                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~350_RTM02032                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~353                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~353_RTM02036                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~353_RTM02036                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~354                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~355                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~356                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~356_RTM02040                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~356_RTM02040                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~356_RTM02040_RESYN2770_BDD2771                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~356_RTM02040_RESYN2772_BDD2773                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~357                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~358                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~359                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~359_RTM02044                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~359_RTM02044                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~359_RTM02044_RESYN2774_BDD2775                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[17]~359_RTM02044_RESYN2776_BDD2777                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]_RTM02369                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]_RTM02373                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]_RTM02377                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]_RTM02381                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~326                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~326_RTM02368                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~326_RTM02368                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~329                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~329_RTM02372                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~329_RTM02372                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~330                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~331                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~332                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~332_RTM02376                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~332_RTM02376                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~332_RTM02376_RESYN2938_BDD2939                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~332_RTM02376_RESYN2940_BDD2941                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~333                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~334                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~335                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~335_RTM02380                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~335_RTM02380                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~335_RTM02380_RESYN2942_BDD2943                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[18]~335_RTM02380_RESYN2944_BDD2945                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]_RTM02401                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]_RTM02405                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]_RTM02409                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]_RTM02413                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~62                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~62_RTM02400                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~62_RTM02400                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~65                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~65_RTM02404                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~65_RTM02404                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~66                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~67                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~68                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~68_RTM02408                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~68_RTM02408                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~68_RTM02408_RESYN2954_BDD2955                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~68_RTM02408_RESYN2956_BDD2957                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~69                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~70                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~71                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~71_RTM02412                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~71_RTM02412                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~71_RTM02412_RESYN2958_BDD2959                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[19]~71_RTM02412_RESYN2960_BDD2961                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]_RTM02129                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]_RTM02133                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]_RTM02137                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]_RTM02141                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~14                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~14_RTM02128                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~14_RTM02128                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~17                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~17_RTM02132                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~17_RTM02132                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~18                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~19                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~20                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~20_RTM02136                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~20_RTM02136                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~20_RTM02136_RESYN2818_BDD2819                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~20_RTM02136_RESYN2820_BDD2821                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~21                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~22                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~23                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~23_RTM02140                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~23_RTM02140                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~23_RTM02140_RESYN2822_BDD2823                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[20]~23_RTM02140_RESYN2824_BDD2825                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]_RTM02385                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]_RTM02389                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]_RTM02393                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]_RTM02397                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~158                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~158_RTM02384                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~158_RTM02384                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~161                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~161_RTM02388                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~161_RTM02388                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~162                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~163                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~164                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~164_RTM02392                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~164_RTM02392                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~164_RTM02392_RESYN2946_BDD2947                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~164_RTM02392_RESYN2948_BDD2949                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~165                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~166                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~167                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~167_RTM02396                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~167_RTM02396                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~167_RTM02396_RESYN2950_BDD2951                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[21]~167_RTM02396_RESYN2952_BDD2953                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]_RTM02081                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]_RTM02085                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]_RTM02089                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]_RTM02093                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~110                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~110_RTM02080                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~110_RTM02080                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~113                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~113_RTM02084                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~113_RTM02084                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~114                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~115                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~116                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~116_RTM02088                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~116_RTM02088                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~116_RTM02088_RESYN2794_BDD2795                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~116_RTM02088_RESYN2796_BDD2797                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~117                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~118                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~119                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~119_RTM02092                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~119_RTM02092                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~119_RTM02092_RESYN2798_BDD2799                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[22]~119_RTM02092_RESYN2800_BDD2801                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]_RTM01937                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]_RTM01941                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]_RTM01945                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]_RTM01949                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~230                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~230_RTM01936                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~230_RTM01936                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~233                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~233_RTM01940                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~233_RTM01940                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~234                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~235                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~236                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~236_RTM01944                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~236_RTM01944                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~236_RTM01944_RESYN2722_BDD2723                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~236_RTM01944_RESYN2724_BDD2725                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~237                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~238                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~239                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~239_RTM01948                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~239_RTM01948                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~239_RTM01948_RESYN2726_BDD2727                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[23]~239_RTM01948_RESYN2728_BDD2729                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]_RTM01905                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]_RTM01909                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]_RTM01913                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]_RTM01917                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~302                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~302_RTM01904                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~302_RTM01904                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~305                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~305_RTM01908                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~305_RTM01908                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~306                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~307                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~308                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~308_RTM01912                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~308_RTM01912                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~308_RTM01912_RESYN2706_BDD2707                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~308_RTM01912_RESYN2708_BDD2709                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~309                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~310                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~311                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~311_RTM01916                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~311_RTM01916                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~311_RTM01916_RESYN2710_BDD2711                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[24]~311_RTM01916_RESYN2712_BDD2713                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]_RTM02305                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]_RTM02309                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]_RTM02313                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]_RTM02317                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~278                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~278_RTM02304                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~278_RTM02304                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~281                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~281_RTM02308                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~281_RTM02308                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~282                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~283                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~284                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~284_RTM02312                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~284_RTM02312                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~284_RTM02312_RESYN2906_BDD2907                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~284_RTM02312_RESYN2908_BDD2909                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~285                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~286                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~287                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~287_RTM02316                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~287_RTM02316                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~287_RTM02316_RESYN2910_BDD2911                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[25]~287_RTM02316_RESYN2912_BDD2913                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]_RTM01953                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]_RTM01957                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]_RTM01961                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]_RTM01965                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~206                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~206_RTM01952                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~206_RTM01952                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~209                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~209_RTM01956                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~209_RTM01956                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~210                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~211                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~212                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~212_RTM01960                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~212_RTM01960                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~212_RTM01960_RESYN2730_BDD2731                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~212_RTM01960_RESYN2732_BDD2733                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~213                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~214                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~215                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~215_RTM01964                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~215_RTM01964                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~215_RTM01964_RESYN2734_BDD2735                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[26]~215_RTM01964_RESYN2736_BDD2737                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]_RTM01969                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]_RTM01973                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]_RTM01977                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]_RTM01981                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~86                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~86_RTM01968                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~86_RTM01968                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~89                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~89_RTM01972                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~89_RTM01972                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~90                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~91                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~92                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~92_RTM01976                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~92_RTM01976                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~92_RTM01976_RESYN2738_BDD2739                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~92_RTM01976_RESYN2740_BDD2741                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~93                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~94                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~95                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~95_RTM01980                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~95_RTM01980                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~95_RTM01980_RESYN2742_BDD2743                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[27]~95_RTM01980_RESYN2744_BDD2745                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]_RTM01985                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]_RTM01989                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]_RTM01993                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]_RTM01997                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~38                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~38_RTM01984                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~38_RTM01984                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~41                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~41_RTM01988                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~41_RTM01988                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~42                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~43                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~44                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~44_RTM01992                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~44_RTM01992                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~44_RTM01992_RESYN2746_BDD2747                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~44_RTM01992_RESYN2748_BDD2749                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~45                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~46                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~47                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~47_RTM01996                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~47_RTM01996                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~47_RTM01996_RESYN2750_BDD2751                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[28]~47_RTM01996_RESYN2752_BDD2753                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]_RTM02321                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]_RTM02325                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]_RTM02329                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]_RTM02333                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~182                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~182_RTM02320                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~182_RTM02320                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~185                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~185_RTM02324                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~185_RTM02324                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~186                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~187                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~188                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~188_RTM02328                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~188_RTM02328                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~188_RTM02328_RESYN2914_BDD2915                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~188_RTM02328_RESYN2916_BDD2917                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~189                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~190                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~191                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~191_RTM02332                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~191_RTM02332                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~191_RTM02332_RESYN2918_BDD2919                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[29]~191_RTM02332_RESYN2920_BDD2921                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]_RTM02337                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]_RTM02341                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]_RTM02345                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]_RTM02349                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~134                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~134_RTM02336                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~134_RTM02336                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~137                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~137_RTM02340                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~137_RTM02340                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~138                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~139                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~140                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~140_RTM02344                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~140_RTM02344                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~140_RTM02344_RESYN2922_BDD2923                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~140_RTM02344_RESYN2924_BDD2925                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~141                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~142                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~143                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~143_RTM02348                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~143_RTM02348                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~143_RTM02348_RESYN2926_BDD2927                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[30]~143_RTM02348_RESYN2928_BDD2929                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]_RTM01921                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]_RTM01925                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]_RTM01929                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]_RTM01933                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~254                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~254_RTM01920                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~254_RTM01920                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~257                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~257_RTM01924                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~257_RTM01924                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~258                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~259                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~260                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~260_RTM01928                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~260_RTM01928                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~260_RTM01928_RESYN2714_BDD2715                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~260_RTM01928_RESYN2716_BDD2717                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~261                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~262                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~263                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~263_RTM01932                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~263_RTM01932                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~263_RTM01932_RESYN2718_BDD2719                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|read_mux_out[31]~263_RTM01932_RESYN2720_BDD2721                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[0]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[0]_OTERM2015                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[0]_OTERM2019                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[0]_OTERM2023                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[0]_OTERM2027                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[1]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[1]_OTERM2047                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[1]_OTERM2051                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[1]_OTERM2055                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[1]_OTERM2059                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[2]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[2]_OTERM2159                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[2]_OTERM2163                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[2]_OTERM2167                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[2]_OTERM2171                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[3]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[3]_OTERM2095                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[3]_OTERM2099                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[3]_OTERM2103                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[3]_OTERM2107                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[4]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[4]_OTERM2143                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[4]_OTERM2147                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[4]_OTERM2151                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[4]_OTERM2155                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[5]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[5]_OTERM2063                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[5]_OTERM2067                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[5]_OTERM2071                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[5]_OTERM2075                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[6]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[6]_OTERM2287                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[6]_OTERM2291                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[6]_OTERM2295                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[6]_OTERM2299                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[7]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[7]_OTERM2223                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[7]_OTERM2227                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[7]_OTERM2231                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[7]_OTERM2235                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[8]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[8]_OTERM2175                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[8]_OTERM2179                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[8]_OTERM2183                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[8]_OTERM2187                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[9]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[9]_OTERM2191                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[9]_OTERM2195                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[9]_OTERM2199                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[9]_OTERM2203                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[10]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[10]_OTERM2239                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[10]_OTERM2243                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[10]_OTERM2247                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[10]_OTERM2251                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[11]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[11]_OTERM2351                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[11]_OTERM2355                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[11]_OTERM2359                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[11]_OTERM2363                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[12]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[12]_OTERM2111                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[12]_OTERM2115                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[12]_OTERM2119                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[12]_OTERM2123                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[13]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[13]_OTERM2255                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[13]_OTERM2259                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[13]_OTERM2263                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[13]_OTERM2267                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[14]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[14]_OTERM2271                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[14]_OTERM2275                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[14]_OTERM2279                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[14]_OTERM2283                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[15]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[15]_OTERM2207                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[15]_OTERM2211                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[15]_OTERM2215                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[15]_OTERM2219                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[16]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[16]_OTERM1999                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[16]_OTERM2003                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[16]_OTERM2007                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[16]_OTERM2011                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[17]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[17]_OTERM2031                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[17]_OTERM2035                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[17]_OTERM2039                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[17]_OTERM2043                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[18]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[18]_OTERM2367                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[18]_OTERM2371                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[18]_OTERM2375                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[18]_OTERM2379                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[19]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[19]_OTERM2399                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[19]_OTERM2403                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[19]_OTERM2407                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[19]_OTERM2411                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[20]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[20]_OTERM2127                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[20]_OTERM2131                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[20]_OTERM2135                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[20]_OTERM2139                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[21]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[21]_OTERM2383                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[21]_OTERM2387                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[21]_OTERM2391                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[21]_OTERM2395                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[22]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[22]_OTERM2079                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[22]_OTERM2083                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[22]_OTERM2087                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[22]_OTERM2091                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[23]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[23]_OTERM1935                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[23]_OTERM1939                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[23]_OTERM1943                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[23]_OTERM1947                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[24]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[24]_OTERM1903                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[24]_OTERM1907                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[24]_OTERM1911                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[24]_OTERM1915                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[25]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[25]_OTERM2303                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[25]_OTERM2307                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[25]_OTERM2311                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[25]_OTERM2315                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[26]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[26]_OTERM1951                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[26]_OTERM1955                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[26]_OTERM1959                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[26]_OTERM1963                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[27]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[27]_OTERM1967                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[27]_OTERM1971                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[27]_OTERM1975                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[27]_OTERM1979                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[28]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[28]_OTERM1983                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[28]_OTERM1987                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[28]_OTERM1991                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[28]_OTERM1995                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[29]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[29]_OTERM2319                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[29]_OTERM2323                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[29]_OTERM2327                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[29]_OTERM2331                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[30]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[30]_OTERM2335                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[30]_OTERM2339                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[30]_OTERM2343                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[30]_OTERM2347                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[31]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[31]_OTERM1919                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[31]_OTERM1923                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[31]_OTERM1927                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|readdata[31]_OTERM1931                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Add0~14                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Equal3~0                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Equal3~1                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Equal3~5                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Equal3~6                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Equal3~8                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Equal3~9                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector24~1                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector24~2                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector24~3                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector24~3_RESYN1306_BDD1307                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector28~1                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector28~1_RESYN1412_BDD1413                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector28~3                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector28~4                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector28~4_RESYN1414_BDD1415                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector28~4_RESYN1416_BDD1417                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector35~0                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector35~1                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector35~1_RESYN2658_BDD2659                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector37~1                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector38~0                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector38~4                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector39~0                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector39~1                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector39~2                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector39~3                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector39~4                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector39~4_RESYN1312_BDD1313                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|Selector39~4_RESYN1314_BDD1315                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|always2~0                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|always2~0_RESYN1424_BDD1425                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[0]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[0]_NEW422_RESYN1660_BDD1661                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[0]_OTERM423                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[1]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[1]_NEW424_RESYN1662_BDD1663                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[1]_OTERM425                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[2]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[2]_NEW426_RESYN1664_BDD1665                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[2]_OTERM427                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[3]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[3]_NEW428_RESYN1666_BDD1667                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[3]_OTERM429                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[4]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[4]_NEW430_RESYN1668_BDD1669                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[4]_OTERM431                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[5]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[5]_NEW432_RESYN1670_BDD1671                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[5]_OTERM433                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[6]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[6]_NEW434_RESYN1672_BDD1673                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[6]_OTERM435                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[7]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[7]_NEW436_RESYN1674_BDD1675                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[7]_OTERM437                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[8]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[8]_NEW438_RESYN1676_BDD1677                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[8]_OTERM439                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[9]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[9]_NEW440_RESYN1678_BDD1679                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[9]_OTERM441                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[10]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[10]_NEW442_RESYN1680_BDD1681                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[10]_OTERM443                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[11]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[11]_NEW444_RESYN1682_BDD1683                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[11]_OTERM445                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[12]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[12]_NEW446_RESYN1684_BDD1685                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[12]_OTERM447                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[13]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[13]_NEW448_RESYN1686_BDD1687                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[13]_OTERM449                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[14]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[14]_NEW450_RESYN1688_BDD1689                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[14]_OTERM451                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[15]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[15]_NEW452_RESYN1690_BDD1691                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[15]_OTERM453                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[16]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[16]_OTERM419                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[16]_OTERM859                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[16]_OTERM861                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[17]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[17]_OTERM421                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[17]_OTERM855                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[17]_OTERM857                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[18]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[18]_NEW398_RESYN1658_BDD1659                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[18]_OTERM399                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[19]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[19]_OTERM401                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[19]_OTERM751                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[19]_OTERM753                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[19]_OTERM755                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[20]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[20]_OTERM403                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[20]_OTERM853                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[21]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[21]_OTERM405                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[21]_OTERM851                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[22]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[22]_OTERM407                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[22]_OTERM849                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[23]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[23]_OTERM409                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[23]_OTERM847                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[24]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[24]_OTERM411                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[24]_OTERM845                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[25]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[25]_OTERM413                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[25]_OTERM843                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[26]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[26]_OTERM415                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[26]_OTERM841                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[27]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[27]_OTERM417                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[27]_OTERM839                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[28]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[28]_NEW368_RESYN1628_BDD1629                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[28]_NEW368_RESYN1628_RESYN1832_BDD1833                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[28]_OTERM369                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[29]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[29]_NEW372_RESYN1632_BDD1633                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[29]_NEW372_RESYN1632_RESYN1836_BDD1837                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[29]_OTERM373                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[30]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[30]_NEW374_RESYN1634_BDD1635                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[30]_NEW374_RESYN1634_RESYN1838_BDD1839                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[30]_OTERM375                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[31]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[31]_NEW376_RESYN1636_BDD1637                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[31]_NEW376_RESYN1636_RESYN1840_BDD1841                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[31]_OTERM377                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[32]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[32]_NEW378_RESYN1638_BDD1639                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[32]_NEW378_RESYN1638_RESYN1842_BDD1843                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[32]_OTERM379                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[33]_NEW380_RESYN1640_BDD1641                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[33]_NEW380_RESYN1640_RESYN1844_BDD1845                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[33]_OTERM381                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[34]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[34]_NEW382_RESYN1642_BDD1643                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[34]_NEW382_RESYN1642_RESYN1846_BDD1847                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[34]_OTERM383                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[35]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[35]_NEW384_RESYN1644_BDD1645                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[35]_NEW384_RESYN1644_RESYN1848_BDD1849                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[35]_OTERM385                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[36]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[36]_NEW386_RESYN1646_BDD1647                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[36]_NEW386_RESYN1646_RESYN1850_BDD1851                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[36]_OTERM387                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[37]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[37]_NEW388_RESYN1648_BDD1649                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[37]_NEW388_RESYN1648_RESYN1852_BDD1853                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[37]_OTERM389                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[38]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[38]_NEW390_RESYN1650_BDD1651                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[38]_NEW390_RESYN1650_RESYN1854_BDD1855                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[38]_OTERM391                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[39]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[39]_NEW392_RESYN1652_BDD1653                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[39]_NEW392_RESYN1652_RESYN1856_BDD1857                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[39]_OTERM393                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[40]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[40]_NEW394_RESYN1654_BDD1655                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[40]_NEW394_RESYN1654_RESYN1858_BDD1859                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[40]_OTERM395                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[41]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[41]_NEW396_RESYN1656_BDD1657                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[41]_NEW396_RESYN1656_RESYN1860_BDD1861                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[41]_OTERM397                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[42]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[42]_NEW370_RESYN1630_BDD1631                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[42]_NEW370_RESYN1630_RESYN1834_BDD1835                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[42]_OTERM371                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[43]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[43]_NEW366_RESYN1794_BDD1795                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[43]_OTERM367                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[0]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[0]_NEW334_RESYN1596_BDD1597                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[0]_OTERM335                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[1]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[1]_NEW336_RESYN1598_BDD1599                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[1]_OTERM337                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[2]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[2]_NEW338_RESYN1600_BDD1601                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[2]_OTERM339                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[3]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[3]_NEW340_RESYN1602_BDD1603                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[3]_OTERM341                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[4]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[4]_NEW342_RESYN1604_BDD1605                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[4]_OTERM343                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[5]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[5]_NEW344_RESYN1606_BDD1607                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[5]_OTERM345                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[6]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[6]_NEW346_RESYN1608_BDD1609                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[6]_OTERM347                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[7]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[7]_NEW348_RESYN1610_BDD1611                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[7]_OTERM349                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[8]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[8]_NEW350_RESYN1612_BDD1613                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[8]_OTERM351                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[9]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[9]_NEW352_RESYN1614_BDD1615                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[9]_OTERM353                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[10]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[10]_NEW354_RESYN1616_BDD1617                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[10]_OTERM355                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[11]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[11]_NEW356_RESYN1618_BDD1619                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[11]_OTERM357                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[12]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[12]_NEW358_RESYN1620_BDD1621                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[12]_OTERM359                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[13]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[13]_NEW360_RESYN1622_BDD1623                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[13]_OTERM361                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[14]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[14]_NEW362_RESYN1624_BDD1625                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[14]_OTERM363                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[15]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[15]_NEW364_RESYN1626_BDD1627                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[15]_OTERM365                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[16]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[16]_OTERM331                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[16]_OTERM865                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[17]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[17]_OTERM333                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[17]_OTERM863                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[18]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[18]_NEW310_RESYN1594_BDD1595                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[18]_OTERM311                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[19]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[19]_OTERM313                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[19]_OTERM771                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[19]_OTERM773                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[20]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[20]_OTERM315                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[20]_OTERM813                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[20]_OTERM815                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[21]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[21]_OTERM317                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[21]_OTERM809                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[21]_OTERM811                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[22]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[22]_OTERM319                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[22]_OTERM805                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[22]_OTERM807                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[23]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[23]_OTERM321                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[23]_OTERM801                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[23]_OTERM803                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[24]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[24]_OTERM323                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[24]_OTERM797                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[24]_OTERM799                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[25]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[25]_OTERM325                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[25]_OTERM793                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[25]_OTERM795                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[26]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[26]_OTERM327                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[26]_OTERM789                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[26]_OTERM791                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[27]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[27]_OTERM329                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[27]_OTERM785                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[27]_OTERM787                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[28]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[28]_NEW280_RESYN1564_BDD1565                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[28]_NEW280_RESYN1564_RESYN1802_BDD1803                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[28]_OTERM281                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[29]_NEW284_RESYN1568_BDD1569                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[29]_NEW284_RESYN1568_RESYN1806_BDD1807                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[29]_OTERM285                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[30]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[30]_NEW286_RESYN1570_BDD1571                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[30]_NEW286_RESYN1570_RESYN1808_BDD1809                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[30]_OTERM287                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[31]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[31]_NEW288_RESYN1572_BDD1573                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[31]_NEW288_RESYN1572_RESYN1810_BDD1811                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[31]_OTERM289                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[32]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[32]_NEW290_RESYN1574_BDD1575                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[32]_NEW290_RESYN1574_RESYN1812_BDD1813                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[32]_OTERM291                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[33]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[33]_NEW292_RESYN1576_BDD1577                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[33]_NEW292_RESYN1576_RESYN1814_BDD1815                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[33]_OTERM293                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[34]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[34]_NEW294_RESYN1578_BDD1579                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[34]_NEW294_RESYN1578_RESYN1816_BDD1817                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[34]_OTERM295                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[35]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[35]_NEW296_RESYN1580_BDD1581                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[35]_NEW296_RESYN1580_RESYN1818_BDD1819                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[35]_OTERM297                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[36]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[36]_NEW298_RESYN1582_BDD1583                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[36]_NEW298_RESYN1582_RESYN1820_BDD1821                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[36]_OTERM299                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[37]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[37]_NEW300_RESYN1584_BDD1585                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[37]_NEW300_RESYN1584_RESYN1822_BDD1823                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[37]_OTERM301                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[38]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[38]_NEW302_RESYN1586_BDD1587                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[38]_NEW302_RESYN1586_RESYN1824_BDD1825                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[38]_OTERM303                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[39]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[39]_NEW304_RESYN1588_BDD1589                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[39]_NEW304_RESYN1588_RESYN1826_BDD1827                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[39]_OTERM305                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[40]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[40]_NEW306_RESYN1590_BDD1591                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[40]_NEW306_RESYN1590_RESYN1828_BDD1829                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[40]_OTERM307                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[41]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[41]_NEW308_RESYN1592_BDD1593                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[41]_NEW308_RESYN1592_RESYN1830_BDD1831                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[41]_OTERM309                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[42]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[42]_NEW282_RESYN1566_BDD1567                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[42]_NEW282_RESYN1566_RESYN1804_BDD1805                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[42]_OTERM283                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[43]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[43]_NEW278_RESYN1792_BDD1793                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[43]_OTERM279                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|pending~3                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|pending~3_RESYN1298_BDD1299                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|pending~3_RESYN1300_BDD1301                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|pending~3_RESYN1302_BDD1303                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|pending~4                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter~2                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|Add0~114                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter~8                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add0~0                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add0~1                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add0~2                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add0~3                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add0~4                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~1                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~1_OTERM165                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~5                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~5_OTERM163                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~9                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~9_OTERM161                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~13                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~13_OTERM157                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~13_RTM0159                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~13_RTM0159                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~17                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~17_OTERM155                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~21                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~21_OTERM151                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~21_RTM0153                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~21_RTM0153                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~25                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~25_OTERM147                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~25_RTM0149                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~25_RTM0149                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~26                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|LessThan0~0                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|LessThan0~0_RTM0148                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|LessThan0~0_RTM0152                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|LessThan0~0_RTM0158                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|LessThan1~0                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|LessThan1~1                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|LessThan1~1_RTM066                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|LessThan1~1_RTM066                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux52~2                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux52~2_RTM063                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux52~2_RTM067                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux53~1                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux53~1_RTM054                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux53~1_RTM054                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux53~2                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux53~2_RTM055                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux54~4                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux54~4_RTM040                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux54~4_RTM040                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux54~5                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux54~5_RTM041                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux55~2                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux55~2_RTM026                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux55~2_RTM026                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux55~3                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Mux55~3_RTM027                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|_~0                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|_~1                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|_~2                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[94]~21                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[95]~3                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[96]~12                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[97]~32                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[98]~20                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[99]~2                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[100]~11                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[101]~31                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[102]~19                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[103]~1                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[104]~10                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[105]~30                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[106]~18                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[107]~0                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[108]~9                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[109]~29                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[110]~25                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[111]~6                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[112]~15                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[113]~35                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[114]~24                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[115]~5                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[116]~14                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[117]~34                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[118]~23                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[144]~42                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[152]~41                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[160]~40                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[194]~50                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[195]~57                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[198]~38                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[216]~26                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[217]~7                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[218]~16                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[266]~36                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[319]~54                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[319]~55                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[319]~60                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[320]~51                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[325]~44                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[325]~45                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[325]~46                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[325]~47                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[327]~62                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[19]~2                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[19]~3                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[23]                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[23]_OTERM15                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[23]_OTERM17                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[23]_OTERM19                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[23]_OTERM21                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[23]_OTERM23                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[23]_OTERM25                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[24]                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[24]_OTERM29                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[24]_OTERM31                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[24]_OTERM33                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[24]_OTERM35                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[24]_OTERM37                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[24]_OTERM39                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[25]                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[25]_OTERM43                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[25]_OTERM45                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[25]_OTERM47                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[25]_OTERM49                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[25]_OTERM51                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[25]_OTERM53                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[26]                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[26]_OTERM57                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[26]_OTERM59                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[26]_OTERM61                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|result[26]_OTERM65                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|underflow1_RTM062                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|underflow1_RTM062                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[3]                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[3]_OTERM133                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[3]_OTERM135                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[4]                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[4]_OTERM167                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[4]_OTERM169                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[4]_OTERM171                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[5]                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[5]_OTERM69                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[5]_OTERM71                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[5]_OTERM73                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[5]_OTERM75                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[5]_OTERM77                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[5]_OTERM79                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[18]~3                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[18]~4                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[26]~2                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[196]~12                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[197]~8                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[314]~1                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[314]~2                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[315]~27                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[315]~28                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[316]~16                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[316]~17                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[317]~19                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[317]~20                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[318]~23                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated|sbit_w[318]~24                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a0                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a1                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a2                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a3                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a4                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a5                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a6                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a7                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a8                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a9                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a10                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a11                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a12                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a13                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a14                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a15                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a16                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a17                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a19                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a20                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a21                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a22                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ram_block1a23                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a0                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a1                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a2                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a3                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a4                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a5                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a6                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a7                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a8                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a9                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a10                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a11                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a12                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a13                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a14                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a15                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a16                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a17                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a18                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a19                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a20                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a21                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ram_block1a22                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA          ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_ld_bypass~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_ld_signed~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_data_ram_ld_align_sign_bit~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1887                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1887~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1889                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_hit_OTERM583_OTERM1889~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_data_starting                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_rd_data_starting~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_inst_result[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_inst_result[22]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_inst_result[22]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_inst_result[28]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_iw[6]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_iw[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ld_align_sh16~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_baddr[8]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_baddr[22]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_baddr[22]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_st_bypass_delayed                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_st_bypass_delayed~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_st_data[15]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_st_data[15]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_a_not_src~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_b_is_dst~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_br                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_br~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_hi_imm16                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ctrl_hi_imm16~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[29]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_kill                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_kill~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[0]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[23]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_bht_data[1]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_bht_data[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_ctrl_mem16                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_ctrl_mem16~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_dst_regnum[3]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_dst_regnum[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_extra_pc[2]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_extra_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_extra_pc[4]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_extra_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[4]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[5]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[12]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[23]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[22]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[23]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[27]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[29]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[31]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_valid_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_br_cond_taken_history[2]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_br_cond_taken_history[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_br_cond_taken_history[3]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_br_cond_taken_history[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_br_cond_taken_history[4]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dst_regnum[3]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_dst_regnum[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_mem_baddr[2]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_mem_baddr[4]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_norm_intr_req                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_norm_intr_req~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_pc_plus_one[3]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_pc_plus_one[3]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_pc_plus_one[7]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_pc_plus_one[8]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_pc_plus_one[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_pc_plus_one[23]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_pc_plus_one[23]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_rot_mask[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_rot_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_rot_sel_fill3                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_rot_sel_fill3~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_st_data[6]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_st_data[8]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_st_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|W_ienable_reg_irq1                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|W_ienable_reg_irq1~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|W_ienable_reg_irq2                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|W_ienable_reg_irq2~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_line_field[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|i_readdatavalid_d1~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_active~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_initial_offset[0]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_initial_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_tag[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|address[3]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|address[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|address[5]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|address[5]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|address[6]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|address[6]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg|oci_ienable[2]~DUPLICATE                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|writedata[2]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|writedata[2]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|writedata[3]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[8]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[10]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[11]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[13]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[16]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[17]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[19]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[26]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[27]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[30]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[34]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[34]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[40]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[40]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[41]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[41]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[60]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[60]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[61]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[61]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[62]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[62]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[70]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[70]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[74]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[74]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[79]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[79]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[80]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[80]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:top_tanh_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:top_tanh_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]_OTERM717                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]_OTERM717~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~4_OTERM869                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal0~4_OTERM869DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal5~2_OTERM2425                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router|Equal5~2_OTERM2425DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[16]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[18]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[18]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[25]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[28]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[31]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[12]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[16]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[18]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[18]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[23]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[26]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[27]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[27]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[28]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[31]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_1[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[16]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[23]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[29]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_2[29]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[13]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[16]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[19]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[19]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[25]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[27]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_3[27]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[10]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[18]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[18]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[21]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[22]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[25]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[27]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_4[27]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[3]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[14]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[21]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[22]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[24]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[31]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_5[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[2]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[2]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[4]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[5]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[12]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[14]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[18]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[18]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[21]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[23]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[24]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[29]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[29]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[31]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_6[31]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[3]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[4]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[10]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[14]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[16]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[19]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[19]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[27]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|event_counter_7[27]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[3]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[7]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[9]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[14]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[16]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[29]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[41]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[41]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[51]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[51]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[55]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[55]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[58]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[58]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[59]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[59]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[60]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[60]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[63]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_0[63]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[2]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[5]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[6]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[18]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[18]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[21]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[21]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[22]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[31]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[41]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[41]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[48]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[48]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[49]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[49]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[53]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[53]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[60]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[60]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[61]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_1[61]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[11]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[14]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[16]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[21]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[21]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[22]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[25]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[25]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[29]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[31]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[33]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[33]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[44]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[44]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[47]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[47]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[48]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[48]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[51]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[51]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[54]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[54]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[60]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[60]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[61]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[61]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[62]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_2[62]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[11]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[14]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[16]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[44]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[44]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[46]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[46]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[59]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[59]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[61]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[61]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[62]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_3[62]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[2]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[5]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[6]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[9]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[11]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[16]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[22]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[29]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[31]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[41]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[41]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[44]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[44]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[46]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[46]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[49]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[49]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[55]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[55]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[59]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[59]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[63]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_4[63]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[0]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[3]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[5]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[6]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[14]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[22]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[22]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[23]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[23]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[27]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[27]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[29]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[41]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[41]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[44]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[44]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[47]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[47]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[48]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[48]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[51]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[51]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[52]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[52]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[54]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[54]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[56]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[56]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[59]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[59]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[60]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[60]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[61]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_5[61]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[9]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[31]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[31]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[32]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[32]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[35]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[35]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[43]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[43]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[57]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[57]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[61]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[61]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[62]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_6[62]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[5]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[9]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[13]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[25]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[25]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[26]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[26]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[32]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[32]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[33]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[33]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[34]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[34]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[37]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[37]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[40]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[40]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[41]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[41]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[42]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[42]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[47]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[47]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[48]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[48]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[52]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[52]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[55]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[55]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[57]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[57]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[61]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|time_counter_7[61]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[20]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[22]                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_addr[22]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|f_pop                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|f_pop~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_next.000000001                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_next.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_next.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000000010~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000001000                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000100000~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entries[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[5]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[5]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[7]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[7]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[8]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[8]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[30]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[30]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[31]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[31]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[33]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[37]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[37]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[40]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[40]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[43]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_0[43]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[11]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[11]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[15]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[15]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[29]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[32]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[32]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[33]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[33]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[34]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[34]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[36]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[36]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[37]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[37]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[39]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[39]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[40]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[40]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[41]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[41]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[43]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[43]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[1]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[2]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[6]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|refresh_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[5]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[11]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[12]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[13]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[20]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[21]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|period_h_register[10]                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|period_h_register[10]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|period_h_register[12]                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|period_h_register[12]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|timeout_occurred                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|nios_system_tec2_timer:timer|timeout_occurred~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[8]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[11]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[12]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[13]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[15]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[16]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[18]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[19]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[21]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[23]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[29]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~1_OTERM165                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~1_OTERM165DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~9_OTERM161                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~9_OTERM161DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~13_OTERM157                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~13_OTERM157DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~21_OTERM151                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~21_OTERM151DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~25_OTERM147                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|Add1~25_OTERM147DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE              ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                      ;
+-----------------------------+------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Name                        ; Ignored Entity         ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source             ;
+-----------------------------+------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Location                    ;                        ;              ; USB_B2_CLK          ; PIN_AF4                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[0]      ; PIN_AH4                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[1]      ; PIN_AH3                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[2]      ; PIN_AJ2                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[3]      ; PIN_AJ1                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[4]      ; PIN_AH2                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[5]      ; PIN_AG3                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[6]      ; PIN_AG2                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_B2_DATA[7]      ; PIN_AG1                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_EMPTY           ; PIN_AF5                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_FULL            ; PIN_AG5                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_OE_N            ; PIN_AF6                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_RD_N            ; PIN_AG6                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_RESET_N         ; PIN_AG7                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_SCL             ; PIN_AG8                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_SDA             ; PIN_AF8                         ; QSF Assignment             ;
; Location                    ;                        ;              ; USB_WR_N            ; PIN_AH5                         ; QSF Assignment             ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[0]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[10]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[11]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[12]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[13]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[14]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[15]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[1]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[2]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[3]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[4]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[5]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[6]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[7]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[8]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_tec2_sdram ;              ; za_data[9]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[0]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[10]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[11]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[12]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[13]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[14]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[15]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[1]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[2]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[3]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[4]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[5]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[6]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[7]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[8]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_tec2_sdram ;              ; m_data[9]           ; ON                              ; Compiler or HDL Assignment ;
; I/O Standard                ; tecnica2               ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_RZQ        ; 1.5 V                           ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; HSD                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_CLK          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_DATA[4]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_DATA[5]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_DATA[6]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_B2_DATA[7]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_EMPTY           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_FULL            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_OE_N            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_RD_N            ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_RESET_N         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_SCL             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_SDA             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; tecnica2               ;              ; USB_WR_N            ; 3.3-V LVTTL                     ; QSF Assignment             ;
+-----------------------------+------------------------+--------------+---------------------+---------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9308 ) ; 0.00 % ( 0 / 9308 )        ; 0.00 % ( 0 / 9308 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9308 ) ; 0.00 % ( 0 / 9308 )        ; 0.00 % ( 0 / 9308 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9087 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 197 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 24 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica2.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,978 / 32,070        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 2,978                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,308 / 32,070        ; 10 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,508                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,280                 ;       ;
;         [c] ALMs used for registers                         ; 520                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 368 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 38 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 38                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 410 / 3,207           ; 13 %  ;
;     -- Logic LABs                                           ; 410                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,728                 ;       ;
;     -- 7 input functions                                    ; 37                    ;       ;
;     -- 6 input functions                                    ; 1,006                 ;       ;
;     -- 5 input functions                                    ; 899                   ;       ;
;     -- 4 input functions                                    ; 658                   ;       ;
;     -- <=3 input functions                                  ; 2,128                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 494                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,596                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,055 / 64,140        ; 6 %   ;
;         -- Secondary logic registers                        ; 541 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,079                 ;       ;
;         -- Routing optimization registers                   ; 517                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 235 / 457             ; 51 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 18 / 397              ; 5 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 67,440 / 4,065,280    ; 2 %   ;
; Total block memory implementation bits                      ; 184,320 / 4,065,280   ; 5 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 87                ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.6% / 2.7% / 2.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 21.1% / 22.0% / 18.5% ;       ;
; Maximum fan-out                                             ; 4181                  ;       ;
; Highest non-global fan-out                                  ; 2499                  ;       ;
; Total fan-out                                               ; 38494                 ;       ;
; Average fan-out                                             ; 3.68                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2908 / 32070 ( 9 % )  ; 70 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2908                  ; 70                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3226 / 32070 ( 10 % ) ; 83 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1484                  ; 25                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1240                  ; 40                   ; 0                              ;
;         [c] ALMs used for registers                         ; 502                   ; 18                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 356 / 32070 ( 1 % )   ; 13 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 38 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 38                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 399 / 3207 ( 12 % )   ; 14 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 399                   ; 14                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 4616                  ; 112                  ; 0                              ;
;     -- 7 input functions                                    ; 35                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 983                   ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 874                   ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 645                   ; 13                   ; 0                              ;
;     -- <=3 input functions                                  ; 2079                  ; 49                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 485                   ; 9                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 3970 / 64140 ( 6 % )  ; 85 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 531 / 64140 ( < 1 % ) ; 10 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 3994                  ; 85                   ; 0                              ;
;         -- Routing optimization registers                   ; 507                   ; 10                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 232                   ; 0                    ; 3                              ;
; I/O registers                                               ; 69                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 67440                 ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 184320                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 18 / 397 ( 4 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 3 / 87 ( 3 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 4883                  ; 139                  ; 1                              ;
;     -- Registered Input Connections                         ; 4647                  ; 103                  ; 0                              ;
;     -- Output Connections                                   ; 69                    ; 203                  ; 4751                           ;
;     -- Registered Output Connections                        ; 5                     ; 203                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 37947                 ; 956                  ; 4824                           ;
;     -- Registered Connections                               ; 20205                 ; 719                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 124                   ; 208                  ; 4620                           ;
;     -- sld_hub:auto_hub                                     ; 208                   ; 2                    ; 132                            ;
;     -- hard_block:auto_generated_inst                       ; 4620                  ; 132                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 84                    ; 62                   ; 6                              ;
;     -- Output Ports                                         ; 147                   ; 79                   ; 13                             ;
;     -- Bidir Ports                                          ; 62                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 40                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 59                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT         ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT       ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50        ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50        ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50        ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50         ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD         ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]           ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]           ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]           ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]           ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; MTL2_TOUCH_INT_n ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]            ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]            ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]            ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]            ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]            ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]            ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]            ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]            ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]            ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]            ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27         ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]       ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]       ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]       ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]       ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]       ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]       ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]       ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]       ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_HS            ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_VS            ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN            ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK           ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT         ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK            ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]       ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]      ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]      ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]      ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]       ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]       ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]       ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]       ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]       ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]       ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]       ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]       ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]       ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]         ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]         ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N         ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE           ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK           ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N          ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM          ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N         ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM          ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N          ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL           ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK      ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]            ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]            ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]            ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]            ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]            ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]            ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]            ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]            ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]            ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]            ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]            ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]            ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]            ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]            ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]            ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]            ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]            ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]            ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]            ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]            ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]            ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]            ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]            ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]            ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]            ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]            ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]            ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]            ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]            ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]            ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]            ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]            ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]            ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]            ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]            ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]            ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]            ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]            ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]            ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]            ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]            ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]            ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD           ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]            ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]            ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]            ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]            ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]            ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]            ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]            ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]            ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]            ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]            ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[0]          ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[1]          ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[2]          ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[3]          ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[4]          ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[5]          ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[6]          ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_B[7]          ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_DCLK          ; AA21  ; 4A       ; 88           ; 0            ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[0]          ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[1]          ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[2]          ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[3]          ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[4]          ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[5]          ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[6]          ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_G[7]          ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_HSD           ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[0]          ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[1]          ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[2]          ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[3]          ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[4]          ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[5]          ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[6]          ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_R[7]          ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_TOUCH_I2C_SCL ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MTL2_VSD           ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N         ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N        ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]           ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]           ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]           ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]           ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]           ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]           ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]           ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]           ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK            ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]           ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]           ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]           ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]           ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]           ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]           ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]           ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]           ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS             ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]           ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]           ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]           ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]           ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]           ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]           ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]           ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]           ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N         ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS             ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                               ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------+
; ADC_CS_N           ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; AUD_ADCLRCK        ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; AUD_BCLK           ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; AUD_DACLRCK        ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; DRAM_DQ[0]         ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe               ;
; DRAM_DQ[10]        ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11]        ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12]        ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13]        ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14]        ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15]        ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]         ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]         ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]         ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]         ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]         ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]         ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]         ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]         ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]         ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_9  ;
; FPGA_I2C_SDAT      ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[0]          ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[10]         ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[11]         ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[12]         ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[13]         ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[14]         ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[15]         ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[16]         ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[17]         ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[18]         ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[19]         ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[1]          ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[20]         ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[21]         ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[22]         ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[23]         ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[24]         ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[25]         ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[26]         ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[27]         ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[28]         ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[29]         ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[2]          ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[30]         ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[31]         ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[32]         ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[33]         ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[34]         ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[35]         ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[3]          ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[4]          ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[5]          ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[6]          ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[7]          ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[8]          ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; GPIO_0[9]          ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; MTL2_TOUCH_I2C_SDA ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; PS2_CLK            ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; PS2_CLK2           ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; PS2_DAT            ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
; PS2_DAT2           ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                 ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 15 / 32 ( 47 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 74 / 80 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                        ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage   ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; MTL2_TOUCH_INT_n                ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; MTL2_DCLK                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; MTL2_R[0]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; MTL2_TOUCH_I2C_SDA              ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; MTL2_R[1]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; MTL2_TOUCH_I2C_SCL              ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; MTL2_R[2]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; MTL2_R[3]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; MTL2_VSD                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; MTL2_HSD                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; MTL2_R[4]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; MTL2_R[5]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; MTL2_B[2]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; MTL2_R[6]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; MTL2_R[7]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; MTL2_B[7]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; MTL2_B[4]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; MTL2_G[0]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; MTL2_G[6]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; MTL2_G[1]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CS_N                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; MTL2_B[6]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; MTL2_G[7]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; MTL2_B[0]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; MTL2_G[2]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; MTL2_B[5]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; MTL2_B[3]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; MTL2_B[1]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; MTL2_G[5]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; MTL2_G[4]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; MTL2_G[3]                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;           ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; ADC_DIN            ; Missing drive strength and slew rate ;
; ADC_SCLK           ; Missing drive strength and slew rate ;
; AUD_DACDAT         ; Missing drive strength and slew rate ;
; AUD_XCK            ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]      ; Missing drive strength and slew rate ;
; DRAM_BA[0]         ; Missing drive strength and slew rate ;
; DRAM_BA[1]         ; Missing drive strength and slew rate ;
; DRAM_CAS_N         ; Missing drive strength and slew rate ;
; DRAM_CKE           ; Missing drive strength and slew rate ;
; DRAM_CLK           ; Missing drive strength and slew rate ;
; DRAM_CS_N          ; Missing drive strength and slew rate ;
; DRAM_LDQM          ; Missing drive strength and slew rate ;
; DRAM_RAS_N         ; Missing drive strength and slew rate ;
; DRAM_UDQM          ; Missing drive strength and slew rate ;
; DRAM_WE_N          ; Missing drive strength and slew rate ;
; FAN_CTRL           ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK      ; Missing drive strength and slew rate ;
; HEX0[0]            ; Missing drive strength and slew rate ;
; HEX0[1]            ; Missing drive strength and slew rate ;
; HEX0[2]            ; Missing drive strength and slew rate ;
; HEX0[3]            ; Missing drive strength and slew rate ;
; HEX0[4]            ; Missing drive strength and slew rate ;
; HEX0[5]            ; Missing drive strength and slew rate ;
; HEX0[6]            ; Missing drive strength and slew rate ;
; HEX1[0]            ; Missing drive strength and slew rate ;
; HEX1[1]            ; Missing drive strength and slew rate ;
; HEX1[2]            ; Missing drive strength and slew rate ;
; HEX1[3]            ; Missing drive strength and slew rate ;
; HEX1[4]            ; Missing drive strength and slew rate ;
; HEX1[5]            ; Missing drive strength and slew rate ;
; HEX1[6]            ; Missing drive strength and slew rate ;
; HEX2[0]            ; Missing drive strength and slew rate ;
; HEX2[1]            ; Missing drive strength and slew rate ;
; HEX2[2]            ; Missing drive strength and slew rate ;
; HEX2[3]            ; Missing drive strength and slew rate ;
; HEX2[4]            ; Missing drive strength and slew rate ;
; HEX2[5]            ; Missing drive strength and slew rate ;
; HEX2[6]            ; Missing drive strength and slew rate ;
; HEX3[0]            ; Missing drive strength and slew rate ;
; HEX3[1]            ; Missing drive strength and slew rate ;
; HEX3[2]            ; Missing drive strength and slew rate ;
; HEX3[3]            ; Missing drive strength and slew rate ;
; HEX3[4]            ; Missing drive strength and slew rate ;
; HEX3[5]            ; Missing drive strength and slew rate ;
; HEX3[6]            ; Missing drive strength and slew rate ;
; HEX4[0]            ; Missing drive strength and slew rate ;
; HEX4[1]            ; Missing drive strength and slew rate ;
; HEX4[2]            ; Missing drive strength and slew rate ;
; HEX4[3]            ; Missing drive strength and slew rate ;
; HEX4[4]            ; Missing drive strength and slew rate ;
; HEX4[5]            ; Missing drive strength and slew rate ;
; HEX4[6]            ; Missing drive strength and slew rate ;
; HEX5[0]            ; Missing drive strength and slew rate ;
; HEX5[1]            ; Missing drive strength and slew rate ;
; HEX5[2]            ; Missing drive strength and slew rate ;
; HEX5[3]            ; Missing drive strength and slew rate ;
; HEX5[4]            ; Missing drive strength and slew rate ;
; HEX5[5]            ; Missing drive strength and slew rate ;
; HEX5[6]            ; Missing drive strength and slew rate ;
; IRDA_TXD           ; Missing drive strength and slew rate ;
; LEDR[0]            ; Missing drive strength and slew rate ;
; LEDR[1]            ; Missing drive strength and slew rate ;
; LEDR[2]            ; Missing drive strength and slew rate ;
; LEDR[3]            ; Missing drive strength and slew rate ;
; LEDR[4]            ; Missing drive strength and slew rate ;
; LEDR[5]            ; Missing drive strength and slew rate ;
; LEDR[6]            ; Missing drive strength and slew rate ;
; LEDR[7]            ; Missing drive strength and slew rate ;
; LEDR[8]            ; Missing drive strength and slew rate ;
; LEDR[9]            ; Missing drive strength and slew rate ;
; TD_RESET_N         ; Missing drive strength and slew rate ;
; VGA_B[0]           ; Missing drive strength and slew rate ;
; VGA_B[1]           ; Missing drive strength and slew rate ;
; VGA_B[2]           ; Missing drive strength and slew rate ;
; VGA_B[3]           ; Missing drive strength and slew rate ;
; VGA_B[4]           ; Missing drive strength and slew rate ;
; VGA_B[5]           ; Missing drive strength and slew rate ;
; VGA_B[6]           ; Missing drive strength and slew rate ;
; VGA_B[7]           ; Missing drive strength and slew rate ;
; VGA_BLANK_N        ; Missing drive strength and slew rate ;
; VGA_CLK            ; Missing drive strength and slew rate ;
; VGA_G[0]           ; Missing drive strength and slew rate ;
; VGA_G[1]           ; Missing drive strength and slew rate ;
; VGA_G[2]           ; Missing drive strength and slew rate ;
; VGA_G[3]           ; Missing drive strength and slew rate ;
; VGA_G[4]           ; Missing drive strength and slew rate ;
; VGA_G[5]           ; Missing drive strength and slew rate ;
; VGA_G[6]           ; Missing drive strength and slew rate ;
; VGA_G[7]           ; Missing drive strength and slew rate ;
; VGA_HS             ; Missing drive strength and slew rate ;
; VGA_R[0]           ; Missing drive strength and slew rate ;
; VGA_R[1]           ; Missing drive strength and slew rate ;
; VGA_R[2]           ; Missing drive strength and slew rate ;
; VGA_R[3]           ; Missing drive strength and slew rate ;
; VGA_R[4]           ; Missing drive strength and slew rate ;
; VGA_R[5]           ; Missing drive strength and slew rate ;
; VGA_R[6]           ; Missing drive strength and slew rate ;
; VGA_R[7]           ; Missing drive strength and slew rate ;
; VGA_SYNC_N         ; Missing drive strength and slew rate ;
; VGA_VS             ; Missing drive strength and slew rate ;
; MTL2_B[0]          ; Missing drive strength and slew rate ;
; MTL2_B[1]          ; Missing drive strength and slew rate ;
; MTL2_B[2]          ; Missing drive strength and slew rate ;
; MTL2_B[3]          ; Missing drive strength and slew rate ;
; MTL2_B[4]          ; Missing drive strength and slew rate ;
; MTL2_B[5]          ; Missing drive strength and slew rate ;
; MTL2_B[6]          ; Missing drive strength and slew rate ;
; MTL2_B[7]          ; Missing drive strength and slew rate ;
; MTL2_DCLK          ; Missing drive strength and slew rate ;
; MTL2_G[0]          ; Missing drive strength and slew rate ;
; MTL2_G[1]          ; Missing drive strength and slew rate ;
; MTL2_G[2]          ; Missing drive strength and slew rate ;
; MTL2_G[3]          ; Missing drive strength and slew rate ;
; MTL2_G[4]          ; Missing drive strength and slew rate ;
; MTL2_G[5]          ; Missing drive strength and slew rate ;
; MTL2_G[6]          ; Missing drive strength and slew rate ;
; MTL2_G[7]          ; Missing drive strength and slew rate ;
; MTL2_HSD           ; Missing drive strength and slew rate ;
; MTL2_R[0]          ; Missing drive strength and slew rate ;
; MTL2_R[1]          ; Missing drive strength and slew rate ;
; MTL2_R[2]          ; Missing drive strength and slew rate ;
; MTL2_R[3]          ; Missing drive strength and slew rate ;
; MTL2_R[4]          ; Missing drive strength and slew rate ;
; MTL2_R[5]          ; Missing drive strength and slew rate ;
; MTL2_R[6]          ; Missing drive strength and slew rate ;
; MTL2_R[7]          ; Missing drive strength and slew rate ;
; MTL2_TOUCH_I2C_SCL ; Missing drive strength and slew rate ;
; MTL2_VSD           ; Missing drive strength and slew rate ;
; ADC_CS_N           ; Missing drive strength and slew rate ;
; AUD_ADCLRCK        ; Missing drive strength and slew rate ;
; AUD_BCLK           ; Missing drive strength and slew rate ;
; AUD_DACLRCK        ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT      ; Missing drive strength and slew rate ;
; GPIO_0[0]          ; Missing drive strength and slew rate ;
; GPIO_0[1]          ; Missing drive strength and slew rate ;
; GPIO_0[2]          ; Missing drive strength and slew rate ;
; GPIO_0[3]          ; Missing drive strength and slew rate ;
; GPIO_0[4]          ; Missing drive strength and slew rate ;
; GPIO_0[5]          ; Missing drive strength and slew rate ;
; GPIO_0[6]          ; Missing drive strength and slew rate ;
; GPIO_0[7]          ; Missing drive strength and slew rate ;
; GPIO_0[8]          ; Missing drive strength and slew rate ;
; GPIO_0[9]          ; Missing drive strength and slew rate ;
; GPIO_0[10]         ; Missing drive strength and slew rate ;
; GPIO_0[11]         ; Missing drive strength and slew rate ;
; GPIO_0[12]         ; Missing drive strength and slew rate ;
; GPIO_0[13]         ; Missing drive strength and slew rate ;
; GPIO_0[14]         ; Missing drive strength and slew rate ;
; GPIO_0[15]         ; Missing drive strength and slew rate ;
; GPIO_0[16]         ; Missing drive strength and slew rate ;
; GPIO_0[17]         ; Missing drive strength and slew rate ;
; GPIO_0[18]         ; Missing drive strength and slew rate ;
; GPIO_0[19]         ; Missing drive strength and slew rate ;
; GPIO_0[20]         ; Missing drive strength and slew rate ;
; GPIO_0[21]         ; Missing drive strength and slew rate ;
; GPIO_0[22]         ; Missing drive strength and slew rate ;
; GPIO_0[23]         ; Missing drive strength and slew rate ;
; GPIO_0[24]         ; Missing drive strength and slew rate ;
; GPIO_0[25]         ; Missing drive strength and slew rate ;
; GPIO_0[26]         ; Missing drive strength and slew rate ;
; GPIO_0[27]         ; Missing drive strength and slew rate ;
; GPIO_0[28]         ; Missing drive strength and slew rate ;
; GPIO_0[29]         ; Missing drive strength and slew rate ;
; GPIO_0[30]         ; Missing drive strength and slew rate ;
; GPIO_0[31]         ; Missing drive strength and slew rate ;
; GPIO_0[32]         ; Missing drive strength and slew rate ;
; GPIO_0[33]         ; Missing drive strength and slew rate ;
; GPIO_0[34]         ; Missing drive strength and slew rate ;
; GPIO_0[35]         ; Missing drive strength and slew rate ;
; PS2_CLK            ; Missing drive strength and slew rate ;
; PS2_CLK2           ; Missing drive strength and slew rate ;
; PS2_DAT            ; Missing drive strength and slew rate ;
; PS2_DAT2           ; Missing drive strength and slew rate ;
; MTL2_TOUCH_I2C_SDA ; Missing drive strength and slew rate ;
; DRAM_DQ[0]         ; Missing drive strength and slew rate ;
; DRAM_DQ[1]         ; Missing drive strength and slew rate ;
; DRAM_DQ[2]         ; Missing drive strength and slew rate ;
; DRAM_DQ[3]         ; Missing drive strength and slew rate ;
; DRAM_DQ[4]         ; Missing drive strength and slew rate ;
; DRAM_DQ[5]         ; Missing drive strength and slew rate ;
; DRAM_DQ[6]         ; Missing drive strength and slew rate ;
; DRAM_DQ[7]         ; Missing drive strength and slew rate ;
; DRAM_DQ[8]         ; Missing drive strength and slew rate ;
; DRAM_DQ[9]         ; Missing drive strength and slew rate ;
; DRAM_DQ[10]        ; Missing drive strength and slew rate ;
; DRAM_DQ[11]        ; Missing drive strength and slew rate ;
; DRAM_DQ[12]        ; Missing drive strength and slew rate ;
; DRAM_DQ[13]        ; Missing drive strength and slew rate ;
; DRAM_DQ[14]        ; Missing drive strength and slew rate ;
; DRAM_DQ[15]        ; Missing drive strength and slew rate ;
+--------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                     ; Global Clock               ;
;     -- PLL Bandwidth                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                     ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                           ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                          ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                           ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                           ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                   ; 12                         ;
;     -- N Counter                                                                                                   ; 2                          ;
;     -- PLL Refclk Select                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                          ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                     ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                          ;                            ;
;         -- nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; On                         ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                           ; 3                          ;
;             -- C Counter PH Mux PRST                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                      ; 1                          ;
;         -- nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; On                         ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 270.000000 degrees         ;
;             -- C Counter                                                                                           ; 3                          ;
;             -- C Counter PH Mux PRST                                                                               ; 2                          ;
;             -- C Counter PRST                                                                                      ; 3                          ;
;         -- nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; Off                        ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                           ; 6                          ;
;             -- C Counter PH Mux PRST                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                      ; 1                          ;
;                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                      ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
; |tecnica2                                                                                                                               ; 2977.5 (0.0)         ; 3307.0 (0.0)                     ; 367.0 (0.0)                                       ; 37.5 (0.0)                       ; 0.0 (0.0)            ; 4728 (1)            ; 4596 (0)                  ; 69 (69)       ; 67440             ; 18    ; 3          ; 235  ; 0            ; |tecnica2                                                                                                                                                                                                                                                                                                                                                                                                    ; tecnica2                                         ; work             ;
;    |nios_system_tec2:u0|                                                                                                                ; 2907.7 (0.0)         ; 3225.0 (0.0)                     ; 354.8 (0.0)                                       ; 37.5 (0.0)                       ; 0.0 (0.0)            ; 4615 (0)            ; 4501 (0)                  ; 0 (0)         ; 67440             ; 18    ; 3          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0                                                                                                                                                                                                                                                                                                                                                                                ; nios_system_tec2                                 ; nios_system_tec2 ;
;       |altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|                                                                        ; 60.8 (9.6)           ; 85.5 (10.0)                      ; 24.8 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (18)            ; 145 (9)                   ; 0 (0)         ; 1840              ; 2     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io                                                                                                                                                                                                                                                                                                                       ; altera_avalon_mm_clock_crossing_bridge           ; nios_system_tec2 ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 20.5 (17.0)          ; 31.1 (20.2)                      ; 10.6 (3.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 55 (25)                   ; 0 (0)         ; 368               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_dc_fifo                            ; nios_system_tec2 ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 2.7 (0.0)            ; 4.3 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.1 (0.1)            ; 0.9 (0.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0.8 (0.0)            ; 6.6 (0.0)                        ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                        ; altera_dcfifo_synchronizer_bundle                ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 368               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                |altsyncram_86j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 368               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_86j1                                  ; work             ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 30.7 (26.7)          ; 44.4 (28.8)                      ; 13.8 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 81 (39)                   ; 0 (0)         ; 1472              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_dc_fifo                            ; nios_system_tec2 ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 3.0 (0.0)            ; 6.7 (0.0)                        ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[6].u|                                                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 1.0 (0.0)            ; 8.9 (0.0)                        ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                        ; altera_dcfifo_synchronizer_bundle                ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;                |altera_std_synchronizer_nocut:sync[6].u|                                                                                ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                ; altera_std_synchronizer_nocut                    ; nios_system_tec2 ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1472              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                |altsyncram_g6j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1472              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_g6j1                                  ; work             ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; -0.2 (0.0)           ; 0.8 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                      ; altera_irq_clock_crosser                         ; nios_system_tec2 ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; -0.2 (0.0)           ; 0.8 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_bundle                   ; work             ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                ; altera_std_synchronizer                          ; work             ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                  ; altera_irq_clock_crosser                         ; nios_system_tec2 ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_bundle                   ; work             ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                            ; altera_std_synchronizer                          ; work             ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.6 (0.3)            ; 2.0 (0.5)                        ; 1.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                          ; nios_system_tec2 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                        ; nios_system_tec2 ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1.5 (1.8)            ; 8.0 (4.7)                        ; 6.5 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                          ; nios_system_tec2 ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; -0.3 (-0.3)          ; 1.8 (1.8)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                        ; nios_system_tec2 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                        ; nios_system_tec2 ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                          ; nios_system_tec2 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                        ; nios_system_tec2 ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                          ; nios_system_tec2 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                        ; nios_system_tec2 ;
;       |nios_system_tec2_cpu:cpu|                                                                                                        ; 1135.3 (0.0)         ; 1320.9 (0.0)                     ; 201.5 (0.0)                                       ; 16.0 (0.0)                       ; 0.0 (0.0)            ; 1636 (0)            ; 1896 (0)                  ; 0 (0)         ; 64448             ; 13    ; 3          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu                                                                                                                                                                                                                                                                                                                                                       ; nios_system_tec2_cpu                             ; nios_system_tec2 ;
;          |nios_system_tec2_cpu_cpu:cpu|                                                                                                 ; 1135.3 (1004.9)      ; 1320.9 (1151.2)                  ; 201.5 (161.8)                                     ; 16.0 (15.5)                      ; 0.0 (0.0)            ; 1636 (1462)         ; 1896 (1606)               ; 0 (0)         ; 64448             ; 13    ; 3          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; nios_system_tec2_cpu_cpu                         ; nios_system_tec2 ;
;             |nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht                                                                                                                                                                                                                                                         ; nios_system_tec2_cpu_cpu_bht_module              ; nios_system_tec2 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                       ; work             ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                ; altsyncram_pdj1                                  ; work             ;
;             |nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data                                                                                                                                                                                                                                                 ; nios_system_tec2_cpu_cpu_dc_data_module          ; nios_system_tec2 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work             ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                        ; altsyncram_4kl1                                  ; work             ;
;             |nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag                                                                                                                                                                                                                                                   ; nios_system_tec2_cpu_cpu_dc_tag_module           ; nios_system_tec2 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                       ; work             ;
;                   |altsyncram_lpi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                                          ; altsyncram_lpi1                                  ; work             ;
;             |nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim                                                                                                                                                                                                                                             ; nios_system_tec2_cpu_cpu_dc_victim_module        ; nios_system_tec2 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                       ; work             ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                    ; altsyncram_baj1                                  ; work             ;
;             |nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data                                                                                                                                                                                                                                                 ; nios_system_tec2_cpu_cpu_ic_data_module          ; nios_system_tec2 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work             ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                        ; altsyncram_spj1                                  ; work             ;
;             |nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag                                                                                                                                                                                                                                                   ; nios_system_tec2_cpu_cpu_ic_tag_module           ; nios_system_tec2 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                       ; work             ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                          ; altsyncram_rgj1                                  ; work             ;
;             |nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell                                                                                                                                                                                                                                                ; nios_system_tec2_cpu_cpu_mult_cell               ; nios_system_tec2 ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                             ; altera_mult_add                                  ; work             ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                             ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                              ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                          ; work             ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                             ; altera_mult_add                                  ; work             ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                             ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                              ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                          ; work             ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                             ; altera_mult_add                                  ; work             ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                             ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                              ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                          ; work             ;
;             |nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|                                                 ; 130.4 (29.4)         ; 169.7 (31.8)                     ; 39.8 (2.4)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 174 (7)             ; 290 (87)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                ; nios_system_tec2_cpu_cpu_nios2_oci               ; nios_system_tec2 ;
;                |nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|                          ; 37.6 (0.0)           ; 60.2 (0.0)                       ; 23.1 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper                                                                                                                                                  ; nios_system_tec2_cpu_cpu_debug_slave_wrapper     ; nios_system_tec2 ;
;                   |nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk|                         ; 5.3 (4.3)            ; 23.0 (21.6)                      ; 17.7 (17.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk                                                      ; nios_system_tec2_cpu_cpu_debug_slave_sysclk      ; nios_system_tec2 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work             ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work             ;
;                   |nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|                               ; 30.7 (29.5)          ; 35.2 (33.6)                      ; 5.0 (4.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck                                                            ; nios_system_tec2_cpu_cpu_debug_slave_tck         ; nios_system_tec2 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work             ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work             ;
;                   |sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy|                                                     ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                           ; work             ;
;                |nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg|                                ; 5.2 (5.2)            ; 5.8 (5.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg                                                                                                                                                        ; nios_system_tec2_cpu_cpu_nios2_avalon_reg        ; nios_system_tec2 ;
;                |nios_system_tec2_cpu_cpu_nios2_oci_break:the_nios_system_tec2_cpu_cpu_nios2_oci_break|                                  ; 0.6 (0.6)            ; 14.8 (14.8)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_oci_break:the_nios_system_tec2_cpu_cpu_nios2_oci_break                                                                                                                                                          ; nios_system_tec2_cpu_cpu_nios2_oci_break         ; nios_system_tec2 ;
;                |nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug|                                  ; 5.6 (4.9)            ; 5.6 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug                                                                                                                                                          ; nios_system_tec2_cpu_cpu_nios2_oci_debug         ; nios_system_tec2 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                          ; work             ;
;                |nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|                                        ; 51.6 (51.6)          ; 51.6 (51.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 59 (59)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem                                                                                                                                                                ; nios_system_tec2_cpu_cpu_nios2_ocimem            ; nios_system_tec2 ;
;                   |nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram                                                                           ; nios_system_tec2_cpu_cpu_ociram_sp_ram_module    ; nios_system_tec2 ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work             ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                  ; work             ;
;             |nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a                                                                                                                                                                                                                                 ; nios_system_tec2_cpu_cpu_register_bank_a_module  ; nios_system_tec2 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                       ; work             ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                        ; altsyncram_voi1                                  ; work             ;
;             |nios_system_tec2_cpu_cpu_register_bank_b_module:nios_system_tec2_cpu_cpu_register_bank_b|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_register_bank_b_module:nios_system_tec2_cpu_cpu_register_bank_b                                                                                                                                                                                                                                 ; nios_system_tec2_cpu_cpu_register_bank_b_module  ; nios_system_tec2 ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_register_bank_b_module:nios_system_tec2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                       ; work             ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_register_bank_b_module:nios_system_tec2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                        ; altsyncram_voi1                                  ; work             ;
;       |nios_system_tec2_jtag_uart:jtag_uart|                                                                                            ; 62.3 (15.0)          ; 75.7 (16.8)                      ; 13.4 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (33)            ; 111 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                           ; nios_system_tec2_jtag_uart                       ; nios_system_tec2 ;
;          |alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|                                                               ; 23.1 (23.1)          ; 34.1 (34.1)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                                ; work             ;
;          |nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|                                                  ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r                                                                                                                                                                                                                                                               ; nios_system_tec2_jtag_uart_scfifo_r              ; nios_system_tec2 ;
;             |scfifo:rfifo|                                                                                                              ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                  ; scfifo                                           ; work             ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                       ; scfifo_3291                                      ; work             ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                  ; a_dpfifo_5771                                    ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                          ; a_fefifo_7cf                                     ; work             ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                     ; cntr_vg7                                         ; work             ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                          ; altsyncram_7pu1                                  ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                            ; cntr_jgb                                         ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                  ; cntr_jgb                                         ; work             ;
;          |nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|                                                  ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w                                                                                                                                                                                                                                                               ; nios_system_tec2_jtag_uart_scfifo_w              ; nios_system_tec2 ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                  ; scfifo                                           ; work             ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                       ; scfifo_3291                                      ; work             ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                  ; a_dpfifo_5771                                    ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                          ; a_fefifo_7cf                                     ; work             ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                     ; cntr_vg7                                         ; work             ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                          ; altsyncram_7pu1                                  ; work             ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                            ; cntr_jgb                                         ; work             ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                  ; cntr_jgb                                         ; work             ;
;       |nios_system_tec2_key:key|                                                                                                        ; 2.8 (2.8)            ; 4.6 (4.6)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_key:key                                                                                                                                                                                                                                                                                                                                                       ; nios_system_tec2_key                             ; nios_system_tec2 ;
;       |nios_system_tec2_led:led|                                                                                                        ; 2.8 (2.8)            ; 6.4 (6.4)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_led:led                                                                                                                                                                                                                                                                                                                                                       ; nios_system_tec2_led                             ; nios_system_tec2 ;
;       |nios_system_tec2_mm_interconnect_0:mm_interconnect_0|                                                                            ; 355.3 (0.0)          ; 376.2 (0.0)                      ; 22.9 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 580 (0)             ; 508 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                           ; nios_system_tec2_mm_interconnect_0               ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|                                                                    ; 83.0 (83.0)          ; 84.5 (84.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (87)             ; 184 (184)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 4.0 (4.0)            ; 4.8 (4.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 8.5 (8.5)            ; 8.6 (8.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                                       ; work             ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                       ; altsyncram_40n1                                  ; work             ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 34.4 (34.4)          ; 37.8 (37.8)                      ; 3.4 (3.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 31 (31)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:top_tanh_0_avalon_slave_0_agent_rsp_fifo|                                                               ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:top_tanh_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 3.0 (3.0)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; nios_system_tec2 ;
;          |altera_merlin_slave_agent:clock_crossing_io_s0_agent|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                        ; nios_system_tec2 ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; nios_system_tec2 ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                        ; nios_system_tec2 ;
;          |altera_merlin_slave_agent:performance_counter_0_control_slave_agent|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; nios_system_tec2 ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 9.7 (6.0)            ; 10.4 (6.8)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (13)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                        ; nios_system_tec2 ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                 ; nios_system_tec2 ;
;          |altera_merlin_slave_agent:top_tanh_0_avalon_slave_0_agent|                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:top_tanh_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                        ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:top_tanh_0_avalon_slave_0_translator|                                                          ; 13.6 (13.6)          ; 14.4 (14.4)                      ; 1.3 (1.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:top_tanh_0_avalon_slave_0_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 15.9 (15.9)          ; 18.3 (18.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                    ; nios_system_tec2 ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 10.6 (10.6)          ; 12.0 (12.0)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                    ; nios_system_tec2 ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 25.0 (25.0)          ; 26.1 (26.1)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                      ; nios_system_tec2 ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 10.2 (10.2)          ; 11.5 (11.5)                      ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                      ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux|                                                                       ; 5.2 (5.2)            ; 5.3 (5.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; nios_system_tec2_mm_interconnect_0_cmd_demux     ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                               ; 2.7 (2.7)            ; 3.7 (3.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                            ; nios_system_tec2_mm_interconnect_0_cmd_demux_001 ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                   ; 15.5 (11.8)          ; 16.7 (11.9)                      ; 1.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (46)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                ; nios_system_tec2_mm_interconnect_0_cmd_mux_003   ; nios_system_tec2 ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.7 (3.7)            ; 4.8 (4.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                         ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                   ; 17.1 (13.9)          ; 18.7 (14.4)                      ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (46)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                ; nios_system_tec2_mm_interconnect_0_cmd_mux_003   ; nios_system_tec2 ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.2 (3.2)            ; 4.3 (4.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                         ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_router:router|                                                                             ; 12.5 (12.5)          ; 14.0 (14.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                          ; nios_system_tec2_mm_interconnect_0_router        ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_router_001:router_001|                                                                     ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                  ; nios_system_tec2_mm_interconnect_0_router_001    ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                               ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                            ; nios_system_tec2_mm_interconnect_0_rsp_demux_003 ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                            ; nios_system_tec2_mm_interconnect_0_rsp_demux_003 ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux|                                                                           ; 39.2 (39.2)          ; 40.7 (40.7)                      ; 2.4 (2.4)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; nios_system_tec2_mm_interconnect_0_rsp_mux       ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                   ; 10.1 (10.1)          ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|nios_system_tec2_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                ; nios_system_tec2_mm_interconnect_0_rsp_mux_001   ; nios_system_tec2 ;
;       |nios_system_tec2_mm_interconnect_1:mm_interconnect_1|                                                                            ; 61.6 (0.0)           ; 66.6 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                           ; nios_system_tec2_mm_interconnect_1               ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 2.2 (2.2)            ; 2.4 (2.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; nios_system_tec2 ;
;          |altera_merlin_master_agent:clock_crossing_io_m0_agent|                                                                        ; 0.5 (0.5)            ; 1.4 (1.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                       ; nios_system_tec2 ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                        ; nios_system_tec2 ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 5.1 (5.1)            ; 6.1 (6.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 6.3 (6.3)            ; 6.9 (6.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 7.6 (7.6)            ; 8.1 (8.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                   ; nios_system_tec2 ;
;          |altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|                                                                   ; 7.0 (7.0)            ; 7.4 (7.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                    ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_1_cmd_demux:cmd_demux|                                                                       ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|nios_system_tec2_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; nios_system_tec2_mm_interconnect_1_cmd_demux     ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_1_router:router|                                                                             ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|nios_system_tec2_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                          ; nios_system_tec2_mm_interconnect_1_router        ; nios_system_tec2 ;
;          |nios_system_tec2_mm_interconnect_1_rsp_mux:rsp_mux|                                                                           ; 6.9 (6.9)            ; 7.1 (7.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|nios_system_tec2_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; nios_system_tec2_mm_interconnect_1_rsp_mux       ; nios_system_tec2 ;
;       |nios_system_tec2_performance_counter_0:performance_counter_0|                                                                    ; 702.8 (702.8)        ; 715.2 (715.2)                    ; 30.8 (30.8)                                       ; 18.5 (18.5)                      ; 0.0 (0.0)            ; 1235 (1235)         ; 1106 (1106)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                                                   ; nios_system_tec2_performance_counter_0           ; nios_system_tec2 ;
;       |nios_system_tec2_pll:pll|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_pll:pll                                                                                                                                                                                                                                                                                                                                                       ; nios_system_tec2_pll                             ; nios_system_tec2 ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                               ; altera_pll                                       ; work             ;
;       |nios_system_tec2_sdram:sdram|                                                                                                    ; 226.8 (118.4)        ; 239.2 (121.4)                    ; 12.3 (3.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 414 (175)           ; 283 (151)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_sdram:sdram                                                                                                                                                                                                                                                                                                                                                   ; nios_system_tec2_sdram                           ; nios_system_tec2 ;
;          |nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|                                      ; 108.4 (108.4)        ; 117.8 (117.8)                    ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 239 (239)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module                                                                                                                                                                                                                                                           ; nios_system_tec2_sdram_input_efifo_module        ; nios_system_tec2 ;
;       |nios_system_tec2_timer:timer|                                                                                                    ; 65.9 (65.9)          ; 77.9 (77.9)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (109)           ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|nios_system_tec2_timer:timer                                                                                                                                                                                                                                                                                                                                                   ; nios_system_tec2_timer                           ; nios_system_tec2 ;
;       |top_tanh:top_tanh_0|                                                                                                             ; 228.2 (27.2)         ; 241.7 (29.4)                     ; 14.5 (3.0)                                        ; 1.0 (0.8)                        ; 0.0 (0.0)            ; 284 (4)             ; 179 (80)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|top_tanh:top_tanh_0                                                                                                                                                                                                                                                                                                                                                            ; top_tanh                                         ; nios_system_tec2 ;
;          |derivada_tangente_hiperbolica:U2|                                                                                             ; 117.2 (61.9)         ; 126.6 (68.9)                     ; 9.4 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 175 (94)            ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2                                                                                                                                                                                                                                                                                                                           ; derivada_tangente_hiperbolica                    ; nios_system_tec2 ;
;             |lpm_clshift:lpm_clshift_component|                                                                                         ; 50.0 (0.0)           ; 53.3 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component                                                                                                                                                                                                                                                                                         ; lpm_clshift                                      ; work             ;
;                |lpm_clshift_5lb:auto_generated|                                                                                         ; 50.0 (50.0)          ; 53.3 (53.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated                                                                                                                                                                                                                                                          ; lpm_clshift_5lb                                  ; work             ;
;             |lpm_or:lpm_or_component|                                                                                                   ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|top_tanh:top_tanh_0|derivada_tangente_hiperbolica:U2|lpm_or:lpm_or_component                                                                                                                                                                                                                                                                                                   ; lpm_or                                           ; work             ;
;          |tangente_hiperbolica:U1|                                                                                                      ; 83.8 (58.6)          ; 85.7 (60.3)                      ; 2.1 (1.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 105 (69)            ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1                                                                                                                                                                                                                                                                                                                                    ; tangente_hiperbolica                             ; nios_system_tec2 ;
;             |lpm_clshift:lpm_clshift_component|                                                                                         ; 25.2 (0.0)           ; 25.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component                                                                                                                                                                                                                                                                                                  ; lpm_clshift                                      ; work             ;
;                |lpm_clshift_5lb:auto_generated|                                                                                         ; 25.2 (25.2)          ; 25.3 (25.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|lpm_clshift:lpm_clshift_component|lpm_clshift_5lb:auto_generated                                                                                                                                                                                                                                                                   ; lpm_clshift_5lb                                  ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 69.5 (0.5)           ; 82.0 (0.5)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                          ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 69.0 (0.0)           ; 81.5 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                      ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 69.0 (0.0)           ; 81.5 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                      ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 69.0 (1.2)           ; 81.5 (2.9)                       ; 12.5 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 95 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 67.8 (0.0)           ; 78.6 (0.0)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 67.8 (45.2)          ; 78.6 (52.7)                      ; 10.8 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (75)            ; 89 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                     ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                       ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.7 (10.7)          ; 13.8 (13.8)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tecnica2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                   ; altera_sld       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                 ;
+--------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name               ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; ADC_DIN            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT           ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50          ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50          ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50          ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; FAN_CTRL           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD           ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]             ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]             ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]             ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_CLK27           ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_HS              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_VS              ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK            ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[0]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[1]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[2]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[3]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[4]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[5]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[6]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_B[7]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_DCLK          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[0]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[1]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[2]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[3]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[4]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[5]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[6]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_G[7]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_HSD           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[0]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[1]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[2]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[3]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[4]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[5]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[6]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_R[7]          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_TOUCH_I2C_SCL ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_TOUCH_INT_n   ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; MTL2_VSD           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N           ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK           ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK        ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]          ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]         ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK            ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2           ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT            ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2           ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MTL2_TOUCH_I2C_SDA ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; CLOCK_50           ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]             ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                 ;                   ;         ;
; AUD_ADCDAT                                                                                                                                               ;                   ;         ;
; CLOCK2_50                                                                                                                                                ;                   ;         ;
; CLOCK3_50                                                                                                                                                ;                   ;         ;
; CLOCK4_50                                                                                                                                                ;                   ;         ;
; IRDA_RXD                                                                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                                                                   ;                   ;         ;
; KEY[2]                                                                                                                                                   ;                   ;         ;
; KEY[3]                                                                                                                                                   ;                   ;         ;
; SW[0]                                                                                                                                                    ;                   ;         ;
; SW[1]                                                                                                                                                    ;                   ;         ;
; SW[2]                                                                                                                                                    ;                   ;         ;
; SW[3]                                                                                                                                                    ;                   ;         ;
; SW[4]                                                                                                                                                    ;                   ;         ;
; SW[5]                                                                                                                                                    ;                   ;         ;
; SW[6]                                                                                                                                                    ;                   ;         ;
; SW[7]                                                                                                                                                    ;                   ;         ;
; SW[8]                                                                                                                                                    ;                   ;         ;
; SW[9]                                                                                                                                                    ;                   ;         ;
; TD_CLK27                                                                                                                                                 ;                   ;         ;
; TD_DATA[0]                                                                                                                                               ;                   ;         ;
; TD_DATA[1]                                                                                                                                               ;                   ;         ;
; TD_DATA[2]                                                                                                                                               ;                   ;         ;
; TD_DATA[3]                                                                                                                                               ;                   ;         ;
; TD_DATA[4]                                                                                                                                               ;                   ;         ;
; TD_DATA[5]                                                                                                                                               ;                   ;         ;
; TD_DATA[6]                                                                                                                                               ;                   ;         ;
; TD_DATA[7]                                                                                                                                               ;                   ;         ;
; TD_HS                                                                                                                                                    ;                   ;         ;
; TD_VS                                                                                                                                                    ;                   ;         ;
; MTL2_TOUCH_INT_n                                                                                                                                         ;                   ;         ;
; ADC_CS_N                                                                                                                                                 ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                              ;                   ;         ;
; AUD_BCLK                                                                                                                                                 ;                   ;         ;
; AUD_DACLRCK                                                                                                                                              ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                            ;                   ;         ;
; GPIO_0[0]                                                                                                                                                ;                   ;         ;
; GPIO_0[1]                                                                                                                                                ;                   ;         ;
; GPIO_0[2]                                                                                                                                                ;                   ;         ;
; GPIO_0[3]                                                                                                                                                ;                   ;         ;
; GPIO_0[4]                                                                                                                                                ;                   ;         ;
; GPIO_0[5]                                                                                                                                                ;                   ;         ;
; GPIO_0[6]                                                                                                                                                ;                   ;         ;
; GPIO_0[7]                                                                                                                                                ;                   ;         ;
; GPIO_0[8]                                                                                                                                                ;                   ;         ;
; GPIO_0[9]                                                                                                                                                ;                   ;         ;
; GPIO_0[10]                                                                                                                                               ;                   ;         ;
; GPIO_0[11]                                                                                                                                               ;                   ;         ;
; GPIO_0[12]                                                                                                                                               ;                   ;         ;
; GPIO_0[13]                                                                                                                                               ;                   ;         ;
; GPIO_0[14]                                                                                                                                               ;                   ;         ;
; GPIO_0[15]                                                                                                                                               ;                   ;         ;
; GPIO_0[16]                                                                                                                                               ;                   ;         ;
; GPIO_0[17]                                                                                                                                               ;                   ;         ;
; GPIO_0[18]                                                                                                                                               ;                   ;         ;
; GPIO_0[19]                                                                                                                                               ;                   ;         ;
; GPIO_0[20]                                                                                                                                               ;                   ;         ;
; GPIO_0[21]                                                                                                                                               ;                   ;         ;
; GPIO_0[22]                                                                                                                                               ;                   ;         ;
; GPIO_0[23]                                                                                                                                               ;                   ;         ;
; GPIO_0[24]                                                                                                                                               ;                   ;         ;
; GPIO_0[25]                                                                                                                                               ;                   ;         ;
; GPIO_0[26]                                                                                                                                               ;                   ;         ;
; GPIO_0[27]                                                                                                                                               ;                   ;         ;
; GPIO_0[28]                                                                                                                                               ;                   ;         ;
; GPIO_0[29]                                                                                                                                               ;                   ;         ;
; GPIO_0[30]                                                                                                                                               ;                   ;         ;
; GPIO_0[31]                                                                                                                                               ;                   ;         ;
; GPIO_0[32]                                                                                                                                               ;                   ;         ;
; GPIO_0[33]                                                                                                                                               ;                   ;         ;
; GPIO_0[34]                                                                                                                                               ;                   ;         ;
; GPIO_0[35]                                                                                                                                               ;                   ;         ;
; PS2_CLK                                                                                                                                                  ;                   ;         ;
; PS2_CLK2                                                                                                                                                 ;                   ;         ;
; PS2_DAT                                                                                                                                                  ;                   ;         ;
; PS2_DAT2                                                                                                                                                 ;                   ;         ;
; MTL2_TOUCH_I2C_SDA                                                                                                                                       ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[0]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[1]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[2]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[3]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[4]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[5]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[6]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[7]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[8]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                               ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[9]                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[10]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[11]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[12]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[13]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[14]                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                              ;                   ;         ;
;      - nios_system_tec2:u0|nios_system_tec2_sdram:sdram|za_data[15]                                                                                      ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                 ;                   ;         ;
; KEY[0]                                                                                                                                                   ;                   ;         ;
;      - nios_system_tec2:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 0       ;
;      - nios_system_tec2:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 0       ;
;      - nios_system_tec2:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 0       ;
;      - nios_system_tec2:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 0                 ; 0       ;
;      - nios_system_tec2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 0       ;
;      - nios_system_tec2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 0       ;
;      - nios_system_tec2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 0       ;
;      - nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                               ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                 ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                                                                                                                                                                                                                               ; PIN_AA14                   ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3              ; 186     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3              ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                     ; MLABCELL_X15_Y11_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~2                                                                                                                                                                                                                                         ; MLABCELL_X21_Y11_N36       ; 6       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                                                            ; FF_X22_Y9_N5               ; 30      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                         ; LABCELL_X11_Y12_N48        ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]~0                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y12_N54        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                            ; FF_X8_Y2_N41               ; 2498    ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                    ; FF_X10_Y15_N41             ; 230     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                    ; FF_X24_Y22_N26             ; 1113    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                        ; FF_X10_Y2_N35              ; 93      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y2_N0          ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y13_N6        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y13_N45       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                 ; FF_X25_Y10_N53             ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                        ; FF_X24_Y13_N25             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y7_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_inst_result[27]~2                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y9_N36        ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                ; FF_X28_Y13_N29             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_nxt~3                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y11_N18        ; 958     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y13_N12       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y11_N45       ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y15_N21       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y8_N18         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y9_N9          ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                    ; FF_X37_Y9_N59              ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y11_N45        ; 45      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                ; FF_X33_Y9_N17              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_src2[9]~1                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y9_N15         ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y8_N45         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y10_N48        ; 45      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_ctrl_src2_choose_imm~1                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y9_N27         ; 51      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y11_N6         ; 212     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y9_N15        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                               ; LABCELL_X40_Y9_N48         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                   ; FF_X27_Y8_N35              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y9_N24         ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y7_N15         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                ; LABCELL_X22_Y9_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y12_N9        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y10_N45        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y9_N45        ; 3       ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|i_readdatavalid_d1~DUPLICATE                                                                                                                                                                                                                                                               ; FF_X30_Y6_N40              ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y6_N45         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y6_N3          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y9_N15         ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                ; LABCELL_X33_Y6_N27         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                       ; FF_X18_Y6_N14              ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X7_Y2_N16               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; MLABCELL_X6_Y3_N27         ; 17      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X7_Y4_N30          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; MLABCELL_X6_Y3_N30         ; 39      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X7_Y2_N35               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[25]~19                    ; LABCELL_X2_Y1_N30          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[25]~21                    ; LABCELL_X2_Y1_N39          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[37]~15                    ; LABCELL_X2_Y1_N48          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[8]~10                     ; LABCELL_X4_Y2_N39          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[8]~9                      ; MLABCELL_X3_Y4_N42         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy|virtual_state_uir                                  ; LABCELL_X4_Y1_N48          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                          ; MLABCELL_X8_Y6_N42         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_oci_break:the_nios_system_tec2_cpu_cpu_nios2_oci_break|break_readreg[30]~0                                                                                                        ; LABCELL_X7_Y4_N51          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_oci_break:the_nios_system_tec2_cpu_cpu_nios2_oci_break|break_readreg[30]~1                                                                                                        ; MLABCELL_X8_Y4_N9          ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                     ; LABCELL_X7_Y3_N54          ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[21]~0                                                                                                                    ; LABCELL_X7_Y5_N39          ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|MonDReg[26]~9                                                                                                                    ; LABCELL_X7_Y3_N57          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                 ; MLABCELL_X8_Y5_N27         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                   ; MLABCELL_X8_Y6_N18         ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                      ; LABCELL_X13_Y5_N54         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                ; LABCELL_X1_Y3_N21          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                              ; LABCELL_X2_Y3_N30          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                      ; LABCELL_X2_Y3_N54          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y8_N18        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                     ; FF_X15_Y8_N38              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y8_N27        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                        ; LABCELL_X13_Y8_N57         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                        ; LABCELL_X13_Y5_N48         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y5_N24         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                      ; FF_X15_Y8_N35              ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y8_N24         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_key:key|always1~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y14_N45         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_led:led|always0~1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y14_N12       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem_used[79]~2                                                                                                                                                                                                                    ; LABCELL_X18_Y7_N0          ; 99      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|write~1                                                                                                                                                                                                                           ; LABCELL_X18_Y7_N39         ; 102     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                      ; LABCELL_X18_Y6_N42         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                          ; LABCELL_X17_Y8_N45         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                       ; LABCELL_X16_Y8_N33         ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X18_Y8_N21         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                     ; LABCELL_X18_Y8_N27         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                     ; LABCELL_X18_Y8_N15         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                     ; LABCELL_X18_Y8_N6          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                     ; LABCELL_X18_Y8_N3          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                     ; LABCELL_X18_Y8_N36         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                     ; LABCELL_X17_Y8_N6          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; FF_X18_Y8_N20              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                 ; MLABCELL_X21_Y8_N57        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                   ; FF_X18_Y8_N26              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                   ; FF_X18_Y8_N14              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                   ; FF_X18_Y8_N35              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                   ; FF_X18_Y8_N32              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                   ; FF_X21_Y5_N50              ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                             ; LABCELL_X17_Y8_N3          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                           ; LABCELL_X17_Y8_N39         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:top_tanh_0_avalon_slave_0_translator|av_begintransfer                                                                                                                                                                                                        ; LABCELL_X17_Y11_N51        ; 87      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                        ; LABCELL_X22_Y10_N12        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                 ; LABCELL_X22_Y8_N42         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]~0                                                                                                                                                                                                                       ; MLABCELL_X21_Y10_N24       ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                              ; FF_X21_Y7_N47              ; 125     ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                           ; LABCELL_X17_Y10_N21        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|save_dest_id~0                                                                                                                                                                                                                   ; LABCELL_X12_Y14_N48        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|Equal0~4                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y17_N36        ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always0~0                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y17_N48       ; 81      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y19_N36        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always12~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y17_N39       ; 84      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always13~0                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y17_N36        ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always15~0                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y17_N42        ; 85      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always16~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y19_N51       ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always18~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y17_N45       ; 75      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always19~0                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y19_N45        ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always1~0                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y17_N33       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always21~0                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y19_N51        ; 82      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always22~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y19_N48       ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always3~0                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y17_N48        ; 80      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always4~0                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y17_N18        ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always6~0                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y17_N51       ; 85      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always7~0                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y17_N33        ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|always9~0                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y17_N54       ; 76      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|global_reset~0                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y17_N30       ; 993     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 4173    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 330     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y3_N3          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y3_N24         ; 51      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[0]~2                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y3_N51        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                   ; FF_X25_Y3_N31              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                         ; FF_X24_Y3_N31              ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|always0~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y11_N24        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|always0~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y11_N33        ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|control_wr_strobe~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y11_N9         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|period_h_wr_strobe~0                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y15_N21        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|period_l_wr_strobe~2                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y15_N45        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y14_N54        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|data_aux[23]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y11_N57        ; 60      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|readdata[16]~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y11_N15       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[13]~1                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y8_N15         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[1]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y10_N33        ; 39      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system_tec2:u0|top_tanh:top_tanh_0|tangente_hiperbolica:U1|SALIDA[26]~2                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y8_N21         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                             ; FF_X1_Y3_N14               ; 67      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                ; LABCELL_X1_Y4_N12          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                  ; LABCELL_X2_Y2_N45          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                     ; LABCELL_X1_Y2_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                     ; LABCELL_X4_Y2_N21          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                       ; LABCELL_X2_Y2_N51          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                        ; LABCELL_X1_Y4_N6           ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                          ; MLABCELL_X3_Y2_N42         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                ; LABCELL_X1_Y3_N0           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                              ; LABCELL_X1_Y3_N48          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                ; LABCELL_X1_Y4_N54          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1           ; LABCELL_X1_Y5_N9           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; FF_X1_Y4_N8                ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; FF_X3_Y2_N59               ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; FF_X2_Y2_N26               ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; FF_X3_Y2_N17               ; 55      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                           ; LABCELL_X1_Y4_N18          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; FF_X1_Y4_N38               ; 40      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                               ; LABCELL_X1_Y4_N15          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                  ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 4173    ; Global Clock         ; GCLK3            ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]   ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 1       ; Global Clock         ; GCLK0            ; --                        ;
; nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]   ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 330     ; Global Clock         ; GCLK1            ; --                        ;
+---------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system_tec2:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; 2499    ;
; nios_system_tec2:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1113    ;
; nios_system_tec2:u0|nios_system_tec2_performance_counter_0:performance_counter_0|global_reset~0                                                   ; 993     ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|A_mem_stall_nxt~3                                                       ; 958     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_86j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 24           ; 16           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 384   ; 16                          ; 23                          ; 16                          ; 23                          ; 368                 ; 1           ; 0     ; None ; M10K_X14_Y11_N0                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; nios_system_tec2:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_g6j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 23           ; 64           ; 23           ; yes                    ; no                      ; yes                    ; yes                     ; 1472  ; 64                          ; 23                          ; 64                          ; 23                          ; 1472                ; 1           ; 0     ; None ; M10K_X14_Y13_N0                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None ; M10K_X41_Y9_N0                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None ; M10K_X26_Y12_N0, M10K_X26_Y10_N0                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216  ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1           ; 0     ; None ; M10K_X26_Y11_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None ; M10K_X26_Y8_N0                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X38_Y9_N0, M10K_X38_Y10_N0, M10K_X38_Y8_N0, M10K_X38_Y7_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072  ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0     ; None ; M10K_X38_Y6_N0                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None ; M10K_X5_Y5_N0                                                   ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y11_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_register_bank_b_module:nios_system_tec2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y12_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X14_Y6_N0                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M10K_X14_Y5_N0                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None ; M10K_X14_Y8_N0                                                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                   ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 10,696 / 289,320 ( 4 % )  ;
; C12 interconnects                           ; 44 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 3,430 / 119,108 ( 3 % )   ;
; C4 interconnects                            ; 1,635 / 56,300 ( 3 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,334 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,558 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 138 / 12,676 ( 1 % )      ;
; R14/C12 interconnect drivers                ; 159 / 20,720 ( < 1 % )    ;
; R3 interconnects                            ; 4,233 / 130,992 ( 3 % )   ;
; R6 interconnects                            ; 5,933 / 266,960 ( 2 % )   ;
; Spine clocks                                ; 7 / 360 ( 2 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 235          ; 37           ; 235          ; 0            ; 0            ; 239       ; 235          ; 0            ; 239       ; 239       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 46           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 202          ; 4            ; 239          ; 239          ; 0         ; 4            ; 239          ; 0         ; 0         ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 193          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ; 239          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FAN_CTRL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_B[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_DCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_G[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_HSD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_R[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_TOUCH_I2C_SCL  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_TOUCH_INT_n    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_VSD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MTL2_TOUCH_I2C_SDA  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x1            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                     ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; Source Clock(s)                                               ; Destination Clock(s)                                          ; Delay Added in ns ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 631.5             ;
; altera_reserved_tck                                           ; altera_reserved_tck                                           ; 269.1             ;
; u0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 27.0              ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.302             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.270             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.987             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.927             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; 1.827             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; 1.798             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                          ; 1.689             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.682             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.682             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.682             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.682             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.682             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.682             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.682             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; 1.479             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; 1.468             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 1.173             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|DRsize.010       ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[15]       ; 1.092             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.035             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; 1.029             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                      ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; 1.021             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.021             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.011             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[7]            ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[6]        ; 1.010             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.007             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; 0.992             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[20]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[19]       ; 0.991             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 0.989             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[22]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[21]       ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                ; 0.984             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.981             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[34]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[33]       ; 0.975             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[21]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[20]       ; 0.974             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[23]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[22]       ; 0.974             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 0.973             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                ; 0.968             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.962             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 0.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 0.957             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; 0.956             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                  ; 0.956             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                        ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; 0.950             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.947             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[6]            ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[5]        ; 0.946             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                  ; 0.943             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; 0.943             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 0.941             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[2]            ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[1]        ; 0.941             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[4]            ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[3]        ; 0.941             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[9]            ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[8]        ; 0.941             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 0.939             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 0.933             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.932             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 0.932             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[3]            ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[2]        ; 0.931             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[5]            ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[4]        ; 0.931             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 0.926             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 0.925             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[24]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[23]       ; 0.924             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[11]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[10]       ; 0.922             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[13]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[12]       ; 0.922             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[18]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[17]       ; 0.922             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[28]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[27]       ; 0.922             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[30]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[29]       ; 0.922             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[26]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[25]       ; 0.922             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 0.916             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                  ; 0.916             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[25]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[24]       ; 0.913             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[29]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[28]       ; 0.913             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[17]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[16]       ; 0.913             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[14]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[13]       ; 0.912             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[12]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[11]       ; 0.912             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[10]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[9]        ; 0.912             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[19]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[18]       ; 0.908             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[27]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[26]       ; 0.908             ;
; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module|entry_1[23]_OTERM803                                                                                                                                                                                            ; nios_system_tec2:u0|nios_system_tec2_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                           ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 0.898             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.898             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                  ; 0.898             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.897             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.896             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 0.890             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 0.887             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                  ; 0.885             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.874             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.873             ;
; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[37]           ; nios_system_tec2:u0|nios_system_tec2_cpu:cpu|nios_system_tec2_cpu_cpu:cpu|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck|sr[36]       ; 0.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                 ; 0.845             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                 ; 0.845             ;
; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; nios_system_tec2:u0|nios_system_tec2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; 0.844             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                 ; 0.833             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "tecnica2"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Critical Warning (11114): Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3924 fanout uses global clock CLKCTRL_G3
    Info (11162): nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G0
    Info (11162): nios_system_tec2:u0|nios_system_tec2_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 369 fanout uses global clock CLKCTRL_G1
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system_tec2/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'tecnica0.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at tecnica0.out.sdc(144): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 144
Warning (332174): Ignored filter at tecnica0.out.sdc(144): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr* could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 144
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(144): Argument <from> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 144
    Info (332050): set_false_path -from [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_break:the_nios_system_tec0_cpu_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr*}] File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 144
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(144): Argument <to> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 144
Warning (332174): Ignored filter at tecnica0.out.sdc(145): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 145
Warning (332174): Ignored filter at tecnica0.out.sdc(145): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 145
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(145): Argument <from> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 145
    Info (332050): set_false_path -from [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr[33]}] File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 145
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(145): Argument <to> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 145
Warning (332174): Ignored filter at tecnica0.out.sdc(146): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 146
Warning (332174): Ignored filter at tecnica0.out.sdc(146): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 146
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(146): Argument <from> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 146
    Info (332050): set_false_path -from [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr[0]}] File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 146
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(146): Argument <to> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 146
Warning (332174): Ignored filter at tecnica0.out.sdc(147): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 147
Warning (332174): Ignored filter at tecnica0.out.sdc(147): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 147
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(147): Argument <from> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 147
    Info (332050): set_false_path -from [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr[34]}] File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 147
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(147): Argument <to> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 147
Warning (332174): Ignored filter at tecnica0.out.sdc(148): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 148
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(148): Argument <from> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 148
    Info (332050): set_false_path -from [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_ocimem:the_nios_system_tec0_cpu_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr*}] File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 148
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(148): Argument <to> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 148
Warning (332174): Ignored filter at tecnica0.out.sdc(149): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|*jdo* could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 149
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(149): Argument <from> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 149
    Info (332050): set_false_path -from [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_tck:the_nios_system_tec0_cpu_cpu_debug_slave_tck|*sr*}] -to [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|*jdo*}] File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 149
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(149): Argument <to> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 149
Warning (332174): Ignored filter at tecnica0.out.sdc(150): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|ir* could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 150
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(150): Argument <to> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 150
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_debug_slave_wrapper:the_nios_system_tec0_cpu_cpu_debug_slave_wrapper|nios_system_tec0_cpu_cpu_debug_slave_sysclk:the_nios_system_tec0_cpu_cpu_debug_slave_sysclk|ir*}] File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 150
Warning (332174): Ignored filter at tecnica0.out.sdc(151): *nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|monitor_go could not be matched with a keeper File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 151
Warning (332049): Ignored set_false_path at tecnica0.out.sdc(151): Argument <to> is an empty collection File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 151
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*nios_system_tec0_cpu_cpu:*|nios_system_tec0_cpu_cpu_nios2_oci:the_nios_system_tec0_cpu_cpu_nios2_oci|nios_system_tec0_cpu_cpu_nios2_oci_debug:the_nios_system_tec0_cpu_cpu_nios2_oci_debug|monitor_go}] File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica0.out.sdc Line: 151
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):    3.333 u0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    6.666 u0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 u0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 u0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 72 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 50 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1276 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 210 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 2 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 193 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:39
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:37
Info (11888): Total time spent on timing analysis during the Fitter is 22.47 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:22
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 46 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ADC_CS_N has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 40
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 47
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 48
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 50
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 83
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 86
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 173
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 174
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 175
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 176
    Info (169065): Pin MTL2_TOUCH_I2C_SDA has a permanently disabled output enable File: C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v Line: 219
Info (144001): Generated suppressed messages file C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica2.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 7176 megabytes
    Info: Processing ended: Mon Apr 11 09:44:42 2022
    Info: Elapsed time: 00:03:06
    Info: Total CPU time (on all processors): 00:07:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica2.fit.smsg.


