// Seed: 632652824
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    output wand id_9,
    input tri1 id_10,
    input wire id_11,
    input tri id_12,
    input tri0 id_13
    , id_24,
    input tri id_14,
    input wire id_15,
    output tri0 id_16,
    input supply1 id_17,
    input wor id_18,
    input uwire id_19,
    input wand id_20,
    output wand id_21,
    input wire id_22
);
  logic [-1 : 1] id_25;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output wand id_2,
    input uwire id_3,
    input tri1 id_4,
    output wor id_5
);
  assign id_5 = ~(1);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3,
      id_4,
      id_2,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_0,
      id_4,
      id_4,
      id_3,
      id_3,
      id_0,
      id_3
  );
endmodule
