// Seed: 1236496240
module module_0 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output tri0 id_5
);
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wor id_6,
    output tri1 id_7,
    input wire id_8
);
  logic id_10;
  assign id_2 = 1'h0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_4,
      id_2,
      id_4,
      id_7
  );
  assign modCall_1.id_4 = 0;
  always @(posedge 1 - -1'd0) force id_7 = 1 == "";
endmodule
