// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_HH_
#define _pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_42_32_1_1.h"
#include "pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.h"

namespace ap_rtl {

struct pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<6> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<6> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<6> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<6> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s);

    ~pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s();

    sc_trace_file* mVcdFile;

    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde* line_buffer_Array_V_3_0_0_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde* line_buffer_Array_V_3_0_1_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde* line_buffer_Array_V_3_0_2_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde* line_buffer_Array_V_3_0_3_U;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U195;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U196;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U197;
    myproject_axi_mux_42_32_1_1<1,1,32,32,32,32,2,32>* myproject_axi_mux_42_32_1_1_U198;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<6> > kernel_data_V_3_4;
    sc_signal< sc_lv<6> > kernel_data_V_3_5;
    sc_signal< sc_lv<6> > kernel_data_V_3_6;
    sc_signal< sc_lv<6> > kernel_data_V_3_7;
    sc_signal< sc_lv<6> > kernel_data_V_3_12;
    sc_signal< sc_lv<6> > kernel_data_V_3_13;
    sc_signal< sc_lv<6> > kernel_data_V_3_14;
    sc_signal< sc_lv<6> > kernel_data_V_3_15;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_3_0_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_3_0_1_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_3_0_2_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_we0;
    sc_signal< sc_lv<6> > line_buffer_Array_V_3_0_3_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln241_reg_913;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > and_ln191_2_reg_950;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<10> > indvar_flatten_reg_148;
    sc_signal< sc_lv<1> > icmp_ln241_fu_170_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op154;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln241_reg_913_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln241_fu_176_p2;
    sc_signal< sc_lv<10> > add_ln241_reg_917;
    sc_signal< sc_lv<6> > tmp_data_0_V_3_reg_922;
    sc_signal< sc_logic > io_acc_block_signal_op21;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<6> > tmp_data_1_V_3_reg_929;
    sc_signal< sc_lv<6> > tmp_data_2_V_3_reg_936;
    sc_signal< sc_lv<6> > tmp_data_3_V_3_reg_943;
    sc_signal< sc_lv<1> > and_ln191_2_fu_362_p2;
    sc_signal< sc_lv<16> > pool_window_0_V_fu_368_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_reg_954;
    sc_signal< sc_lv<16> > pool_window_1_V_fu_376_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_reg_960;
    sc_signal< sc_lv<16> > pool_window_2_V_fu_384_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_reg_966;
    sc_signal< sc_lv<16> > pool_window_3_V_fu_392_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_reg_972;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_399_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_978;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_405_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_984;
    sc_signal< sc_lv<16> > pool_window_0_V_2_fu_411_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_2_reg_990;
    sc_signal< sc_lv<16> > pool_window_1_V_2_fu_419_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_2_reg_996;
    sc_signal< sc_lv<16> > pool_window_2_V_2_fu_427_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_2_reg_1002;
    sc_signal< sc_lv<16> > pool_window_3_V_2_fu_435_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_2_reg_1008;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_442_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_4_reg_1014;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_448_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_5_reg_1020;
    sc_signal< sc_lv<16> > pool_window_0_V_4_fu_454_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_4_reg_1026;
    sc_signal< sc_lv<16> > pool_window_1_V_4_fu_462_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_4_reg_1032;
    sc_signal< sc_lv<16> > pool_window_2_V_4_fu_470_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_4_reg_1038;
    sc_signal< sc_lv<16> > pool_window_3_V_4_fu_478_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_4_reg_1044;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_485_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_7_reg_1050;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_491_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_8_reg_1056;
    sc_signal< sc_lv<16> > pool_window_0_V_6_fu_497_p3;
    sc_signal< sc_lv<16> > pool_window_0_V_6_reg_1062;
    sc_signal< sc_lv<16> > pool_window_1_V_6_fu_505_p3;
    sc_signal< sc_lv<16> > pool_window_1_V_6_reg_1068;
    sc_signal< sc_lv<16> > pool_window_2_V_6_fu_513_p3;
    sc_signal< sc_lv<16> > pool_window_2_V_6_reg_1074;
    sc_signal< sc_lv<16> > pool_window_3_V_6_fu_521_p3;
    sc_signal< sc_lv<16> > pool_window_3_V_6_reg_1080;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_528_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_reg_1086;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_534_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_10_reg_1092;
    sc_signal< sc_lv<1> > icmp_ln212_fu_540_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1098;
    sc_signal< sc_lv<32> > select_ln227_fu_564_p3;
    sc_signal< sc_lv<32> > select_ln227_reg_1102;
    sc_signal< sc_lv<1> > icmp_ln216_fu_584_p2;
    sc_signal< sc_lv<1> > icmp_ln216_reg_1107;
    sc_signal< sc_lv<32> > select_ln222_fu_608_p3;
    sc_signal< sc_lv<32> > select_ln222_reg_1111;
    sc_signal< sc_lv<2> > select_ln65_15_fu_648_p3;
    sc_signal< sc_lv<2> > select_ln65_15_reg_1116;
    sc_signal< sc_lv<2> > select_ln65_17_fu_682_p3;
    sc_signal< sc_lv<2> > select_ln65_17_reg_1121;
    sc_signal< sc_lv<2> > select_ln65_19_fu_716_p3;
    sc_signal< sc_lv<2> > select_ln65_19_reg_1126;
    sc_signal< sc_lv<2> > select_ln65_21_fu_750_p3;
    sc_signal< sc_lv<2> > select_ln65_21_reg_1131;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_152_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_159;
    sc_signal< sc_lv<32> > add_ln225_fu_546_p2;
    sc_signal< sc_lv<32> > add_ln220_fu_590_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_load;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln191_fu_314_p2;
    sc_signal< sc_lv<1> > icmp_ln191_1_fu_324_p2;
    sc_signal< sc_lv<1> > icmp_ln191_2_fu_334_p2;
    sc_signal< sc_lv<1> > icmp_ln191_3_fu_344_p2;
    sc_signal< sc_lv<1> > and_ln191_1_fu_356_p2;
    sc_signal< sc_lv<1> > and_ln191_fu_350_p2;
    sc_signal< sc_lv<32> > add_ln227_fu_558_p2;
    sc_signal< sc_lv<32> > add_ln222_fu_602_p2;
    sc_signal< sc_lv<16> > select_ln65_fu_622_p3;
    sc_signal< sc_lv<16> > select_ln65_2_fu_634_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_639_p2;
    sc_signal< sc_lv<2> > select_ln65_13_fu_627_p3;
    sc_signal< sc_lv<2> > zext_ln65_fu_645_p1;
    sc_signal< sc_lv<16> > select_ln65_4_fu_656_p3;
    sc_signal< sc_lv<16> > select_ln65_6_fu_668_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_673_p2;
    sc_signal< sc_lv<2> > select_ln65_16_fu_661_p3;
    sc_signal< sc_lv<2> > zext_ln65_1_fu_679_p1;
    sc_signal< sc_lv<16> > select_ln65_8_fu_690_p3;
    sc_signal< sc_lv<16> > select_ln65_10_fu_702_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_707_p2;
    sc_signal< sc_lv<2> > select_ln65_18_fu_695_p3;
    sc_signal< sc_lv<2> > zext_ln65_2_fu_713_p1;
    sc_signal< sc_lv<16> > select_ln65_12_fu_724_p3;
    sc_signal< sc_lv<16> > select_ln65_14_fu_736_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_741_p2;
    sc_signal< sc_lv<2> > select_ln65_20_fu_729_p3;
    sc_signal< sc_lv<2> > zext_ln65_3_fu_747_p1;
    sc_signal< sc_lv<32> > tmp_27_fu_775_p1;
    sc_signal< sc_lv<32> > tmp_27_fu_775_p2;
    sc_signal< sc_lv<32> > tmp_27_fu_775_p3;
    sc_signal< sc_lv<32> > tmp_27_fu_775_p4;
    sc_signal< sc_lv<32> > tmp_27_fu_775_p6;
    sc_signal< sc_lv<32> > tmp_28_fu_811_p1;
    sc_signal< sc_lv<32> > tmp_28_fu_811_p2;
    sc_signal< sc_lv<32> > tmp_28_fu_811_p3;
    sc_signal< sc_lv<32> > tmp_28_fu_811_p4;
    sc_signal< sc_lv<32> > tmp_28_fu_811_p6;
    sc_signal< sc_lv<32> > tmp_29_fu_847_p1;
    sc_signal< sc_lv<32> > tmp_29_fu_847_p2;
    sc_signal< sc_lv<32> > tmp_29_fu_847_p3;
    sc_signal< sc_lv<32> > tmp_29_fu_847_p4;
    sc_signal< sc_lv<32> > tmp_29_fu_847_p6;
    sc_signal< sc_lv<32> > tmp_30_fu_883_p1;
    sc_signal< sc_lv<32> > tmp_30_fu_883_p2;
    sc_signal< sc_lv<32> > tmp_30_fu_883_p3;
    sc_signal< sc_lv<32> > tmp_30_fu_883_p4;
    sc_signal< sc_lv<32> > tmp_30_fu_883_p6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_318;
    sc_signal< bool > ap_condition_313;
    sc_signal< bool > ap_condition_303;
    sc_signal< bool > ap_condition_795;
    sc_signal< bool > ap_condition_263;
    sc_signal< bool > ap_condition_800;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<10> ap_const_lv10_349;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln220_fu_590_p2();
    void thread_add_ln222_fu_602_p2();
    void thread_add_ln225_fu_546_p2();
    void thread_add_ln227_fu_558_p2();
    void thread_add_ln241_fu_176_p2();
    void thread_and_ln191_1_fu_356_p2();
    void thread_and_ln191_2_fu_362_p2();
    void thread_and_ln191_fu_350_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_condition_263();
    void thread_ap_condition_303();
    void thread_ap_condition_313();
    void thread_ap_condition_318();
    void thread_ap_condition_795();
    void thread_ap_condition_800();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_152_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_159();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_load();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_icmp_ln1496_10_fu_534_p2();
    void thread_icmp_ln1496_11_fu_741_p2();
    void thread_icmp_ln1496_1_fu_405_p2();
    void thread_icmp_ln1496_2_fu_639_p2();
    void thread_icmp_ln1496_3_fu_528_p2();
    void thread_icmp_ln1496_4_fu_442_p2();
    void thread_icmp_ln1496_5_fu_448_p2();
    void thread_icmp_ln1496_6_fu_673_p2();
    void thread_icmp_ln1496_7_fu_485_p2();
    void thread_icmp_ln1496_8_fu_491_p2();
    void thread_icmp_ln1496_9_fu_707_p2();
    void thread_icmp_ln1496_fu_399_p2();
    void thread_icmp_ln191_1_fu_324_p2();
    void thread_icmp_ln191_2_fu_334_p2();
    void thread_icmp_ln191_3_fu_344_p2();
    void thread_icmp_ln191_fu_314_p2();
    void thread_icmp_ln212_fu_540_p2();
    void thread_icmp_ln216_fu_584_p2();
    void thread_icmp_ln241_fu_170_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op154();
    void thread_io_acc_block_signal_op21();
    void thread_line_buffer_Array_V_3_0_0_ce0();
    void thread_line_buffer_Array_V_3_0_0_we0();
    void thread_line_buffer_Array_V_3_0_1_ce0();
    void thread_line_buffer_Array_V_3_0_1_we0();
    void thread_line_buffer_Array_V_3_0_2_ce0();
    void thread_line_buffer_Array_V_3_0_2_we0();
    void thread_line_buffer_Array_V_3_0_3_ce0();
    void thread_line_buffer_Array_V_3_0_3_we0();
    void thread_pool_window_0_V_2_fu_411_p3();
    void thread_pool_window_0_V_4_fu_454_p3();
    void thread_pool_window_0_V_6_fu_497_p3();
    void thread_pool_window_0_V_fu_368_p3();
    void thread_pool_window_1_V_2_fu_419_p3();
    void thread_pool_window_1_V_4_fu_462_p3();
    void thread_pool_window_1_V_6_fu_505_p3();
    void thread_pool_window_1_V_fu_376_p3();
    void thread_pool_window_2_V_2_fu_427_p3();
    void thread_pool_window_2_V_4_fu_470_p3();
    void thread_pool_window_2_V_6_fu_513_p3();
    void thread_pool_window_2_V_fu_384_p3();
    void thread_pool_window_3_V_2_fu_435_p3();
    void thread_pool_window_3_V_4_fu_478_p3();
    void thread_pool_window_3_V_6_fu_521_p3();
    void thread_pool_window_3_V_fu_392_p3();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln222_fu_608_p3();
    void thread_select_ln227_fu_564_p3();
    void thread_select_ln65_10_fu_702_p3();
    void thread_select_ln65_12_fu_724_p3();
    void thread_select_ln65_13_fu_627_p3();
    void thread_select_ln65_14_fu_736_p3();
    void thread_select_ln65_15_fu_648_p3();
    void thread_select_ln65_16_fu_661_p3();
    void thread_select_ln65_17_fu_682_p3();
    void thread_select_ln65_18_fu_695_p3();
    void thread_select_ln65_19_fu_716_p3();
    void thread_select_ln65_20_fu_729_p3();
    void thread_select_ln65_21_fu_750_p3();
    void thread_select_ln65_2_fu_634_p3();
    void thread_select_ln65_4_fu_656_p3();
    void thread_select_ln65_6_fu_668_p3();
    void thread_select_ln65_8_fu_690_p3();
    void thread_select_ln65_fu_622_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_27_fu_775_p1();
    void thread_tmp_27_fu_775_p2();
    void thread_tmp_27_fu_775_p3();
    void thread_tmp_27_fu_775_p4();
    void thread_tmp_28_fu_811_p1();
    void thread_tmp_28_fu_811_p2();
    void thread_tmp_28_fu_811_p3();
    void thread_tmp_28_fu_811_p4();
    void thread_tmp_29_fu_847_p1();
    void thread_tmp_29_fu_847_p2();
    void thread_tmp_29_fu_847_p3();
    void thread_tmp_29_fu_847_p4();
    void thread_tmp_30_fu_883_p1();
    void thread_tmp_30_fu_883_p2();
    void thread_tmp_30_fu_883_p3();
    void thread_tmp_30_fu_883_p4();
    void thread_zext_ln65_1_fu_679_p1();
    void thread_zext_ln65_2_fu_713_p1();
    void thread_zext_ln65_3_fu_747_p1();
    void thread_zext_ln65_fu_645_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
