{
 "Device" : "GW2A-18C",
 "Files" : [
  {
   "Path" : "D:/Development/Project/MelonSoc/src/cpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Development/Project/MelonSoc/src/gowin_mult/gowin_mult.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Development/Project/MelonSoc/src/integer_division/integer_division.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Development/Project/MelonSoc/src/mem.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Development/Project/MelonSoc/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Development/Project/MelonSoc/src/uart.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/Development/Project/MelonSoc/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}