#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e4cbb94f300 .scope module, "convolver" "convolver" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "global_rst";
    .port_info 3 /INPUT 8 "myInput";
    .port_info 4 /INPUT 72 "weight";
    .port_info 5 /INPUT 8 "bias";
    .port_info 6 /OUTPUT 8 "conv_op";
    .port_info 7 /OUTPUT 1 "valid_conv";
    .port_info 8 /OUTPUT 1 "end_conv";
P_0x5e4cbb8e2470 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x5e4cbb8e24b0 .param/l "INPUT_SIZE" 0 2 5, +C4<00000000000000000000000000011100>;
P_0x5e4cbb8e24f0 .param/l "KERNEL_SIZE" 0 2 6, +C4<00000000000000000000000000000011>;
P_0x5e4cbb8e2530 .param/l "STRIDE" 0 2 7, +C4<00000000000000000000000000000001>;
o0x71f41128abd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5e4cbb97efe0_0 .net "bias", 7 0, o0x71f41128abd8;  0 drivers
o0x71f411289078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e4cbb97f0c0_0 .net "ce", 0 0, o0x71f411289078;  0 drivers
o0x71f4112890a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e4cbb97f180_0 .net "clk", 0 0, o0x71f4112890a8;  0 drivers
v0x5e4cbb97f250_0 .var "col_counter", 5 0;
v0x5e4cbb97f2f0_0 .net "conv_op", 7 0, L_0x5e4cbb9808a0;  1 drivers
v0x5e4cbb97f420_0 .var "cycle_counter", 10 0;
v0x5e4cbb97f500_0 .var "end_conv", 0 0;
o0x71f411289108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e4cbb97f5c0_0 .net "global_rst", 0 0, o0x71f411289108;  0 drivers
o0x71f411289018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5e4cbb97f660_0 .net "myInput", 7 0, o0x71f411289018;  0 drivers
v0x5e4cbb97f720_0 .var "row_counter", 5 0;
L_0x71f410fb7018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e4cbb97f800 .array "tmp", 0 10;
v0x5e4cbb97f800_0 .net v0x5e4cbb97f800 0, 7 0, L_0x71f410fb7018; 1 drivers
v0x5e4cbb97f800_1 .net v0x5e4cbb97f800 1, 7 0, v0x5e4cbb925a40_0; 1 drivers
v0x5e4cbb97f800_2 .net v0x5e4cbb97f800 2, 7 0, v0x5e4cbb96c110_0; 1 drivers
v0x5e4cbb97f800_3 .net v0x5e4cbb97f800 3, 7 0, L_0x5e4cbb92d460; 1 drivers
v0x5e4cbb97f800_4 .net v0x5e4cbb97f800 4, 7 0, v0x5e4cbb9732b0_0; 1 drivers
v0x5e4cbb97f800_5 .net v0x5e4cbb97f800 5, 7 0, v0x5e4cbb974080_0; 1 drivers
v0x5e4cbb97f800_6 .net v0x5e4cbb97f800 6, 7 0, L_0x5e4cbb92cb20; 1 drivers
v0x5e4cbb97f800_7 .net v0x5e4cbb97f800 7, 7 0, v0x5e4cbb97b310_0; 1 drivers
v0x5e4cbb97f800_8 .net v0x5e4cbb97f800 8, 7 0, v0x5e4cbb97c1f0_0; 1 drivers
v0x5e4cbb97f800_9 .net v0x5e4cbb97f800 9, 7 0, v0x5e4cbb97d280_0; 1 drivers
o0x71f41128acf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5e4cbb97f800_10 .net v0x5e4cbb97f800 10, 7 0, o0x71f41128acf8; 0 drivers
v0x5e4cbb97fb50_0 .var "valid_conv", 0 0;
o0x71f41128ad58 .functor BUFZ 72, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e4cbb97fbf0_0 .net "weight", 71 0, o0x71f41128ad58;  0 drivers
v0x5e4cbb97fcd0 .array "weight_tmp", 0 8;
v0x5e4cbb97fcd0_0 .net v0x5e4cbb97fcd0 0, 7 0, L_0x5e4cbb97fe90; 1 drivers
v0x5e4cbb97fcd0_1 .net v0x5e4cbb97fcd0 1, 7 0, L_0x5e4cbb97ff30; 1 drivers
v0x5e4cbb97fcd0_2 .net v0x5e4cbb97fcd0 2, 7 0, L_0x5e4cbb980070; 1 drivers
v0x5e4cbb97fcd0_3 .net v0x5e4cbb97fcd0 3, 7 0, L_0x5e4cbb980160; 1 drivers
v0x5e4cbb97fcd0_4 .net v0x5e4cbb97fcd0 4, 7 0, L_0x5e4cbb980280; 1 drivers
v0x5e4cbb97fcd0_5 .net v0x5e4cbb97fcd0 5, 7 0, L_0x5e4cbb980320; 1 drivers
v0x5e4cbb97fcd0_6 .net v0x5e4cbb97fcd0 6, 7 0, L_0x5e4cbb980450; 1 drivers
v0x5e4cbb97fcd0_7 .net v0x5e4cbb97fcd0 7, 7 0, L_0x5e4cbb980540; 1 drivers
v0x5e4cbb97fcd0_8 .net v0x5e4cbb97fcd0 8, 7 0, L_0x5e4cbb980790; 1 drivers
L_0x5e4cbb97fe90 .part o0x71f41128ad58, 0, 8;
L_0x5e4cbb97ff30 .part o0x71f41128ad58, 8, 8;
L_0x5e4cbb980070 .part o0x71f41128ad58, 16, 8;
L_0x5e4cbb980160 .part o0x71f41128ad58, 24, 8;
L_0x5e4cbb980280 .part o0x71f41128ad58, 32, 8;
L_0x5e4cbb980320 .part o0x71f41128ad58, 40, 8;
L_0x5e4cbb980450 .part o0x71f41128ad58, 48, 8;
L_0x5e4cbb980540 .part o0x71f41128ad58, 56, 8;
L_0x5e4cbb980790 .part o0x71f41128ad58, 64, 8;
S_0x5e4cbb90c240 .scope generate, "MAC[0]" "MAC[0]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb90c420 .param/l "i" 1 2 33, +C4<00>;
S_0x5e4cbb90c4c0 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb90c240;
 .timescale -9 -12;
S_0x5e4cbb907850 .scope module, "mac" "mac_manual" 2 67, 3 3 0, S_0x5e4cbb90c4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb907a30 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb92d580_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb92cc40_0 .net "b", 7 0, L_0x5e4cbb97fe90;  alias, 1 drivers
v0x5e4cbb92c300_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb925ae0_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb925a40_0 .var "data_out", 7 0;
v0x5e4cbb925810_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb925950_0 .net "tmp", 7 0, L_0x71f410fb7018;  alias, 1 drivers
E_0x5e4cbb8fa400 .event posedge, v0x5e4cbb925ae0_0;
S_0x5e4cbb96b560 .scope generate, "MAC[1]" "MAC[1]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb96b780 .param/l "i" 1 2 33, +C4<01>;
S_0x5e4cbb96b840 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb96b560;
 .timescale -9 -12;
S_0x5e4cbb96ba20 .scope module, "mac" "mac_manual" 2 67, 3 3 0, S_0x5e4cbb96b840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb96bc20 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb96bd70_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb96be80_0 .net "b", 7 0, L_0x5e4cbb97ff30;  alias, 1 drivers
v0x5e4cbb96bf40_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb96c040_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb96c110_0 .var "data_out", 7 0;
v0x5e4cbb96c200_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb96c2a0_0 .net "tmp", 7 0, v0x5e4cbb925a40_0;  alias, 1 drivers
S_0x5e4cbb96c410 .scope generate, "MAC[2]" "MAC[2]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb96c640 .param/l "i" 1 2 33, +C4<010>;
S_0x5e4cbb96c700 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb96c410;
 .timescale -9 -12;
S_0x5e4cbb96c8e0 .scope generate, "genblk1" "genblk1" 2 36, 2 36 0, S_0x5e4cbb96c700;
 .timescale -9 -12;
v0x5e4cbb972670_0 .net "tmp2", 7 0, v0x5e4cbb96d250_0;  1 drivers
S_0x5e4cbb96cae0 .scope module, "mac" "mac_manual" 2 49, 3 3 0, S_0x5e4cbb96c8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb96cce0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb96ce60_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb96cf90_0 .net "b", 7 0, L_0x5e4cbb980070;  alias, 1 drivers
v0x5e4cbb96d070_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb96d160_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb96d250_0 .var "data_out", 7 0;
v0x5e4cbb96d360_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb96d450_0 .net "tmp", 7 0, v0x5e4cbb96c110_0;  alias, 1 drivers
S_0x5e4cbb96d5d0 .scope module, "sr" "shift_register" 2 58, 4 3 0, S_0x5e4cbb96c8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5e4cbb951dd0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5e4cbb951e10 .param/l "size" 0 4 5, +C4<000000000000000000000000000011001>;
v0x5e4cbb972120_24 .array/port v0x5e4cbb972120, 24;
L_0x5e4cbb92d460 .functor BUFZ 8, v0x5e4cbb972120_24, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5e4cbb971d60_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb971e00_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb971ec0_0 .net "data_in", 7 0, v0x5e4cbb96d250_0;  alias, 1 drivers
v0x5e4cbb971f90_0 .net "data_out", 7 0, L_0x5e4cbb92d460;  alias, 1 drivers
v0x5e4cbb972030_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb972120 .array "tmp", 0 24, 7 0;
S_0x5e4cbb96d870 .scope generate, "genblk1[0]" "genblk1[0]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96da70 .param/l "l" 1 4 15, +C4<00>;
S_0x5e4cbb96db50 .scope generate, "genblk1[1]" "genblk1[1]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96dd50 .param/l "l" 1 4 15, +C4<01>;
S_0x5e4cbb96de10 .scope generate, "genblk1[2]" "genblk1[2]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96e020 .param/l "l" 1 4 15, +C4<010>;
S_0x5e4cbb96e0e0 .scope generate, "genblk1[3]" "genblk1[3]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96e2c0 .param/l "l" 1 4 15, +C4<011>;
S_0x5e4cbb96e3a0 .scope generate, "genblk1[4]" "genblk1[4]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96e5d0 .param/l "l" 1 4 15, +C4<0100>;
S_0x5e4cbb96e6b0 .scope generate, "genblk1[5]" "genblk1[5]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96e890 .param/l "l" 1 4 15, +C4<0101>;
S_0x5e4cbb96e970 .scope generate, "genblk1[6]" "genblk1[6]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96eb50 .param/l "l" 1 4 15, +C4<0110>;
S_0x5e4cbb96ec30 .scope generate, "genblk1[7]" "genblk1[7]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96ee10 .param/l "l" 1 4 15, +C4<0111>;
S_0x5e4cbb96eef0 .scope generate, "genblk1[8]" "genblk1[8]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96e580 .param/l "l" 1 4 15, +C4<01000>;
S_0x5e4cbb96f160 .scope generate, "genblk1[9]" "genblk1[9]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96f340 .param/l "l" 1 4 15, +C4<01001>;
S_0x5e4cbb96f420 .scope generate, "genblk1[10]" "genblk1[10]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96f600 .param/l "l" 1 4 15, +C4<01010>;
S_0x5e4cbb96f6e0 .scope generate, "genblk1[11]" "genblk1[11]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96f8c0 .param/l "l" 1 4 15, +C4<01011>;
S_0x5e4cbb96f9a0 .scope generate, "genblk1[12]" "genblk1[12]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96fb80 .param/l "l" 1 4 15, +C4<01100>;
S_0x5e4cbb96fc60 .scope generate, "genblk1[13]" "genblk1[13]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb96fe40 .param/l "l" 1 4 15, +C4<01101>;
S_0x5e4cbb96ff20 .scope generate, "genblk1[14]" "genblk1[14]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb970100 .param/l "l" 1 4 15, +C4<01110>;
S_0x5e4cbb9701e0 .scope generate, "genblk1[15]" "genblk1[15]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb9703c0 .param/l "l" 1 4 15, +C4<01111>;
S_0x5e4cbb9704a0 .scope generate, "genblk1[16]" "genblk1[16]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb970680 .param/l "l" 1 4 15, +C4<010000>;
S_0x5e4cbb970760 .scope generate, "genblk1[17]" "genblk1[17]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb970940 .param/l "l" 1 4 15, +C4<010001>;
S_0x5e4cbb970a20 .scope generate, "genblk1[18]" "genblk1[18]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb970c00 .param/l "l" 1 4 15, +C4<010010>;
S_0x5e4cbb970ce0 .scope generate, "genblk1[19]" "genblk1[19]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb970ec0 .param/l "l" 1 4 15, +C4<010011>;
S_0x5e4cbb970fa0 .scope generate, "genblk1[20]" "genblk1[20]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb971180 .param/l "l" 1 4 15, +C4<010100>;
S_0x5e4cbb971260 .scope generate, "genblk1[21]" "genblk1[21]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb971440 .param/l "l" 1 4 15, +C4<010101>;
S_0x5e4cbb971520 .scope generate, "genblk1[22]" "genblk1[22]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb971700 .param/l "l" 1 4 15, +C4<010110>;
S_0x5e4cbb9717e0 .scope generate, "genblk1[23]" "genblk1[23]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb9719c0 .param/l "l" 1 4 15, +C4<010111>;
S_0x5e4cbb971aa0 .scope generate, "genblk1[24]" "genblk1[24]" 4 15, 4 15 0, S_0x5e4cbb96d5d0;
 .timescale -9 -12;
P_0x5e4cbb971c80 .param/l "l" 1 4 15, +C4<011000>;
S_0x5e4cbb9727a0 .scope generate, "MAC[3]" "MAC[3]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb9729a0 .param/l "i" 1 2 33, +C4<011>;
S_0x5e4cbb972a80 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb9727a0;
 .timescale -9 -12;
S_0x5e4cbb972c60 .scope module, "mac" "mac_manual" 2 67, 3 3 0, S_0x5e4cbb972a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb972e60 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb972fb0_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb973090_0 .net "b", 7 0, L_0x5e4cbb980160;  alias, 1 drivers
v0x5e4cbb973170_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb973210_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb9732b0_0 .var "data_out", 7 0;
v0x5e4cbb973370_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb973410_0 .net "tmp", 7 0, L_0x5e4cbb92d460;  alias, 1 drivers
S_0x5e4cbb973590 .scope generate, "MAC[4]" "MAC[4]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb973740 .param/l "i" 1 2 33, +C4<0100>;
S_0x5e4cbb973820 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb973590;
 .timescale -9 -12;
S_0x5e4cbb973a00 .scope module, "mac" "mac_manual" 2 67, 3 3 0, S_0x5e4cbb973820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb973c00 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb973d50_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb973e30_0 .net "b", 7 0, L_0x5e4cbb980280;  alias, 1 drivers
v0x5e4cbb973f10_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb973fe0_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb974080_0 .var "data_out", 7 0;
v0x5e4cbb974140_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb9741e0_0 .net "tmp", 7 0, v0x5e4cbb9732b0_0;  alias, 1 drivers
S_0x5e4cbb9743a0 .scope generate, "MAC[5]" "MAC[5]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb9745a0 .param/l "i" 1 2 33, +C4<0101>;
S_0x5e4cbb974680 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb9743a0;
 .timescale -9 -12;
S_0x5e4cbb974860 .scope generate, "genblk1" "genblk1" 2 36, 2 36 0, S_0x5e4cbb974680;
 .timescale -9 -12;
v0x5e4cbb97a6d0_0 .net "tmp2", 7 0, v0x5e4cbb9751a0_0;  1 drivers
S_0x5e4cbb974a60 .scope module, "mac" "mac_manual" 2 49, 3 3 0, S_0x5e4cbb974860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb974c60 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb974e70_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb974f50_0 .net "b", 7 0, L_0x5e4cbb980320;  alias, 1 drivers
v0x5e4cbb975030_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb975100_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb9751a0_0 .var "data_out", 7 0;
v0x5e4cbb9752b0_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb975350_0 .net "tmp", 7 0, v0x5e4cbb974080_0;  alias, 1 drivers
S_0x5e4cbb975510 .scope module, "sr" "shift_register" 2 58, 4 3 0, S_0x5e4cbb974860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5e4cbb974d00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5e4cbb974d40 .param/l "size" 0 4 5, +C4<000000000000000000000000000011001>;
v0x5e4cbb97a180_24 .array/port v0x5e4cbb97a180, 24;
L_0x5e4cbb92cb20 .functor BUFZ 8, v0x5e4cbb97a180_24, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5e4cbb979dc0_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb979e60_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb979f20_0 .net "data_in", 7 0, v0x5e4cbb9751a0_0;  alias, 1 drivers
v0x5e4cbb979ff0_0 .net "data_out", 7 0, L_0x5e4cbb92cb20;  alias, 1 drivers
v0x5e4cbb97a090_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb97a180 .array "tmp", 0 24, 7 0;
S_0x5e4cbb9758d0 .scope generate, "genblk1[0]" "genblk1[0]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb975ad0 .param/l "l" 1 4 15, +C4<00>;
S_0x5e4cbb975bb0 .scope generate, "genblk1[1]" "genblk1[1]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb975db0 .param/l "l" 1 4 15, +C4<01>;
S_0x5e4cbb975e70 .scope generate, "genblk1[2]" "genblk1[2]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb976080 .param/l "l" 1 4 15, +C4<010>;
S_0x5e4cbb976140 .scope generate, "genblk1[3]" "genblk1[3]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb976320 .param/l "l" 1 4 15, +C4<011>;
S_0x5e4cbb976400 .scope generate, "genblk1[4]" "genblk1[4]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb976630 .param/l "l" 1 4 15, +C4<0100>;
S_0x5e4cbb976710 .scope generate, "genblk1[5]" "genblk1[5]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb9768f0 .param/l "l" 1 4 15, +C4<0101>;
S_0x5e4cbb9769d0 .scope generate, "genblk1[6]" "genblk1[6]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb976bb0 .param/l "l" 1 4 15, +C4<0110>;
S_0x5e4cbb976c90 .scope generate, "genblk1[7]" "genblk1[7]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb976e70 .param/l "l" 1 4 15, +C4<0111>;
S_0x5e4cbb976f50 .scope generate, "genblk1[8]" "genblk1[8]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb9765e0 .param/l "l" 1 4 15, +C4<01000>;
S_0x5e4cbb9771c0 .scope generate, "genblk1[9]" "genblk1[9]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb9773a0 .param/l "l" 1 4 15, +C4<01001>;
S_0x5e4cbb977480 .scope generate, "genblk1[10]" "genblk1[10]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb977660 .param/l "l" 1 4 15, +C4<01010>;
S_0x5e4cbb977740 .scope generate, "genblk1[11]" "genblk1[11]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb977920 .param/l "l" 1 4 15, +C4<01011>;
S_0x5e4cbb977a00 .scope generate, "genblk1[12]" "genblk1[12]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb977be0 .param/l "l" 1 4 15, +C4<01100>;
S_0x5e4cbb977cc0 .scope generate, "genblk1[13]" "genblk1[13]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb977ea0 .param/l "l" 1 4 15, +C4<01101>;
S_0x5e4cbb977f80 .scope generate, "genblk1[14]" "genblk1[14]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb978160 .param/l "l" 1 4 15, +C4<01110>;
S_0x5e4cbb978240 .scope generate, "genblk1[15]" "genblk1[15]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb978420 .param/l "l" 1 4 15, +C4<01111>;
S_0x5e4cbb978500 .scope generate, "genblk1[16]" "genblk1[16]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb9786e0 .param/l "l" 1 4 15, +C4<010000>;
S_0x5e4cbb9787c0 .scope generate, "genblk1[17]" "genblk1[17]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb9789a0 .param/l "l" 1 4 15, +C4<010001>;
S_0x5e4cbb978a80 .scope generate, "genblk1[18]" "genblk1[18]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb978c60 .param/l "l" 1 4 15, +C4<010010>;
S_0x5e4cbb978d40 .scope generate, "genblk1[19]" "genblk1[19]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb978f20 .param/l "l" 1 4 15, +C4<010011>;
S_0x5e4cbb979000 .scope generate, "genblk1[20]" "genblk1[20]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb9791e0 .param/l "l" 1 4 15, +C4<010100>;
S_0x5e4cbb9792c0 .scope generate, "genblk1[21]" "genblk1[21]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb9794a0 .param/l "l" 1 4 15, +C4<010101>;
S_0x5e4cbb979580 .scope generate, "genblk1[22]" "genblk1[22]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb979760 .param/l "l" 1 4 15, +C4<010110>;
S_0x5e4cbb979840 .scope generate, "genblk1[23]" "genblk1[23]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb979a20 .param/l "l" 1 4 15, +C4<010111>;
S_0x5e4cbb979b00 .scope generate, "genblk1[24]" "genblk1[24]" 4 15, 4 15 0, S_0x5e4cbb975510;
 .timescale -9 -12;
P_0x5e4cbb979ce0 .param/l "l" 1 4 15, +C4<011000>;
S_0x5e4cbb97a800 .scope generate, "MAC[6]" "MAC[6]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97aa00 .param/l "i" 1 2 33, +C4<0110>;
S_0x5e4cbb97aae0 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb97a800;
 .timescale -9 -12;
S_0x5e4cbb97acc0 .scope module, "mac" "mac_manual" 2 67, 3 3 0, S_0x5e4cbb97aae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb97aec0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb97b010_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb97b0f0_0 .net "b", 7 0, L_0x5e4cbb980450;  alias, 1 drivers
v0x5e4cbb97b1d0_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb97b270_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb97b310_0 .var "data_out", 7 0;
v0x5e4cbb97b420_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb97b4c0_0 .net "tmp", 7 0, L_0x5e4cbb92cb20;  alias, 1 drivers
S_0x5e4cbb97b680 .scope generate, "MAC[7]" "MAC[7]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97b880 .param/l "i" 1 2 33, +C4<0111>;
S_0x5e4cbb97b960 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb97b680;
 .timescale -9 -12;
S_0x5e4cbb97bb40 .scope module, "mac" "mac_manual" 2 67, 3 3 0, S_0x5e4cbb97b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb97bd40 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb97bec0_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb97bfa0_0 .net "b", 7 0, L_0x5e4cbb980540;  alias, 1 drivers
v0x5e4cbb97c080_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb97c150_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb97c1f0_0 .var "data_out", 7 0;
v0x5e4cbb97c300_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb97c3a0_0 .net "tmp", 7 0, v0x5e4cbb97b310_0;  alias, 1 drivers
S_0x5e4cbb97c560 .scope generate, "MAC[8]" "MAC[8]" 2 33, 2 33 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb96d110 .param/l "i" 1 2 33, +C4<01000>;
S_0x5e4cbb97c7f0 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x5e4cbb97c560;
 .timescale -9 -12;
S_0x5e4cbb97c9d0 .scope generate, "genblk1" "genblk1" 2 36, 2 36 0, S_0x5e4cbb97c7f0;
 .timescale -9 -12;
L_0x5e4cbb9808a0 .arith/sum 8, v0x5e4cbb97d280_0, o0x71f41128abd8;
S_0x5e4cbb97cbd0 .scope module, "mac" "mac_manual" 2 37, 3 3 0, S_0x5e4cbb97c9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "tmp";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5e4cbb97cdd0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x5e4cbb97cf50_0 .net "a", 7 0, o0x71f411289018;  alias, 0 drivers
v0x5e4cbb97d030_0 .net "b", 7 0, L_0x5e4cbb980790;  alias, 1 drivers
v0x5e4cbb97d110_0 .net "ce", 0 0, o0x71f411289078;  alias, 0 drivers
v0x5e4cbb97d1e0_0 .net "clk", 0 0, o0x71f4112890a8;  alias, 0 drivers
v0x5e4cbb97d280_0 .var "data_out", 7 0;
v0x5e4cbb97d390_0 .net "rst", 0 0, o0x71f411289108;  alias, 0 drivers
v0x5e4cbb97d430_0 .net "tmp", 7 0, v0x5e4cbb97c1f0_0;  alias, 1 drivers
S_0x5e4cbb97d5f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97d7f0 .param/l "j" 1 2 24, +C4<00>;
S_0x5e4cbb97d8d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97dab0 .param/l "j" 1 2 24, +C4<01>;
S_0x5e4cbb97db90 .scope generate, "genblk1[2]" "genblk1[2]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97dd70 .param/l "j" 1 2 24, +C4<010>;
S_0x5e4cbb97de50 .scope generate, "genblk1[3]" "genblk1[3]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97e030 .param/l "j" 1 2 24, +C4<011>;
S_0x5e4cbb97e110 .scope generate, "genblk1[4]" "genblk1[4]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97e2f0 .param/l "j" 1 2 24, +C4<0100>;
S_0x5e4cbb97e3d0 .scope generate, "genblk1[5]" "genblk1[5]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97e5b0 .param/l "j" 1 2 24, +C4<0101>;
S_0x5e4cbb97e690 .scope generate, "genblk1[6]" "genblk1[6]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97e870 .param/l "j" 1 2 24, +C4<0110>;
S_0x5e4cbb97e950 .scope generate, "genblk1[7]" "genblk1[7]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97ec40 .param/l "j" 1 2 24, +C4<0111>;
S_0x5e4cbb97ed20 .scope generate, "genblk1[8]" "genblk1[8]" 2 24, 2 24 0, S_0x5e4cbb94f300;
 .timescale -9 -12;
P_0x5e4cbb97ef00 .param/l "j" 1 2 24, +C4<01000>;
    .scope S_0x5e4cbb907850;
T_0 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb925810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb925a40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5e4cbb92d580_0;
    %load/vec4 v0x5e4cbb92cc40_0;
    %mul;
    %load/vec4 v0x5e4cbb925950_0;
    %add;
    %assign/vec4 v0x5e4cbb925a40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e4cbb96ba20;
T_1 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb96c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb96c110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e4cbb96bd70_0;
    %load/vec4 v0x5e4cbb96be80_0;
    %mul;
    %load/vec4 v0x5e4cbb96c2a0_0;
    %add;
    %assign/vec4 v0x5e4cbb96c110_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e4cbb96cae0;
T_2 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb96d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb96d250_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5e4cbb96ce60_0;
    %load/vec4 v0x5e4cbb96cf90_0;
    %mul;
    %load/vec4 v0x5e4cbb96d450_0;
    %add;
    %assign/vec4 v0x5e4cbb96d250_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e4cbb96d870;
T_3 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5e4cbb971ec0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e4cbb96db50;
T_4 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e4cbb96de10;
T_5 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e4cbb96e0e0;
T_6 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e4cbb96e3a0;
T_7 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e4cbb96e6b0;
T_8 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e4cbb96e970;
T_9 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5e4cbb96ec30;
T_10 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e4cbb96eef0;
T_11 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5e4cbb96f160;
T_12 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e4cbb96f420;
T_13 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e4cbb96f6e0;
T_14 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5e4cbb96f9a0;
T_15 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5e4cbb96fc60;
T_16 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5e4cbb96ff20;
T_17 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e4cbb9701e0;
T_18 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5e4cbb9704a0;
T_19 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5e4cbb970760;
T_20 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5e4cbb970a20;
T_21 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5e4cbb970ce0;
T_22 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5e4cbb970fa0;
T_23 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5e4cbb971260;
T_24 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5e4cbb971520;
T_25 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5e4cbb9717e0;
T_26 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5e4cbb971aa0;
T_27 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb972030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5e4cbb971d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb972120, 4;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb972120, 0, 4;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5e4cbb972c60;
T_28 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb973370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb9732b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5e4cbb972fb0_0;
    %load/vec4 v0x5e4cbb973090_0;
    %mul;
    %load/vec4 v0x5e4cbb973410_0;
    %add;
    %assign/vec4 v0x5e4cbb9732b0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5e4cbb973a00;
T_29 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb974140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb974080_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5e4cbb973d50_0;
    %load/vec4 v0x5e4cbb973e30_0;
    %mul;
    %load/vec4 v0x5e4cbb9741e0_0;
    %add;
    %assign/vec4 v0x5e4cbb974080_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5e4cbb974a60;
T_30 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb9752b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb9751a0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5e4cbb974e70_0;
    %load/vec4 v0x5e4cbb974f50_0;
    %mul;
    %load/vec4 v0x5e4cbb975350_0;
    %add;
    %assign/vec4 v0x5e4cbb9751a0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5e4cbb9758d0;
T_31 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5e4cbb979f20_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5e4cbb975bb0;
T_32 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5e4cbb975e70;
T_33 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5e4cbb976140;
T_34 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5e4cbb976400;
T_35 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5e4cbb976710;
T_36 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5e4cbb9769d0;
T_37 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5e4cbb976c90;
T_38 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5e4cbb976f50;
T_39 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5e4cbb9771c0;
T_40 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5e4cbb977480;
T_41 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5e4cbb977740;
T_42 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5e4cbb977a00;
T_43 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5e4cbb977cc0;
T_44 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5e4cbb977f80;
T_45 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5e4cbb978240;
T_46 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5e4cbb978500;
T_47 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5e4cbb9787c0;
T_48 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5e4cbb978a80;
T_49 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5e4cbb978d40;
T_50 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5e4cbb979000;
T_51 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5e4cbb9792c0;
T_52 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5e4cbb979580;
T_53 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5e4cbb979840;
T_54 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5e4cbb979b00;
T_55 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5e4cbb979dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e4cbb97a180, 4;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e4cbb97a180, 0, 4;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5e4cbb97acc0;
T_56 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb97b310_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5e4cbb97b010_0;
    %load/vec4 v0x5e4cbb97b0f0_0;
    %mul;
    %load/vec4 v0x5e4cbb97b4c0_0;
    %add;
    %assign/vec4 v0x5e4cbb97b310_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5e4cbb97bb40;
T_57 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb97c1f0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5e4cbb97bec0_0;
    %load/vec4 v0x5e4cbb97bfa0_0;
    %mul;
    %load/vec4 v0x5e4cbb97c3a0_0;
    %add;
    %assign/vec4 v0x5e4cbb97c1f0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5e4cbb97cbd0;
T_58 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e4cbb97d280_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5e4cbb97cf50_0;
    %load/vec4 v0x5e4cbb97d030_0;
    %mul;
    %load/vec4 v0x5e4cbb97d430_0;
    %add;
    %assign/vec4 v0x5e4cbb97d280_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5e4cbb94f300;
T_59 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e4cbb97f720_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e4cbb97f250_0, 0, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5e4cbb97f420_0, 0, 11;
    %end;
    .thread T_59;
    .scope S_0x5e4cbb94f300;
T_60 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e4cbb97f720_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e4cbb97f250_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5e4cbb97f420_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5e4cbb97f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x5e4cbb97f250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 28, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.4, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e4cbb97f250_0, 0;
    %load/vec4 v0x5e4cbb97f720_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 28, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.6, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e4cbb97f720_0, 0;
    %jmp T_60.7;
T_60.6 ;
    %load/vec4 v0x5e4cbb97f720_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0x5e4cbb97f720_0, 0;
T_60.7 ;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0x5e4cbb97f250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0x5e4cbb97f250_0, 0;
T_60.5 ;
    %load/vec4 v0x5e4cbb97f420_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5e4cbb97f420_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5e4cbb94f300;
T_61 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e4cbb97fb50_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5e4cbb97f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x5e4cbb97f720_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_61.8, 5;
    %load/vec4 v0x5e4cbb97f720_0;
    %pad/u 32;
    %cmpi/u 28, 0, 32;
    %flag_get/vec4 5;
    %and;
T_61.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_61.7, 10;
    %load/vec4 v0x5e4cbb97f720_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.6, 9;
    %load/vec4 v0x5e4cbb97f250_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_61.10, 5;
    %load/vec4 v0x5e4cbb97f250_0;
    %pad/u 32;
    %cmpi/u 28, 0, 32;
    %flag_get/vec4 5;
    %and;
T_61.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.9, 9;
    %load/vec4 v0x5e4cbb97f250_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.9;
    %and;
T_61.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e4cbb97fb50_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e4cbb97fb50_0, 0;
T_61.5 ;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5e4cbb94f300;
T_62 ;
    %wait E_0x5e4cbb8fa400;
    %load/vec4 v0x5e4cbb97f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e4cbb97f500_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5e4cbb97f0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.4, 9;
    %pushi/vec4 784, 0, 32;
    %load/vec4 v0x5e4cbb97f420_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_62.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e4cbb97f500_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e4cbb97f500_0, 0;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "convolver.v";
    "mac_manual.v";
    "shift_register.v";
