event base architectur solv constraint satisfact problem hesham mostafa lorenz ller giacomo indiveri institut neuroinformat univers zurich eth zurich switzerland mail hesham lorenz giacomo author contribut equal work abstract constraint satisfact problem csps typic solv convent von neumann comput architectur architectur reflect distribut natur problem ill suit solv paper hybrid analog digit hardwar architectur design solv problem cast csps network stereotyp multi stabl oscillatori element communic digit puls event oscillatori element implement analog stochast circuit repeat phase relat oscillatori element drive explor solut space hardwar architectur yield state art perform number csps reason assumpt implement measur prototyp electron chip demonstr physic implement propos architectur robust practic ideal valid theori propos constraint satisfact problem csps fundament class problem comput scienc wide applic area channel code circuit optim schedul algorithm solv csps typic von neumann architectur number process unit comput share memori pool architectur explicit develop solv csps rais question construct effici comput substrat architectur better reflect distribut natur csps paper address question describ distribut dynam system dynam execut effici search csp solut easili implement complementari metal oxid semiconductor cmos larg scale integr vlsi electron chip dynam system propos solv csps violat physic impl mentabl condit physic aris variabl grow bound system search solut hand long well establish tradi tion develop physic realiz dynam system form artifici neural network solv csps best match problem earli attempt field attractor network hopfield network solv csps travel salesman problem attractor network stuck local optim problem solut call local minima avoid stuck local minima stochast attractor network propos explicit sourc nois forc network continu explor solut space nois inextric physic system dynam control nois power balanc exploratori versus greedi search realiz anneal schedul move network exploratori phase greedi trivial oper put addit overhead physic implement architectur propos paper analog oscil circuit fabric inevit incommensur frequenc frequenc ration multipl requir extern sourc nois reli random fluctuat architectur exploit repeat phase relat analog oscil drive search optim solut great reduc requir design hardwar implement requir precis circuit system exploit construct inhomogen physic devic design extrem compact simpl oscil circuit allow larg mismatch figur variabl csp repres node consist analog oscil state hold asynchron digit circuit achiev robust scalabl node communic digit puls event combin analog digit circuit run hybrid continu event driven mode avoid problem affect pure analog vlsi system suscept nois degrad analog signal storag communic signal restor refresh issu architectur inspir comput neurosci studi oscillatori rate base neural network solv constraint satisfact problem architectur dynam develop base engin consider robust easili implement architectur develop general allow instanti effici algorithm solv csps cmos implement architectur prototyp vlsi chip chip oper reproduc dynam simul system expos surpris relat dynam coupl multi stabl oscil search csp solut highlight novel mode distribut parallel mix analog digit comput form basi hardwar physic system solv csps descript architectur propos event base architectur solv csps compos network node commu nicat digit event node schemat fig node extern access input port intern input port output port dummi output port analog oscil node generat continu stream digit event intern port digit logic node intern state valu arriv event input port digit logic evalu output port send event base trigger input port current state digit logic updat intern state transmit event output port select fig select dummi output port equival suppress event digit logic fulli describ event rout function state updat function determinist analog natur frequenc oscil node ration multipl requir trivial achiev vlsi design analog oscil solv csps subset node network will repres actual problem variabl will repres helper variabl encod problem relev quantiti exampl constraint satisfi variabl node point time output port node emit event variabl node output port valu output port node connect input port node input port receiv event multipl output port output port connect multipl input port node section describ connect node variabl defin node variabl behavior solv number hard csps procedur map csp distribut architectur depend type csp general map distribut parallel dynam network node problem variabl node state output satisfi constraint figur definit illustr behavior exampl node input port output port intern state state exampl node variabl extern event receiv node variabl advertis state generat event correspond output port receiv event intern port fig refer updat assum exampl node target node receiv event multipl sourc node receiv event determin logic state analog oscil node event receiv event generat event time figur general form node compos analog oscil digit logic digit logic event driven input event digit logic evalu output port updat state generat output event order function definit function exampl binari node simul exampl node show output event reflect ident input event receiv advertis updat node phase relat analog oscil network determin sourc node generat decis event determin event generat target node sourc node updat target node updat phase relat continu chang aperiod manner oscil frequenc incommensur shift phase relat continu chang sourc node manag influenc output event target node node describ fig assum node forc target node node forc fraction event generat target node rough assum differ oscil frequenc sourc node small observ long time node forc target node target node output chanc singl sourc node conflict major will updat target node updat caus target node major influenc will section behavior exploit allow network escap local minima flip singl variabl node increas number violat constraint node will conflict incom influenc global optim state stabl greedi exploratori behavior exploit effici solv varieti hard csps satisfi problem set boolean variabl liter variabl negat solut boolean satisfi sat problem variabl assign satisfi logic express involv variabl true claus disjunct liter sat complet probsat algorithm effici algorithm solv sat problem probsat algorithm iter modifi variabl assign choos random unfulfil claus chang assign flip random variabl fulfil choic govern heurist function heurist number claus newli fulfil flip break heurist number claus newli unfulfil flip heurist function renorm probabl choic chosen probabl heurist function form benchmark effect exponenti form paramet map break probsat network node probsat algorithm break heurist loos map architectur type node node repres variabl node repres constraint claus fig consid sat problem extens sat straightforward variabl node state updat advertis state generat event output port receiv event claus node addit advertis state receiv event intern oscil input port claus node receiv break event event arriv three break input port correspond variabl increment correspond break counter event intern oscil claus node evalu state connect variabl advertis variabl fulfil state claus node send event flip variabl smallest associ break count send break event constraint variabl connect order indic flip variabl variabl keep constraint fulfil exact fulfil variabl claus node send break event constraint variabl connect fulfil variabl claus node send event break counter reset event intern oscil unfulfil claus node choos flip variabl minim break count tie resolv fix variabl order flip heurist determinist simpler heurist employ standard probsat network sequenti probsat perform comparison compar perform network standard sequenti probsat algorithm evalu network perform case ideal case event transmit instant lost ideal case event delay uniform distribut intern state state desir state break counter intern state state desir state break counter figur network correspond exampl sat problem constraint squar edg box indic input port purpl output port red event rout arrow input output behavior type node describ main text ten percent node oscil period ten percent chanc lost complet ideal case simul imperfect actual physic implement spike deliveri instantan guarante benchmark set intermedi size difficult sat problem satlib variabl claus figur number variabl flip need reach solut ideal ideal network standard probsat median flip solut smallest ideal network indic incommensur oscil effect random claus updat order better choos claus fulfil random surpris ideal network perform better ideal lose delay event increas network effici make exploratori claus imperfect state variabl node figur averag number oscil cycl variabl need find solut standard probsat assum cycl correspond variabl flip measur take account fact network distribut natur updat variabl parallel number oscil cycl indic fast hardwar implement network faster standard algorithm convent cpu achiev mega flip second averag number oscil cycl solut number flip perform sequenti algorithm hardwar implement analog oscil averag frequenc mhz perform well convent comput comparison state art benchmark softwar simul simul cycl node second simul network implement larg modern benchmark base solut time standard probsat estim cycl need solv singl current day problem day simul correspond network altern evalu perform problem size ensur network perform scale equal well standard probsat case fig reason flip solut fre network ideal median network ideal median sequenti median exponenti flip oscil cycl solut fre network ideal median network ideal median sequenti median exponenti cycl figur perform comparison network standard probsat exponenti heurist function note histogram logarithm space size bin best perform algorithm metric network lost delay event plot distribut bimod small number cycl solut number accur measur network converg check cycl assum larg problem network perform well standard algorithm term number flip solut graph color problem color graph vertic set edg map graph color problem goal find proper color network implement perform solv color problem map vertex graph network node input port output port fig intern oscil node vertex generat event node advertis color generat event output port event node vertex rout neighbor graph node maintain counter count neighbor color counter increment node receiv event neighbor intern oscil event counter correspond current node color neighbor color node choos color intern boolean variabl heurist true node choos color fewest conflict smallest neighbor count heurist fals node choos color fix arbitrari order color node reset counter flip heurist binari variabl generat event advertis color min conflict heurist take turn heurist free scheme updat conflict node cycl assess perform algorithm color problem intermedi difficulti tabl massiv parallel color algorithm gravit swarm intellig gsi assess previous boolean satisfi attempt state art size problem softwar simul larg network take infeas long time term averag number oscil cycl solut network compar favor gsi network ideal network ideal implement liter constraint sequenti network ideal network ideal implement liter constraint sequenti network ideal network ideal implement liter constraint figur perform comparison network standard probsat exponenti heurist function problem size trial problem red indic median box outlin quartil whisker full rang data plot ideal network converg case cycl sequenti network formul scale well problem size intern state color neighbor neighbor neighbor intern state color neighbor neighbor neighbor figur network correspond color graph squar edg box indic input port purpl output port red event rout arrow vertic edg densiti gsi network david anna huck jean queen fullin fullin fullin fullin fullin mile tabl number cycl converg common color benchmark network massiv parallel algorithm number network column averag run redrawn oscil frequenc queen graph converg cycl run averag step converg implement analog cost travel salesman problem problem consid sat graph color problem hard constraint satisfi architectur handl csps weight constraint exploit relat frequenc analog oscil illustr approach travel salesman problem tsp tsp citi defin matrix dij distanc citi citi goal find minimum length close tour citi requir distribut architectur stabil optim solut general short long term memori resourc store visit tour verifi tour optim goal map tsp network node continu explor valid tour higher chanc visit tour smaller distanc consid symmetr tsps dij dji associ node network direct edg tsp tour edg citi citi repres node edg node intern state input port output port event edg node edg tour edg node describ state updat function fedg spike rout function gedg fig fedg gedg node will generat event state activ state intern oscil generat event state deactiv state node will state receiv event input port state receiv event input port consid citi symmetr tsp map network fig row edg edg origin citi column edg node edg termin citi event edg node rout port edg node row column port edg node row assum initi edg node state node row state activ node row exampl will generat event deactiv edg node origin citi termin citi put edg node state event activ edg node origin citi edg node row put state fig assum generat event row disabl edg origin citi termin citi event switch edg node row state state fig activ edg node row will generat event sequenc continu fig event edg node exact node will generat event valid tour exampl event edg node state deactiv chanc edg node state win race send event row activ depend frequenc frequenc activ node row increas likelihood edg node generat event tour row activ increas increas probabl obtain short tour set posit scale constant small perturb frequenc incom mensur node shorter edg higher frequenc edg appear tour tour complet node fig respons reset network valid tour intern state input port output port defin ftc gtc frequenc tour complet node chosen edg node smallest frequenc receiv event edg node tour complet node receiv event oscil cycl edg node inact generat event port edg node row port edg node reset network start tour generat process figur frequenc occurr tour generat network encod citi tsp tour citi tour citi tour distanc occur equal tour longer distanc occur tour shorter distanc general shorter tour tend occur larg problem perform tsp network fall short state art tsp algorithm tsps global constraint requir tour valid architectur describ ill suit handl global constraint part network longer oper parallel optim local constraint size tsp increas fraction valid tour decreas exponenti imper global constraint strict enforc tour will invalid pseudo sequenti scheme counter distribut natur architectur edg global tour valid constraint satisfi time tsp architectur describ ineffici analog cost implement appropri choic node frequenc determinist network exhibit sampl behavior implement individu node frequenc control achiev choos node appropri frequenc relat larg pool mismatch node tour complet spike node port port tour complet spike node port port tour complet spike node port port distanc figur tsp citi red green arrow indic input port number black arrow denot target input port rout event edg node tour complet node green node node generat event red node state inact yellow node state activ network state event success event frequenc occurr tour tour generat network implement citi tsp problem function tour distanc prototyp vlsi implement prototyp vlsi chip implement version architectur describ paper compos array binari node communic event problem transmiss rout asynchron event thorough investig neuromorph engin literatur eleg solut communic protocol base address event represent aer node generat event output port execut handshak protocol output aer interfac output aer interfac encod address output port event generat transmit address chip output bus kout line kout number event sourc output port node array kin event target input port node event target target address input aer interfac bus kin line input aer interfac decod address send event target element simultan activ correct row column array array chip compris binari node variabl node variabl output port chip configur adjac variabl merg realiz valu variabl valu variabl output port intern state input port physic variabl digit input line receiv binari word encod input port receiv event chip event router implement field programm gate array fpga communic output input aer interfac rout event node variabl output port input port programm rout tabl valu node variabl receiv event port binari represent denot allow intern state variabl variabl intern state event input port decid empti subset state allow multipl state allow variabl stay current state current state allow state lowest allow state pth bit index start state updat function fhw node variabl generat event receiv event port event generat port correspond current state event rout function ghw analog oscil variabl realiz integr fire neuron receiv constant current inject fig oscil frequenc transistor mismatch oscil frequenc real number drawn probabl distribut aris variabl inher fabric process imposs oscil frequenc ration multipl node array bias gen nte rfa ces node output aer interfac input aer interfac aer router input address output address chip boundari array cou std figur layout minimum size prototyp chip fabric cmos process implement architectur describ paper node array middl surround three side digit asynchron aer interfac extern programm bias generat block generat analog bias need analog oscil chip event router implement fpga communic chip aer interfac rout event output port input port frequenc distribut analog oscil chip bias condit experi paper solv sat problem hardwar prototyp node logic prototyp chip implement simpl sat algorithm problem variabl repres binari node sat constraint claus repres valu node event port port binari variabl node denot variabl constraint claus node state constraint fulfil state denot liter constraint emit event consid sat constraint event port variabl node event port node state constraint fulfil complementari event event constraint fulfil exampl event constraint fulfil assum variabl fulfil constraint constraint fulfil complementari event kth variabl constraint constraint node state constraint node advertis state event event port set second third variabl constraint fulfil state scheme describ constraint node fulfil state event variabl will move fulfil state address constraint node generat event port event rout constraint node move arbitrari unfulfil state arbitrarili choos state oscil cycl constraint node node receiv constraint fulfil event variabl order state order generat event oscil cycl forc variabl fulfil constraint constraint node pick node lowest oscil frequenc global optim solut stabl variabl fulfil constraint will generat leas event put constraint node fulfil state cycl constraint node scheme implement rout event fig event variabl node dislodg constraint node fulfil state state note state constraint node lowest prioriti state state updat function input event constraint node encod state state allow will constraint node state state variabl appear sign multipl constraint negat negat event generat constraint node forc common variabl fulfil state will automat fulfil constraint well rout event constraint move fulfil state fig prevent unnecessarili flip variabl scheme solv sat power describ approach base probsat algorithm cycl unfulfil constraint node constraint node simpli flip variabl domain generat event continu shift phase relat choic variabl flip essenti random regard constraint violat flip figur histogram averag number oscil cycl variabl need find solut exampl sat problem solv graph color problem hardwar prototyp hardwar prototyp solv graph color problem color simpl scheme graph vertex repres chip node event port node indic node state color input port binari string posit start adjac node vertic graph call input port exclud input port receiv event instruct node state enforc constraint scheme will work node allow state lowest respond exclud event node stuck state exclud exclud event node averag number cycl figur network show implement number squar indic output port indirect input port variabl arrow indic event rout exampl event port input port binari instruct state state event port port instruct state histogram number oscil cycl averag variabl need chip find solut sat problem variabl claus trial send will move node state elabor scheme fig valu chip node implement valu graph vertex graph vertex event emit main chip node pair wise inequ constraint implement rout event exclud output port vertex exclud input port vertex assum vertex state main helper chip node state color vertex will chang receiv event exclud port case main helper chip node state lowest allow state chip node chip node inconsist state whichev generat event forc node switch state exampl helper node generat event forc main node state exclud input event effect chanc move graph node state chanc move state irregular phase relat scheme extend valu vertic three valu valu chip node repres singl graph vertex straightforward scheme network repres color graph color color problem implement adjust color scheme event rout input port exclud color sourc output port well highest color will unus difficult graph architectur queen graph solut equival find interf posit queen chess board averag number cycl need find solut fig exclud input exclud output exclud input exclud input exclud input exclud output exclud output exclud output main helper valu graph node averag number cycl figur implement valu graph vertex valu chip node coupl event port chip node put node state vertex receiv event vertic exclud input port chip node red dash line exampl event arriv exclud input port port binari main chip node port binari helper chip node histogram number oscil cycl averag variabl need chip find optim color queen graph discuss conclus csps examin len statist physic framework statist physic csp formul distribut system seek minim number frustrat interact violat constraint element direct analog establish ground energi state physic system frustrat interact minimum solut csps architectur describ paper fundament system analyz framework statist physic captur general featur system architectur larg number local interact element mutual constrain system state number frustrat interact minimum distinguish featur system mechan explor solut space lieu random fluctuat continu vari phase relat incommensur oscil sourc repeat fluctuat easili exploit event base architectur realiz effici search algorithm true pseudo random number generat requir hardwar resourc term power silicon area paradigm describ paper effici mismatch oscil circuit need transistor mismatch inher vlsi electron circuit ensur fabric oscil circuit frequenc incommensur circuit design typic struggl minim effect devic mismatch larger vice case mismatch benefici properti effect preserv simplifi implement oscil variabl minim area silicon digit event base natur variabl communic key scalabl configur digit puls transmit rout digit fabric link larg number node variabl prototyp chip event rout chip serial manner fpga introduc serial bottleneck massiv parallel oper architectur configur parallel aer rout fabric larg scale neuromorph system direct adapt implement describ architectur solv sat problem architectur robust event delay lost event relax requir event rout fabric simul case sat problem propos architectur surpris slow oscil frequenc mhz attain time solut compar cpu run three order magnitud higher clock rate simpl logic oper constraint liter node slow frequenc indic propos architectur effici approach solv sat problem convent cpus algorithm solv csps conceiv digit von neumann model comput mind present paper highlight altern approach start prior assumpt comput model seek exploit physic characterist under substrat order find solut tailor comput problem hand case exploit natur incommensur physic analog oscil deriv distribut novel algorithm solv csps algorithm natur effici implement physic substrat under deriv comput architectur develop bottom approach vlsi devic paper potenti achiev consider perform gain target problem compar convent pure digit approach refer mackay theori infer learn algorithm cambridg univers press scott kirkpatrick gelatt vecchi optim simul anneal scienc garey johnson ravi sethi complex flowshop jobshop schedul mathemat oper shengwei zhang constantinid lagrang program neural network circuit system analog digit signal process ieee transact masahiro nagamatu torao yanaru stabil lagrang program neural network satisfi problem preposit calculus neurocomput ria ercsey ravasz zolta toroczkai optim hard transient chao analog approach constraint satisfact natur physic minski papert perceptron introduct comput geometri mit press cambridg mass rumelhart mcclelland parallel distribut process explor crostructur cognit volum foundat mit press cambridg usa hopfield neural network physic system emerg collect comput abil iti proceed nation academi scienc hopfield tank neural comput decis optim problem biolog cybernet hopfield tank comput neural circuit model scienc stefan habenschuss zeno jonk wolfgang maass stochast comput cortic micro circuit model plos comput biolog wolfgang maass nois resourc comput learn network spike neuron proceed ieee mostafa ller indiveri recurr network coupl winner oscil solv constraint satisfact problem burg bottou well ghahra mani weinberg editor advanc neural process system nip volum sipser introduct theori comput intern thomson publish adrian balint uwe scho ning choos probabl distribut stochast local search role versus break theori applic satisfi test sat springer holger hoo thoma stu tzle satlib satisfi librari web site http satlib org israel rebollo ruiz manuel gran romay gravit swarm approach graph color natur inspir cooper strategi optim nicso springer deiss dougla whatley puls code communic infrastructur neuromorph system maass bishop editor puls neural network chapter mit press boahen point point connect neuromorph chip address event ieee transact circuit system indiveri chicca dougla vlsi array low power spike neuron bistabl synaps spike time depend plastic ieee transact neural network jan marc zard giorgio parisi riccardo zecchina analyt algorithm solut random satisfi problem scienc florent krzakala jorg kurchan landscap analysi constraint satisfact problem physic review francisco barahona comput complex ise spin glass model journal physic mathemat general joshi deiss arnold cauwenbergh scalabl event rout hierarch neural array architectur global synapt connect cellular nanoscal network applic cnna intern workshop ieee merolla arthur alvarez bussat boahen multicast tree router multichip neuromorph system circuit system regular paper ieee transact march acknowledg work support european chist era program plastic neural memri tive architectur pneuma project european council neuromorph processor neurop project erc grant number 