#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 16 19:02:58 2021
# Process ID: 21972
# Current directory: C:/lab_05b/lab_05.runs/impl_1
# Command line: vivado.exe -log zynq_base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zynq_base_wrapper.tcl -notrace
# Log file: C:/lab_05b/lab_05.runs/impl_1/zynq_base_wrapper.vdi
# Journal file: C:/lab_05b/lab_05.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zynq_base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top zynq_base_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_gpio_0_0/zynq_base_axi_gpio_0_0.dcp' for cell 'zynq_base_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_timer_0_0/zynq_base_axi_timer_0_0.dcp' for cell 'zynq_base_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.dcp' for cell 'zynq_base_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_clk_wiz_0_0/zynq_base_clk_wiz_0_0.dcp' for cell 'zynq_base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_processing_system7_0_0/zynq_base_processing_system7_0_0.dcp' for cell 'zynq_base_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_clk_wiz_0_74M_0/zynq_base_rst_clk_wiz_0_74M_0.dcp' for cell 'zynq_base_i/rst_clk_wiz_0_74M'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_ps7_0_100M_1/zynq_base_rst_ps7_0_100M_1.dcp' for cell 'zynq_base_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_axi4s_vid_out_0_0/zynq_base_v_axi4s_vid_out_0_0.dcp' for cell 'zynq_base_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_tc_0_0/zynq_base_v_tc_0_0.dcp' for cell 'zynq_base_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_tpg_0_0/zynq_base_v_tpg_0_0.dcp' for cell 'zynq_base_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_xbar_1/zynq_base_xbar_1.dcp' for cell 'zynq_base_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_auto_pc_1/zynq_base_auto_pc_1.dcp' for cell 'zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_auto_cc_0/zynq_base_auto_cc_0.dcp' for cell 'zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_xbar_0/zynq_base_xbar_0.dcp' for cell 'zynq_base_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_auto_pc_0/zynq_base_auto_pc_0.dcp' for cell 'zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1162.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zynq_base_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zynq_base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_processing_system7_0_0/zynq_base_processing_system7_0_0.xdc] for cell 'zynq_base_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_processing_system7_0_0/zynq_base_processing_system7_0_0.xdc] for cell 'zynq_base_i/processing_system7_0/inst'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_clk_wiz_0_0/zynq_base_clk_wiz_0_0_board.xdc] for cell 'zynq_base_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_clk_wiz_0_0/zynq_base_clk_wiz_0_0_board.xdc] for cell 'zynq_base_i/clk_wiz_0/inst'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_clk_wiz_0_0/zynq_base_clk_wiz_0_0.xdc] for cell 'zynq_base_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_clk_wiz_0_0/zynq_base_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_clk_wiz_0_0/zynq_base_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1772.969 ; gain = 569.590
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_clk_wiz_0_0/zynq_base_clk_wiz_0_0.xdc] for cell 'zynq_base_i/clk_wiz_0/inst'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_clk_wiz_0_74M_0/zynq_base_rst_clk_wiz_0_74M_0_board.xdc] for cell 'zynq_base_i/rst_clk_wiz_0_74M/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_clk_wiz_0_74M_0/zynq_base_rst_clk_wiz_0_74M_0_board.xdc] for cell 'zynq_base_i/rst_clk_wiz_0_74M/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_clk_wiz_0_74M_0/zynq_base_rst_clk_wiz_0_74M_0.xdc] for cell 'zynq_base_i/rst_clk_wiz_0_74M/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_clk_wiz_0_74M_0/zynq_base_rst_clk_wiz_0_74M_0.xdc] for cell 'zynq_base_i/rst_clk_wiz_0_74M/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc] for cell 'zynq_base_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc:208]
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0.xdc] for cell 'zynq_base_i/axi_vdma_0/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_ps7_0_100M_1/zynq_base_rst_ps7_0_100M_1_board.xdc] for cell 'zynq_base_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_ps7_0_100M_1/zynq_base_rst_ps7_0_100M_1_board.xdc] for cell 'zynq_base_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_ps7_0_100M_1/zynq_base_rst_ps7_0_100M_1.xdc] for cell 'zynq_base_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_rst_ps7_0_100M_1/zynq_base_rst_ps7_0_100M_1.xdc] for cell 'zynq_base_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_gpio_0_0/zynq_base_axi_gpio_0_0_board.xdc] for cell 'zynq_base_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_gpio_0_0/zynq_base_axi_gpio_0_0_board.xdc] for cell 'zynq_base_i/axi_gpio_0/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_gpio_0_0/zynq_base_axi_gpio_0_0.xdc] for cell 'zynq_base_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_gpio_0_0/zynq_base_axi_gpio_0_0.xdc] for cell 'zynq_base_i/axi_gpio_0/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_timer_0_0/zynq_base_axi_timer_0_0.xdc] for cell 'zynq_base_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_timer_0_0/zynq_base_axi_timer_0_0.xdc] for cell 'zynq_base_i/axi_timer_0/U0'
Parsing XDC File [C:/lab_05b/lab_05.srcs/constrs_1/new/zynq_constrs.xdc]
Finished Parsing XDC File [C:/lab_05b/lab_05.srcs/constrs_1/new/zynq_constrs.xdc]
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_tc_0_0/zynq_base_v_tc_0_0_clocks.xdc] for cell 'zynq_base_i/v_tc_0/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_tc_0_0/zynq_base_v_tc_0_0_clocks.xdc] for cell 'zynq_base_i/v_tc_0/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_axi4s_vid_out_0_0/zynq_base_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_base_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_axi4s_vid_out_0_0/zynq_base_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_base_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_tpg_0_0/zynq_base_v_tpg_0_0.xdc] for cell 'zynq_base_i/v_tpg_0/inst'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_v_tpg_0_0/zynq_base_v_tpg_0_0.xdc] for cell 'zynq_base_i/v_tpg_0/inst'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0_clocks.xdc] for cell 'zynq_base_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_axi_vdma_0_0/zynq_base_axi_vdma_0_0_clocks.xdc] for cell 'zynq_base_i/axi_vdma_0/U0'
Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_auto_cc_0/zynq_base_auto_cc_0_clocks.xdc] for cell 'zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/lab_05b/lab_05.gen/sources_1/bd/zynq_base/ip/zynq_base_auto_cc_0/zynq_base_auto_cc_0_clocks.xdc] for cell 'zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst'
INFO: [Project 1-1715] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1772.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 29 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

28 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1772.969 ; gain = 610.176
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.969 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1083800f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1772.969 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fe07219f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.148 ; gain = 1.020
INFO: [Opt 31-389] Phase Retarget created 137 cells and removed 313 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: e03bb058

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.148 ; gain = 1.020
INFO: [Opt 31-389] Phase Constant propagation created 83 cells and removed 442 cells
INFO: [Opt 31-1021] In phase Constant propagation, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: cdf96659

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1964.148 ; gain = 1.020
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 705 cells
INFO: [Opt 31-1021] In phase Sweep, 250 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cdf96659

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1964.148 ; gain = 1.020
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cdf96659

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1964.148 ; gain = 1.020
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cdf96659

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1964.148 ; gain = 1.020
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             137  |             313  |                                             81  |
|  Constant propagation         |              83  |             442  |                                             42  |
|  Sweep                        |               0  |             705  |                                            250  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1964.148 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 104d7ed60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1964.148 ; gain = 1.020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 2 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1c80c5913

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 2170.918 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c80c5913

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2170.918 ; gain = 206.770

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c80c5913

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.918 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2170.918 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1933ff46f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2170.918 ; gain = 397.949
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/lab_05b/lab_05.runs/impl_1/zynq_base_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_base_wrapper_drc_opted.rpt -pb zynq_base_wrapper_drc_opted.pb -rpx zynq_base_wrapper_drc_opted.rpx
Command: report_drc -file zynq_base_wrapper_drc_opted.rpt -pb zynq_base_wrapper_drc_opted.pb -rpx zynq_base_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/lab_05b/lab_05.runs/impl_1/zynq_base_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.918 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: db9abc8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2170.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169789dd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17bb551f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17bb551f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17bb551f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 198c82063

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18c20b95d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 483 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 187 nets or cells. Created 0 new cell, deleted 187 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2170.918 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            187  |                   187  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            187  |                   187  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 16cbc29ce

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 15d83703a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15d83703a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149cc2946

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e4ad7666

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177489940

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c82f7c92

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c092456c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15996a5da

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b80905bb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b80905bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15da85b2e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.043 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12d5cd6af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a11db51c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.704 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 15da85b2e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.043. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 111174b9a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 111174b9a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 111174b9a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 111174b9a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2170.918 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2170.918 ; gain = 0.000

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2170.918 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c9abe506

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2170.918 ; gain = 0.000
Ending Placer Task | Checksum: 1a20d16a3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/lab_05b/lab_05.runs/impl_1/zynq_base_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zynq_base_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zynq_base_wrapper_utilization_placed.rpt -pb zynq_base_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_base_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2170.918 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2170.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/lab_05b/lab_05.runs/impl_1/zynq_base_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e7f0bc64 ConstDB: 0 ShapeSum: ba1c5a3f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ccb53887

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2209.438 ; gain = 38.520
Post Restoration Checksum: NetGraph: 3622db03 NumContArr: 96925d84 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ccb53887

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2209.438 ; gain = 38.520

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ccb53887

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.637 ; gain = 46.719

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ccb53887

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.637 ; gain = 46.719
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 147c03bb4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2244.203 ; gain = 73.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.155  | TNS=0.000  | WHS=-0.347 | THS=-229.088|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 12f7ec3df

Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2300.230 ; gain = 129.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.155  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 10fe09d4b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2300.289 ; gain = 129.371
Phase 2 Router Initialization | Checksum: 1b8dafb04

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2300.289 ; gain = 129.371

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13293
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13293
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b8dafb04

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2300.289 ; gain = 129.371
Phase 3 Initial Routing | Checksum: 1f4c7fe06

Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 911
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.010  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 147ff11d6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.010  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23f0fab7a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2300.289 ; gain = 129.371
Phase 4 Rip-up And Reroute | Checksum: 23f0fab7a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23f0fab7a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23f0fab7a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2300.289 ; gain = 129.371
Phase 5 Delay and Skew Optimization | Checksum: 23f0fab7a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2064c95db

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2300.289 ; gain = 129.371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.158  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e5a6844c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2300.289 ; gain = 129.371
Phase 6 Post Hold Fix | Checksum: 1e5a6844c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.12675 %
  Global Horizontal Routing Utilization  = 2.90171 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bf4e487e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bf4e487e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24fd3a0e9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2300.289 ; gain = 129.371

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.158  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24fd3a0e9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2300.289 ; gain = 129.371
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2300.289 ; gain = 129.371

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 2300.289 ; gain = 129.371
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2307.785 ; gain = 7.496
INFO: [Common 17-1381] The checkpoint 'C:/lab_05b/lab_05.runs/impl_1/zynq_base_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_base_wrapper_drc_routed.rpt -pb zynq_base_wrapper_drc_routed.pb -rpx zynq_base_wrapper_drc_routed.rpx
Command: report_drc -file zynq_base_wrapper_drc_routed.rpt -pb zynq_base_wrapper_drc_routed.pb -rpx zynq_base_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/lab_05b/lab_05.runs/impl_1/zynq_base_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2318.945 ; gain = 11.160
INFO: [runtcl-4] Executing : report_methodology -file zynq_base_wrapper_methodology_drc_routed.rpt -pb zynq_base_wrapper_methodology_drc_routed.pb -rpx zynq_base_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_base_wrapper_methodology_drc_routed.rpt -pb zynq_base_wrapper_methodology_drc_routed.pb -rpx zynq_base_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/lab_05b/lab_05.runs/impl_1/zynq_base_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq_base_wrapper_power_routed.rpt -pb zynq_base_wrapper_power_summary_routed.pb -rpx zynq_base_wrapper_power_routed.rpx
Command: report_power -file zynq_base_wrapper_power_routed.rpt -pb zynq_base_wrapper_power_summary_routed.pb -rpx zynq_base_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
126 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq_base_wrapper_route_status.rpt -pb zynq_base_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynq_base_wrapper_timing_summary_routed.rpt -pb zynq_base_wrapper_timing_summary_routed.pb -rpx zynq_base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_base_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_base_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_base_wrapper_bus_skew_routed.rpt -pb zynq_base_wrapper_bus_skew_routed.pb -rpx zynq_base_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <zynq_base_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_base_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_base_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_base_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force zynq_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_16s_16s_16ns_16_4_1_U36/zynq_base_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p input zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_16s_16s_16ns_16_4_1_U36/zynq_base_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_9ns_15ns_16_4_1_U34/zynq_base_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg input zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_9ns_15ns_16_4_1_U34/zynq_base_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_16s_16s_16ns_16_4_1_U36/zynq_base_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p output zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_16s_16s_16ns_16_4_1_U36/zynq_base_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC RTSTAT-10] No routable loads: 60 net(s) have no routable loads. The problem bus(es) and/or net(s) are zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 36 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/lab_05b/lab_05.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Sep 16 19:06:31 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2811.039 ; gain = 483.992
INFO: [Common 17-206] Exiting Vivado at Thu Sep 16 19:06:32 2021...
