# BASIC-RISC_SPM-CPU-
tHIS IS VERILOG DESCRIPTION OG BASIC RISC SPM MEACHINE 

## RTL VIEW OF RISC SPM CPU
![pic1](RISC_SPM.png)

## 
