# Chipverify_regModel_2_Complete


## 예제 edaplayground
* https://www.edaplayground.com/x/XDZB

## 원본 소스코드 출처
* https://www.chipverify.com/uvm/uvm-register-model-example

## 예제 레지스터맵
<img src="https://www.chipverify.com/images/uvm/design.png" alt="레지스터 구조 이미지" />

## 예제 UML Class Diagram

**파란색 = uvm basic class**
**주황색 = Register Abstract Layer 관련 Clas**
![image](https://user-images.githubusercontent.com/12408453/150977315-e4c6eb8b-5676-4baa-af42-28c1a93b635a.png)

## 예제 UVCs Block Diagram
![image](https://user-images.githubusercontent.com/12408453/150984406-2883f3d5-771b-43fe-9559-b5f499bda0d7.png)

