// Seed: 580691102
module module_0 (
    input  wor  id_0,
    output tri1 id_1,
    output tri0 id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  tri  id_5,
    output wire id_6
);
endmodule
macromodule module_1 (
    output tri0  id_0,
    input  wire  id_1,
    inout  uwire id_2
    , id_9,
    input  tri0  id_3
    , id_10,
    input  uwire id_4,
    output tri   id_5,
    output wire  id_6,
    input  tri0  id_7
);
  assign id_2 = 1 == 1;
  module_0(
      id_1, id_5, id_5, id_1, id_4, id_7, id_6
  );
endmodule
