5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real2.vcd) 2 -o (real2.cdd) 2 -v (real2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real2.v 8 27 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 107000b 1 0 31 0 32 17 0 ffffffff 0 5 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real2.v 12 16 1 
2 2 13 13 13 50005 1 0 1004 0 0 32 48 0 0
2 3 13 13 13 10001 0 1 1410 0 0 32 1 a
2 4 13 13 13 10005 1 37 16 2 3
2 5 14 14 14 20002 1 0 1008 0 0 32 48 5 0
2 6 14 14 14 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 15 15 15 c000e 1 0 1004 0 0 64 20 1 3.6
2 8 15 15 15 60008 1 0 1004 0 0 64 20 1 1.1
2 9 15 15 15 5000f 1 6 201044 7 8 64 22 0 4.700000
2 10 15 15 15 10001 0 1 1410 0 0 32 1 a
2 11 15 15 15 1000f 1 37 16 9 10
4 4 11 6 6 4
4 6 0 11 0 4
4 11 0 0 0 4
3 1 main.u$1 "main.u$1" 0 real2.v 18 25 1 
