Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 15 10:58:59 2025
| Host         : FB47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_countdown_control_sets_placed.rpt
| Design       : top_countdown
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+-------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+-------------------------+------------------+----------------+
|  u_clk/inst/clk_out1 |                          |                         |                1 |              1 |
|  u_clk/inst/clk_out1 | u_fsm/seconds[5]_i_2_n_0 | u_db/SR[0]              |                2 |              6 |
|  u_clk/inst/clk_out1 |                          | u_db/cnt[2][15]_i_1_n_0 |                3 |             16 |
|  u_clk/inst/clk_out1 |                          | u_db/cnt[0][15]_i_1_n_0 |                4 |             16 |
|  u_clk/inst/clk_out1 |                          | u_db/cnt[1][15]_i_1_n_0 |                3 |             16 |
|  u_clk/inst/clk_out1 |                          | u_db/cnt[3][15]_i_1_n_0 |                4 |             16 |
|  u_clk/inst/clk_out1 |                          | rst_IBUF                |               25 |             64 |
+----------------------+--------------------------+-------------------------+------------------+----------------+


