// Seed: 2604901169
module module_0;
  assign id_1 = 1 ? 1 : id_1;
  wire id_2;
  id_3(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(1), .id_4("")
  );
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output wor  id_2,
    output tri  id_3,
    input  tri0 id_4
);
  id_6(
      .id_0((id_4)), .id_1(~id_1 <-> id_4 == 1'b0), .id_2(id_3)
  ); module_0();
endmodule
