5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd port3.vcd -o port3.cdd -v port3.v
3 0 $root $root NA 0 0
3 0 main main port3.v 1 21
2 1 6 160019 1 0 20008 0 0 1 1 1
2 2 6 100013 1 0 20004 0 0 1 1 0
2 3 6 100019 1 31 20088 1 2 2 0 a
2 4 6 f001a 1 26 20008 3 0 2 0 a
2 5 6 f001a 1 47 8 4 0 foo_func.b
2 6 6 5001c 1 3a 8 0 5 foo_func
2 7 6 10001 0 1 400 0 0 a
2 8 6 1001c 1 37 100a 6 7
1 a 0 3 30004 1 16 2
4 8 0 0
3 2 main.foo_func main.foo_func port3.v 16 19
2 9 18 c000c 1 1 808 0 0 b
2 10 18 b000b 1 1e 20808 9 0 1 0 2
2 11 18 7 0 1 c00 0 0 foo_func
2 12 18 c 1 37 1180a 10 11
1 foo_func 0 16 50009 1 16 2
1 b 0 17 c 2 16 a
4 12 0 0
