/* Generated by Yosys 0.52 (git sha1 fee39a3284c90249e1d9684cf6944ffbbcbb8f90) */

module ref2(s, t);
  wire [7:0] _00_;
  wire [7:0] _01_;
  wire [7:0] _02_;
  wire _03_;
  wire _04_;
  input [7:0] s;
  wire [7:0] s;
  output [7:0] t;
  wire [7:0] t;
  assign _02_[7] = ~_01_[6];
  assign t[1] = s[7] ? _02_[1] : s[1];
  assign t[2] = s[7] ? _02_[2] : s[2];
  assign t[3] = s[7] ? _02_[3] : s[3];
  assign t[4] = s[7] ? _02_[4] : s[4];
  assign t[5] = s[7] ? _02_[5] : s[5];
  assign t[6] = s[7] ? _02_[6] : s[6];
  assign t[7] = s[7] ? _02_[7] : 1'h0;
  assign _00_[0] = ~s[0];
  assign _00_[1] = ~s[1];
  assign _00_[2] = ~s[2];
  assign _00_[3] = ~s[3];
  assign _00_[4] = ~s[4];
  assign _00_[5] = ~s[5];
  assign _00_[6] = ~s[6];
  assign _02_[1] = _00_[1] ^ _00_[0];
  assign _02_[2] = _00_[2] ^ _01_[1];
  assign _02_[3] = _00_[3] ^ _01_[2];
  assign _02_[4] = _00_[4] ^ _01_[3];
  assign _02_[5] = _00_[5] ^ _01_[4];
  assign _02_[6] = _00_[6] ^ _01_[5];
  assign _01_[1] = _00_[1] & _00_[0];
  assign _01_[3] = _03_ & _01_[1];
  assign _03_ = _00_[3] & _00_[2];
  assign _04_ = _00_[5] & _00_[4];
  assign _01_[5] = _04_ & _01_[3];
  assign _01_[2] = _00_[2] & _01_[1];
  assign _01_[4] = _00_[4] & _01_[3];
  assign _01_[6] = _00_[6] & _01_[5];
  assign _00_[7] = 1'h1;
  assign _01_[0] = _00_[0];
  assign _02_[0] = s[0];
  assign t[0] = s[0];
endmodule
