--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1754098 paths analyzed, 4724 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.264ns.
--------------------------------------------------------------------------------
Slack:                  0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Mmult_M_treg_q[6]_PWR_6_o_MuLt_182_OUT (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.270ns (Levels of Logic = 9)
  Clock Path Skew:      0.041ns (0.691 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Mmult_M_treg_q[6]_PWR_6_o_MuLt_182_OUT to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.P1        Tdspcko_P_A1REG       4.572   game/Mmult_M_treg_q[6]_PWR_6_o_MuLt_182_OUT
                                                       game/Mmult_M_treg_q[6]_PWR_6_o_MuLt_182_OUT
    SLICE_X8Y34.B3       net (fanout=8)        1.284   game/M_treg_q[6]_PWR_6_o_MuLt_182_OUT[1]
    SLICE_X8Y34.COUT     Topcyb                0.483   game/Madd_n1324_Madd_cy[3]
                                                       game/Madd_n1324_Madd_lut<1>
                                                       game/Madd_n1324_Madd_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   game/Madd_n1324_Madd_cy[3]
    SLICE_X8Y35.AMUX     Tcina                 0.220   game/Madd_n0632_Madd_lut[7]
                                                       game/Madd_n1324_Madd_xor<7>
    SLICE_X3Y39.A3       net (fanout=81)       1.980   game/Madd_n0632_Madd_lut[4]
    SLICE_X3Y39.A        Tilo                  0.259   game/Sh175731
                                                       game/Madd_n0632_Madd_xor<4>11
    SLICE_X14Y31.A5      net (fanout=66)       3.116   game/n0632<4>1
    SLICE_X14Y31.A       Tilo                  0.235   game/Mmux_M_treg_d778
                                                       game/Mmux_M_treg_d779
    SLICE_X14Y32.A6      net (fanout=1)        0.365   game/Mmux_M_treg_d778
    SLICE_X14Y32.A       Tilo                  0.235   game/Mmux_M_treg_d781
                                                       game/Mmux_M_treg_d783
    SLICE_X6Y33.A1       net (fanout=1)        1.466   game/Mmux_M_treg_d782
    SLICE_X6Y33.A        Tilo                  0.235   game/Mmux_M_treg_d774
                                                       game/Mmux_M_treg_d789
    SLICE_X13Y34.C3      net (fanout=1)        1.018   game/Mmux_M_treg_d788
    SLICE_X13Y34.C       Tilo                  0.259   game/Mmux_M_treg_d772
                                                       game/Mmux_M_treg_d7106
    SLICE_X8Y36.C4       net (fanout=1)        1.056   game/Mmux_M_treg_d7105
    SLICE_X8Y36.C        Tilo                  0.255   game/Mmux_M_treg_d729
                                                       game/Mmux_M_treg_d7215
    SLICE_X11Y48.A4      net (fanout=1)        1.856   game/Mmux_M_treg_d7214
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.270ns (7.126ns logic, 12.144ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Mmult_M_treg_q[6]_PWR_6_o_MuLt_182_OUT (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.205ns (Levels of Logic = 9)
  Clock Path Skew:      0.041ns (0.691 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Mmult_M_treg_q[6]_PWR_6_o_MuLt_182_OUT to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.P2        Tdspcko_P_A1REG       4.572   game/Mmult_M_treg_q[6]_PWR_6_o_MuLt_182_OUT
                                                       game/Mmult_M_treg_q[6]_PWR_6_o_MuLt_182_OUT
    SLICE_X8Y34.C2       net (fanout=8)        1.374   game/M_treg_q[6]_PWR_6_o_MuLt_182_OUT[2]
    SLICE_X8Y34.COUT     Topcyc                0.328   game/Madd_n1324_Madd_cy[3]
                                                       game/Madd_n1324_Madd_lut<2>
                                                       game/Madd_n1324_Madd_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   game/Madd_n1324_Madd_cy[3]
    SLICE_X8Y35.AMUX     Tcina                 0.220   game/Madd_n0632_Madd_lut[7]
                                                       game/Madd_n1324_Madd_xor<7>
    SLICE_X3Y39.A3       net (fanout=81)       1.980   game/Madd_n0632_Madd_lut[4]
    SLICE_X3Y39.A        Tilo                  0.259   game/Sh175731
                                                       game/Madd_n0632_Madd_xor<4>11
    SLICE_X14Y31.A5      net (fanout=66)       3.116   game/n0632<4>1
    SLICE_X14Y31.A       Tilo                  0.235   game/Mmux_M_treg_d778
                                                       game/Mmux_M_treg_d779
    SLICE_X14Y32.A6      net (fanout=1)        0.365   game/Mmux_M_treg_d778
    SLICE_X14Y32.A       Tilo                  0.235   game/Mmux_M_treg_d781
                                                       game/Mmux_M_treg_d783
    SLICE_X6Y33.A1       net (fanout=1)        1.466   game/Mmux_M_treg_d782
    SLICE_X6Y33.A        Tilo                  0.235   game/Mmux_M_treg_d774
                                                       game/Mmux_M_treg_d789
    SLICE_X13Y34.C3      net (fanout=1)        1.018   game/Mmux_M_treg_d788
    SLICE_X13Y34.C       Tilo                  0.259   game/Mmux_M_treg_d772
                                                       game/Mmux_M_treg_d7106
    SLICE_X8Y36.C4       net (fanout=1)        1.056   game/Mmux_M_treg_d7105
    SLICE_X8Y36.C        Tilo                  0.255   game/Mmux_M_treg_d729
                                                       game/Mmux_M_treg_d7215
    SLICE_X11Y48.A4      net (fanout=1)        1.856   game/Mmux_M_treg_d7214
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.205ns (6.971ns logic, 12.234ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT11  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN11   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_11
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT33  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN33   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_33
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT32  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN32   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_32
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT31  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN31   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_31
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT30  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN30   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_30
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT3   Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN3    net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_3
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT29  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN29   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_29
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT28  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN28   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_28
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT27  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN27   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_27
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT26  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN26   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_26
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT25  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN25   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_25
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT24  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN24   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_24
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT34  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN34   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_34
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT22  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN22   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_22
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT21  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN21   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_21
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT20  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN20   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_20
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT2   Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN2    net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_2
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT19  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN19   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_19
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT18  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN18   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_18
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT17  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN17   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_17
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT16  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN16   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_16
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT15  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN15   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_15
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT14  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN14   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_14
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT13  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN13   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_13
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT12  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN12   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_12
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT10  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_10
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT1   Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_1
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 (DSP)
  Destination:          game/M_treg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1 to game/M_treg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.PCOUT23  Tdspcko_PCOUT_B0REG   7.897   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
                                                       game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1
    DSP48_X0Y11.PCIN23   net (fanout=1)        0.002   game/Maddsub_BUS_0075_PWR_6_o_MuLt_184_OUT1_PCOUT_to_Madd_n0675_Madd1_PCIN_23
    DSP48_X0Y11.P0       Tdspdo_PCIN_P         2.645   game/Madd_n0675_Madd1
                                                       game/Madd_n0675_Madd1
    SLICE_X0Y39.D1       net (fanout=62)       2.452   game/n0675<0>1
    SLICE_X0Y39.D        Tilo                  0.254   game/M_placed_q[61]
                                                       game/Sh2413214
    SLICE_X2Y40.A4       net (fanout=1)        0.548   game/Sh2413214
    SLICE_X2Y40.A        Tilo                  0.235   game/Sh2413212
                                                       game/Sh2413215
    SLICE_X2Y40.B2       net (fanout=1)        0.841   game/Sh2413215
    SLICE_X2Y40.B        Tilo                  0.235   game/Sh2413212
                                                       game/Sh24132111
    SLICE_X8Y42.A5       net (fanout=1)        1.127   game/Sh24132111
    SLICE_X8Y42.A        Tilo                  0.254   game/Sh24134
                                                       game/Sh24132143
    SLICE_X8Y42.C1       net (fanout=2)        0.547   game/Sh241321
    SLICE_X8Y42.C        Tilo                  0.255   game/Sh24134
                                                       game/Sh241344
    SLICE_X11Y48.B4      net (fanout=1)        1.005   game/Sh24134
    SLICE_X11Y48.B       Tilo                  0.259   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7522
    SLICE_X11Y48.A5      net (fanout=1)        0.230   game/Mmux_M_treg_d7521
    SLICE_X11Y48.CLK     Tas                   0.373   game/M_treg_q[3]
                                                       game/Mmux_M_treg_d7523
                                                       game/M_treg_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.159ns (12.407ns logic, 6.752ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_3/CLK0
  Logical resource: game/M_tiles_q_3/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_2/CLK0
  Logical resource: game/M_tiles_q_2/CK0
  Location pin: OLOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_1/CLK0
  Logical resource: game/M_tiles_q_1/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_6/CLK0
  Logical resource: game/M_tiles_q_6/CK0
  Location pin: OLOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_5/CLK0
  Logical resource: game/M_tiles_q_5/CK0
  Location pin: OLOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_4/CLK0
  Logical resource: game/M_tiles_q_4/CK0
  Location pin: OLOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_9/CLK0
  Logical resource: game/M_tiles_q_9/CK0
  Location pin: OLOGIC_X0Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_8/CLK0
  Logical resource: game/M_tiles_q_8/CK0
  Location pin: OLOGIC_X0Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_7/CLK0
  Logical resource: game/M_tiles_q_7/CK0
  Location pin: OLOGIC_X0Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_12/CLK0
  Logical resource: game/M_tiles_q_12/CK0
  Location pin: OLOGIC_X0Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_11/CLK0
  Logical resource: game/M_tiles_q_11/CK0
  Location pin: OLOGIC_X0Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_tiles_q_10/CLK0
  Logical resource: game/M_tiles_q_10/CK0
  Location pin: OLOGIC_X1Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond4_gen_0[0].controller_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond3_gen_0[3].controller_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond3_gen_0[4].controller_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond4_gen_0[4].controller_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond4_gen_0[3].controller_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond4_gen_0[2].controller_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond4_gen_0[1].controller_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[0].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond_gen_0[0].controller_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond2_gen_0[3].controller_cond2/M_sync_out/CLK
  Logical resource: controller_cond3_gen_0[2].controller_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond2_gen_0[3].controller_cond2/M_sync_out/CLK
  Logical resource: controller_cond2_gen_0[1].controller_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond2_gen_0[3].controller_cond2/M_sync_out/CLK
  Logical resource: controller_cond2_gen_0[0].controller_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond2_gen_0[3].controller_cond2/M_sync_out/CLK
  Logical resource: controller_cond3_gen_0[1].controller_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond2_gen_0[3].controller_cond2/M_sync_out/CLK
  Logical resource: controller_cond2_gen_0[4].controller_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond2_gen_0[3].controller_cond2/M_sync_out/CLK
  Logical resource: controller_cond3_gen_0[0].controller_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond2_gen_0[3].controller_cond2/M_sync_out/CLK
  Logical resource: controller_cond2_gen_0[2].controller_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond2_gen_0[3].controller_cond2/M_sync_out/CLK
  Logical resource: controller_cond2_gen_0[3].controller_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: controller_cond_gen_0[3].controller_cond/M_sync_out/CLK
  Logical resource: controller_cond_gen_0[4].controller_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.264|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1754098 paths, 0 nets, and 12146 connections

Design statistics:
   Minimum period:  19.264ns{1}   (Maximum frequency:  51.910MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  8 14:20:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 437 MB



