// Seed: 2849906537
module module_0;
  assign id_1 = 1'b0;
  assign id_1 = 1;
  assign id_1 = 1;
  reg  id_2 = id_2;
  wire id_3;
  reg id_4, id_5;
  always id_4 <= id_2;
  assign id_1 = 1'b0 | id_1;
  reg id_6 = id_5;
  genvar id_7;
  always @(*) id_1 = 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_32;
  always id_22 <= 1'b0;
  wire id_33;
  supply1 id_34, id_35;
  assign id_34 = 1'h0;
  id_36(
      .id_0(~(id_29)),
      .id_1(id_35),
      .id_2(1),
      .product('b0),
      .id_3(1),
      .id_4(id_35),
      .id_5(1 | id_27)
  );
  or primCall (
      id_10,
      id_11,
      id_12,
      id_14,
      id_15,
      id_17,
      id_2,
      id_21,
      id_22,
      id_23,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_4,
      id_6,
      id_7
  );
  always id_5[1 : 1][1] = id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
