$date
	Sun Oct 23 02:52:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#765052
b111 !
1"
#765054
b111 &
b111 %
1$
#765055
0"
#765058
b10110 &
b10110 %
#765062
b1011 &
b1011 %
#765066
b100010 &
b100010 %
#765070
b10001 &
b10001 %
#765074
b110100 &
b110100 %
#765078
b11010 &
b11010 %
#765082
b1101 &
b1101 %
#765086
b101000 &
b101000 %
#765090
b10100 &
b10100 %
#765094
b1010 &
b1010 %
#765098
b101 &
b101 %
#765102
b10000 &
b10000 %
#765106
b1000 &
b1000 %
#765110
b100 &
b100 %
#765114
b10 &
b10 %
#765118
b1 &
1#
b1 %
#765122
b0 &
b0 %
0#
0$
#1837210
b10001 &
b10001 %
1$
b10001 !
1"
#1837211
0"
#1837214
b110100 &
b110100 %
#1837218
b11010 &
b11010 %
#1837222
b1101 &
b1101 %
#1837226
b101000 &
b101000 %
#1837230
b10100 &
b10100 %
#1837234
b1010 &
b1010 %
#1837238
b101 &
b101 %
#1837242
b10000 &
b10000 %
#1837246
b1000 &
b1000 %
#1837250
b100 &
b100 %
#1837254
b10 &
b10 %
#1837258
b1 &
b1 %
1#
#1837262
b0 &
0#
b0 %
0$
#2786474
b10000 &
b10000 %
1$
b10000 !
1"
#2786475
0"
#2786478
b1000 &
b1000 %
#2786482
b100 &
b100 %
#2786486
b10 &
b10 %
#2786490
b1 &
b1 %
1#
#2786494
b0 &
0#
b0 %
0$
#4500012
