

================================================================
== Vitis HLS Report for 'float_safe_softmax3'
================================================================
* Date:           Mon Oct 20 22:47:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.236 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8710|     8710|  87.100 us|  87.100 us|  8710|  8710|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bf16add_fast_fu_380                                   |bf16add_fast                                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_bf16add_fast_fu_386                                   |bf16add_fast                                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_bf16add_fast_fu_392                                   |bf16add_fast                                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_bf16add_fast_fu_398                                   |bf16add_fast                                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_bf16add_fast_fu_404                                   |bf16add_fast                                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_bf16add_fast_fu_410                                   |bf16add_fast                                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |sum_bf16_to_f32_fu_416                                    |bf16_to_f32                                    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422   |float_safe_softmax3_Pipeline_find_max_blocks   |       41|       41|  0.410 us|  0.410 us|   41|   41|       no|
        |grp_fmaxf_fu_483                                          |fmaxf                                          |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_fmaxf_fu_489                                          |fmaxf                                          |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498    |float_safe_softmax3_Pipeline_exp_and_bucket    |       38|       38|  0.380 us|  0.380 us|   38|   38|       no|
        |grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570  |float_safe_softmax3_Pipeline_normalize_blocks  |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- tile_loop_tile_inner_loop  |     8704|     8704|       136|          -|          -|    64|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     178|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   288|   23616|   52937|    -|
|Memory           |       32|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|    2449|    -|
|Register         |        -|     -|     233|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       32|   288|   23849|   55564|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       11|    23|      10|      47|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+-------+-------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+-------+-------+-----+
    |sum_bf16_to_f32_fu_416                                    |bf16_to_f32                                    |        0|    0|      0|      0|    0|
    |grp_bf16add_fast_fu_380                                   |bf16add_fast                                   |        0|    0|      0|     61|    0|
    |grp_bf16add_fast_fu_386                                   |bf16add_fast                                   |        0|    0|      0|     61|    0|
    |grp_bf16add_fast_fu_392                                   |bf16add_fast                                   |        0|    0|      0|     61|    0|
    |grp_bf16add_fast_fu_398                                   |bf16add_fast                                   |        0|    0|      0|     61|    0|
    |grp_bf16add_fast_fu_404                                   |bf16add_fast                                   |        0|    0|      0|     61|    0|
    |grp_bf16add_fast_fu_410                                   |bf16add_fast                                   |        0|    0|      0|     61|    0|
    |grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498    |float_safe_softmax3_Pipeline_exp_and_bucket    |        0|  288|  19786|  35965|    0|
    |grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422   |float_safe_softmax3_Pipeline_find_max_blocks   |        0|    0|   1679|   9429|    0|
    |grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570  |float_safe_softmax3_Pipeline_normalize_blocks  |        0|    0|   2151|   6589|    0|
    |grp_fmaxf_fu_483                                          |fmaxf                                          |        0|    0|      0|    294|    0|
    |grp_fmaxf_fu_489                                          |fmaxf                                          |        0|    0|      0|    294|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                     |                                               |        0|  288|  23616|  52937|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_U     |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_1_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_2_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_3_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_4_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_5_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_6_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_7_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_8_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_9_U   |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_10_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_11_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_12_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_13_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_14_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_15_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_16_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_17_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_18_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_19_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_20_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_21_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_22_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_23_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_24_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_25_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_26_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_27_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_28_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_29_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_30_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |exp_x_31_U  |float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    +------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                            |       32|  0|   0|    0|  6144| 1024|    32|       196608|
    +------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1254_fu_893_p2       |         +|   0|  0|  19|          12|           9|
    |add_ln1256_1_fu_685_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1256_fu_697_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln1261_1_fu_939_p2     |         +|   0|  0|  19|          12|           6|
    |add_ln1261_fu_770_p2       |         +|   0|  0|  12|           4|           1|
    |empty_35_fu_737_p2         |         +|   0|  0|  13|           6|           6|
    |sub_ln1122_fu_763_p2       |         -|   0|  0|  19|          12|          12|
    |sub_ln1179_fu_932_p2       |         -|   0|  0|  15|           8|           8|
    |icmp_ln1256_fu_679_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln1261_fu_703_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln1256_1_fu_709_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln1256_2_fu_721_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln1256_3_fu_907_p3  |    select|   0|  0|  11|           1|          12|
    |select_ln1256_fu_899_p3    |    select|   0|  0|  11|           1|          12|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 178|          83|          92|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  140|         28|    1|         28|
    |exp_x_10_address0               |   14|          3|    8|         24|
    |exp_x_10_ce0                    |   14|          3|    1|          3|
    |exp_x_10_we0                    |    9|          2|    1|          2|
    |exp_x_11_address0               |   14|          3|    8|         24|
    |exp_x_11_ce0                    |   14|          3|    1|          3|
    |exp_x_11_we0                    |    9|          2|    1|          2|
    |exp_x_12_address0               |   14|          3|    8|         24|
    |exp_x_12_ce0                    |   14|          3|    1|          3|
    |exp_x_12_we0                    |    9|          2|    1|          2|
    |exp_x_13_address0               |   14|          3|    8|         24|
    |exp_x_13_ce0                    |   14|          3|    1|          3|
    |exp_x_13_we0                    |    9|          2|    1|          2|
    |exp_x_14_address0               |   14|          3|    8|         24|
    |exp_x_14_ce0                    |   14|          3|    1|          3|
    |exp_x_14_we0                    |    9|          2|    1|          2|
    |exp_x_15_address0               |   14|          3|    8|         24|
    |exp_x_15_ce0                    |   14|          3|    1|          3|
    |exp_x_15_we0                    |    9|          2|    1|          2|
    |exp_x_16_address0               |   14|          3|    8|         24|
    |exp_x_16_ce0                    |   14|          3|    1|          3|
    |exp_x_16_we0                    |    9|          2|    1|          2|
    |exp_x_17_address0               |   14|          3|    8|         24|
    |exp_x_17_ce0                    |   14|          3|    1|          3|
    |exp_x_17_we0                    |    9|          2|    1|          2|
    |exp_x_18_address0               |   14|          3|    8|         24|
    |exp_x_18_ce0                    |   14|          3|    1|          3|
    |exp_x_18_we0                    |    9|          2|    1|          2|
    |exp_x_19_address0               |   14|          3|    8|         24|
    |exp_x_19_ce0                    |   14|          3|    1|          3|
    |exp_x_19_we0                    |    9|          2|    1|          2|
    |exp_x_1_address0                |   14|          3|    8|         24|
    |exp_x_1_ce0                     |   14|          3|    1|          3|
    |exp_x_1_we0                     |    9|          2|    1|          2|
    |exp_x_20_address0               |   14|          3|    8|         24|
    |exp_x_20_ce0                    |   14|          3|    1|          3|
    |exp_x_20_we0                    |    9|          2|    1|          2|
    |exp_x_21_address0               |   14|          3|    8|         24|
    |exp_x_21_ce0                    |   14|          3|    1|          3|
    |exp_x_21_we0                    |    9|          2|    1|          2|
    |exp_x_22_address0               |   14|          3|    8|         24|
    |exp_x_22_ce0                    |   14|          3|    1|          3|
    |exp_x_22_we0                    |    9|          2|    1|          2|
    |exp_x_23_address0               |   14|          3|    8|         24|
    |exp_x_23_ce0                    |   14|          3|    1|          3|
    |exp_x_23_we0                    |    9|          2|    1|          2|
    |exp_x_24_address0               |   14|          3|    8|         24|
    |exp_x_24_ce0                    |   14|          3|    1|          3|
    |exp_x_24_we0                    |    9|          2|    1|          2|
    |exp_x_25_address0               |   14|          3|    8|         24|
    |exp_x_25_ce0                    |   14|          3|    1|          3|
    |exp_x_25_we0                    |    9|          2|    1|          2|
    |exp_x_26_address0               |   14|          3|    8|         24|
    |exp_x_26_ce0                    |   14|          3|    1|          3|
    |exp_x_26_we0                    |    9|          2|    1|          2|
    |exp_x_27_address0               |   14|          3|    8|         24|
    |exp_x_27_ce0                    |   14|          3|    1|          3|
    |exp_x_27_we0                    |    9|          2|    1|          2|
    |exp_x_28_address0               |   14|          3|    8|         24|
    |exp_x_28_ce0                    |   14|          3|    1|          3|
    |exp_x_28_we0                    |    9|          2|    1|          2|
    |exp_x_29_address0               |   14|          3|    8|         24|
    |exp_x_29_ce0                    |   14|          3|    1|          3|
    |exp_x_29_we0                    |    9|          2|    1|          2|
    |exp_x_2_address0                |   14|          3|    8|         24|
    |exp_x_2_ce0                     |   14|          3|    1|          3|
    |exp_x_2_we0                     |    9|          2|    1|          2|
    |exp_x_30_address0               |   14|          3|    8|         24|
    |exp_x_30_ce0                    |   14|          3|    1|          3|
    |exp_x_30_we0                    |    9|          2|    1|          2|
    |exp_x_31_address0               |   14|          3|    8|         24|
    |exp_x_31_ce0                    |   14|          3|    1|          3|
    |exp_x_31_we0                    |    9|          2|    1|          2|
    |exp_x_3_address0                |   14|          3|    8|         24|
    |exp_x_3_ce0                     |   14|          3|    1|          3|
    |exp_x_3_we0                     |    9|          2|    1|          2|
    |exp_x_4_address0                |   14|          3|    8|         24|
    |exp_x_4_ce0                     |   14|          3|    1|          3|
    |exp_x_4_we0                     |    9|          2|    1|          2|
    |exp_x_5_address0                |   14|          3|    8|         24|
    |exp_x_5_ce0                     |   14|          3|    1|          3|
    |exp_x_5_we0                     |    9|          2|    1|          2|
    |exp_x_6_address0                |   14|          3|    8|         24|
    |exp_x_6_ce0                     |   14|          3|    1|          3|
    |exp_x_6_we0                     |    9|          2|    1|          2|
    |exp_x_7_address0                |   14|          3|    8|         24|
    |exp_x_7_ce0                     |   14|          3|    1|          3|
    |exp_x_7_we0                     |    9|          2|    1|          2|
    |exp_x_8_address0                |   14|          3|    8|         24|
    |exp_x_8_ce0                     |   14|          3|    1|          3|
    |exp_x_8_we0                     |    9|          2|    1|          2|
    |exp_x_9_address0                |   14|          3|    8|         24|
    |exp_x_9_ce0                     |   14|          3|    1|          3|
    |exp_x_9_we0                     |    9|          2|    1|          2|
    |exp_x_address0                  |   14|          3|    8|         24|
    |exp_x_ce0                       |   14|          3|    1|          3|
    |exp_x_we0                       |    9|          2|    1|          2|
    |grp_bf16add_fast_fu_380_a_bits  |   20|          4|   16|         64|
    |grp_fmaxf_fu_483_x              |   20|          4|   32|        128|
    |grp_fmaxf_fu_483_y              |   65|         15|   32|        480|
    |grp_fmaxf_fu_489_x              |   14|          3|   32|         96|
    |grp_fmaxf_fu_489_y              |   65|         14|   32|        448|
    |indvar_flatten_fu_152           |    9|          2|    7|         14|
    |indvars_iv376_fu_148            |    9|          2|   12|         24|
    |indvars_iv378_fu_140            |    9|          2|   12|         24|
    |r_base_fu_136                   |    9|          2|    4|          8|
    |tile_start_fu_144               |    9|          2|    7|         14|
    |x_0_address0                    |   14|          3|   12|         36|
    |x_0_address1                    |   14|          3|   12|         36|
    |x_0_ce0                         |   14|          3|    1|          3|
    |x_0_ce1                         |   14|          3|    1|          3|
    |x_10_address0                   |   14|          3|   12|         36|
    |x_10_address1                   |   14|          3|   12|         36|
    |x_10_ce0                        |   14|          3|    1|          3|
    |x_10_ce1                        |   14|          3|    1|          3|
    |x_11_address0                   |   14|          3|   12|         36|
    |x_11_address1                   |   14|          3|   12|         36|
    |x_11_ce0                        |   14|          3|    1|          3|
    |x_11_ce1                        |   14|          3|    1|          3|
    |x_12_address0                   |   14|          3|   12|         36|
    |x_12_address1                   |   14|          3|   12|         36|
    |x_12_ce0                        |   14|          3|    1|          3|
    |x_12_ce1                        |   14|          3|    1|          3|
    |x_13_address0                   |   14|          3|   12|         36|
    |x_13_address1                   |   14|          3|   12|         36|
    |x_13_ce0                        |   14|          3|    1|          3|
    |x_13_ce1                        |   14|          3|    1|          3|
    |x_14_address0                   |   14|          3|   12|         36|
    |x_14_address1                   |   14|          3|   12|         36|
    |x_14_ce0                        |   14|          3|    1|          3|
    |x_14_ce1                        |   14|          3|    1|          3|
    |x_15_address0                   |   14|          3|   12|         36|
    |x_15_address1                   |   14|          3|   12|         36|
    |x_15_ce0                        |   14|          3|    1|          3|
    |x_15_ce1                        |   14|          3|    1|          3|
    |x_1_address0                    |   14|          3|   12|         36|
    |x_1_address1                    |   14|          3|   12|         36|
    |x_1_ce0                         |   14|          3|    1|          3|
    |x_1_ce1                         |   14|          3|    1|          3|
    |x_2_address0                    |   14|          3|   12|         36|
    |x_2_address1                    |   14|          3|   12|         36|
    |x_2_ce0                         |   14|          3|    1|          3|
    |x_2_ce1                         |   14|          3|    1|          3|
    |x_3_address0                    |   14|          3|   12|         36|
    |x_3_address1                    |   14|          3|   12|         36|
    |x_3_ce0                         |   14|          3|    1|          3|
    |x_3_ce1                         |   14|          3|    1|          3|
    |x_4_address0                    |   14|          3|   12|         36|
    |x_4_address1                    |   14|          3|   12|         36|
    |x_4_ce0                         |   14|          3|    1|          3|
    |x_4_ce1                         |   14|          3|    1|          3|
    |x_5_address0                    |   14|          3|   12|         36|
    |x_5_address1                    |   14|          3|   12|         36|
    |x_5_ce0                         |   14|          3|    1|          3|
    |x_5_ce1                         |   14|          3|    1|          3|
    |x_6_address0                    |   14|          3|   12|         36|
    |x_6_address1                    |   14|          3|   12|         36|
    |x_6_ce0                         |   14|          3|    1|          3|
    |x_6_ce1                         |   14|          3|    1|          3|
    |x_7_address0                    |   14|          3|   12|         36|
    |x_7_address1                    |   14|          3|   12|         36|
    |x_7_ce0                         |   14|          3|    1|          3|
    |x_7_ce1                         |   14|          3|    1|          3|
    |x_8_address0                    |   14|          3|   12|         36|
    |x_8_address1                    |   14|          3|   12|         36|
    |x_8_ce0                         |   14|          3|    1|          3|
    |x_8_ce1                         |   14|          3|    1|          3|
    |x_9_address0                    |   14|          3|   12|         36|
    |x_9_address1                    |   14|          3|   12|         36|
    |x_9_ce0                         |   14|          3|    1|          3|
    |x_9_ce1                         |   14|          3|    1|          3|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 2449|        526|  923|       3504|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  27|   0|   27|          0|
    |grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498_ap_start_reg    |   1|   0|    1|          0|
    |grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422_ap_start_reg   |   1|   0|    1|          0|
    |grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1261_reg_1147                                                   |   1|   0|    1|          0|
    |indvar_flatten_fu_152                                                  |   7|   0|    7|          0|
    |indvars_iv376_fu_148                                                   |  12|   0|   12|          0|
    |indvars_iv378_fu_140                                                   |  12|   0|   12|          0|
    |max_val_30_reg_1180                                                    |  32|   0|   32|          0|
    |r_base_fu_136                                                          |   4|   0|    4|          0|
    |reg_641                                                                |  16|   0|   16|          0|
    |reg_646                                                                |  32|   0|   32|          0|
    |select_ln1256_1_reg_1153                                               |   4|   0|    4|          0|
    |select_ln1256_reg_1168                                                 |  12|   0|   12|          0|
    |sub_ln1122_reg_1163                                                    |   8|   0|   12|          4|
    |sub_ln1179_reg_1174                                                    |   5|   0|    8|          3|
    |sum_bf16_1_reg_1134                                                    |  16|   0|   16|          0|
    |sum_reg_1139                                                           |  32|   0|   32|          0|
    |tile_start_fu_144                                                      |   7|   0|    7|          0|
    |trunc_ln1256_reg_1158                                                  |   3|   0|    3|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 233|   0|  240|          7|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                                                          float_safe_softmax3|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                                                          float_safe_softmax3|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                                                          float_safe_softmax3|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                                                          float_safe_softmax3|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                                                          float_safe_softmax3|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                                                          float_safe_softmax3|  return value|
|x_0_address0                                                                          |  out|   12|   ap_memory|                                                                          x_0|         array|
|x_0_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_0|         array|
|x_0_q0                                                                                |   in|   32|   ap_memory|                                                                          x_0|         array|
|x_0_address1                                                                          |  out|   12|   ap_memory|                                                                          x_0|         array|
|x_0_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_0|         array|
|x_0_q1                                                                                |   in|   32|   ap_memory|                                                                          x_0|         array|
|x_1_address0                                                                          |  out|   12|   ap_memory|                                                                          x_1|         array|
|x_1_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_1|         array|
|x_1_q0                                                                                |   in|   32|   ap_memory|                                                                          x_1|         array|
|x_1_address1                                                                          |  out|   12|   ap_memory|                                                                          x_1|         array|
|x_1_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_1|         array|
|x_1_q1                                                                                |   in|   32|   ap_memory|                                                                          x_1|         array|
|x_2_address0                                                                          |  out|   12|   ap_memory|                                                                          x_2|         array|
|x_2_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q0                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|x_2_address1                                                                          |  out|   12|   ap_memory|                                                                          x_2|         array|
|x_2_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q1                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|x_3_address0                                                                          |  out|   12|   ap_memory|                                                                          x_3|         array|
|x_3_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_3|         array|
|x_3_q0                                                                                |   in|   32|   ap_memory|                                                                          x_3|         array|
|x_3_address1                                                                          |  out|   12|   ap_memory|                                                                          x_3|         array|
|x_3_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_3|         array|
|x_3_q1                                                                                |   in|   32|   ap_memory|                                                                          x_3|         array|
|x_4_address0                                                                          |  out|   12|   ap_memory|                                                                          x_4|         array|
|x_4_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q0                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|x_4_address1                                                                          |  out|   12|   ap_memory|                                                                          x_4|         array|
|x_4_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q1                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|x_5_address0                                                                          |  out|   12|   ap_memory|                                                                          x_5|         array|
|x_5_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_5|         array|
|x_5_q0                                                                                |   in|   32|   ap_memory|                                                                          x_5|         array|
|x_5_address1                                                                          |  out|   12|   ap_memory|                                                                          x_5|         array|
|x_5_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_5|         array|
|x_5_q1                                                                                |   in|   32|   ap_memory|                                                                          x_5|         array|
|x_6_address0                                                                          |  out|   12|   ap_memory|                                                                          x_6|         array|
|x_6_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q0                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|x_6_address1                                                                          |  out|   12|   ap_memory|                                                                          x_6|         array|
|x_6_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q1                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|x_7_address0                                                                          |  out|   12|   ap_memory|                                                                          x_7|         array|
|x_7_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_7|         array|
|x_7_q0                                                                                |   in|   32|   ap_memory|                                                                          x_7|         array|
|x_7_address1                                                                          |  out|   12|   ap_memory|                                                                          x_7|         array|
|x_7_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_7|         array|
|x_7_q1                                                                                |   in|   32|   ap_memory|                                                                          x_7|         array|
|x_8_address0                                                                          |  out|   12|   ap_memory|                                                                          x_8|         array|
|x_8_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_8|         array|
|x_8_q0                                                                                |   in|   32|   ap_memory|                                                                          x_8|         array|
|x_8_address1                                                                          |  out|   12|   ap_memory|                                                                          x_8|         array|
|x_8_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_8|         array|
|x_8_q1                                                                                |   in|   32|   ap_memory|                                                                          x_8|         array|
|x_9_address0                                                                          |  out|   12|   ap_memory|                                                                          x_9|         array|
|x_9_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_9|         array|
|x_9_q0                                                                                |   in|   32|   ap_memory|                                                                          x_9|         array|
|x_9_address1                                                                          |  out|   12|   ap_memory|                                                                          x_9|         array|
|x_9_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_9|         array|
|x_9_q1                                                                                |   in|   32|   ap_memory|                                                                          x_9|         array|
|x_10_address0                                                                         |  out|   12|   ap_memory|                                                                         x_10|         array|
|x_10_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_10|         array|
|x_10_q0                                                                               |   in|   32|   ap_memory|                                                                         x_10|         array|
|x_10_address1                                                                         |  out|   12|   ap_memory|                                                                         x_10|         array|
|x_10_ce1                                                                              |  out|    1|   ap_memory|                                                                         x_10|         array|
|x_10_q1                                                                               |   in|   32|   ap_memory|                                                                         x_10|         array|
|x_11_address0                                                                         |  out|   12|   ap_memory|                                                                         x_11|         array|
|x_11_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_11|         array|
|x_11_q0                                                                               |   in|   32|   ap_memory|                                                                         x_11|         array|
|x_11_address1                                                                         |  out|   12|   ap_memory|                                                                         x_11|         array|
|x_11_ce1                                                                              |  out|    1|   ap_memory|                                                                         x_11|         array|
|x_11_q1                                                                               |   in|   32|   ap_memory|                                                                         x_11|         array|
|x_12_address0                                                                         |  out|   12|   ap_memory|                                                                         x_12|         array|
|x_12_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_12|         array|
|x_12_q0                                                                               |   in|   32|   ap_memory|                                                                         x_12|         array|
|x_12_address1                                                                         |  out|   12|   ap_memory|                                                                         x_12|         array|
|x_12_ce1                                                                              |  out|    1|   ap_memory|                                                                         x_12|         array|
|x_12_q1                                                                               |   in|   32|   ap_memory|                                                                         x_12|         array|
|x_13_address0                                                                         |  out|   12|   ap_memory|                                                                         x_13|         array|
|x_13_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_13|         array|
|x_13_q0                                                                               |   in|   32|   ap_memory|                                                                         x_13|         array|
|x_13_address1                                                                         |  out|   12|   ap_memory|                                                                         x_13|         array|
|x_13_ce1                                                                              |  out|    1|   ap_memory|                                                                         x_13|         array|
|x_13_q1                                                                               |   in|   32|   ap_memory|                                                                         x_13|         array|
|x_14_address0                                                                         |  out|   12|   ap_memory|                                                                         x_14|         array|
|x_14_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_14|         array|
|x_14_q0                                                                               |   in|   32|   ap_memory|                                                                         x_14|         array|
|x_14_address1                                                                         |  out|   12|   ap_memory|                                                                         x_14|         array|
|x_14_ce1                                                                              |  out|    1|   ap_memory|                                                                         x_14|         array|
|x_14_q1                                                                               |   in|   32|   ap_memory|                                                                         x_14|         array|
|x_15_address0                                                                         |  out|   12|   ap_memory|                                                                         x_15|         array|
|x_15_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_15|         array|
|x_15_q0                                                                               |   in|   32|   ap_memory|                                                                         x_15|         array|
|x_15_address1                                                                         |  out|   12|   ap_memory|                                                                         x_15|         array|
|x_15_ce1                                                                              |  out|    1|   ap_memory|                                                                         x_15|         array|
|x_15_q1                                                                               |   in|   32|   ap_memory|                                                                         x_15|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1  |  out|   12|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|   12|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1    |  out|   12|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1                                |  out|   12|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_base = alloca i32 1"   --->   Operation 28 'alloca' 'r_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv378 = alloca i32 1"   --->   Operation 29 'alloca' 'indvars_iv378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tile_start = alloca i32 1"   --->   Operation 30 'alloca' 'tile_start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvars_iv376 = alloca i32 1"   --->   Operation 31 'alloca' 'indvars_iv376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%partial_max_loc = alloca i64 1"   --->   Operation 33 'alloca' 'partial_max_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%partial_max_1_loc = alloca i64 1"   --->   Operation 34 'alloca' 'partial_max_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%partial_max_2_loc = alloca i64 1"   --->   Operation 35 'alloca' 'partial_max_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%partial_max_3_loc = alloca i64 1"   --->   Operation 36 'alloca' 'partial_max_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%partial_max_4_loc = alloca i64 1"   --->   Operation 37 'alloca' 'partial_max_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%partial_max_5_loc = alloca i64 1"   --->   Operation 38 'alloca' 'partial_max_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%partial_max_6_loc = alloca i64 1"   --->   Operation 39 'alloca' 'partial_max_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%partial_max_7_loc = alloca i64 1"   --->   Operation 40 'alloca' 'partial_max_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%partial_max_8_loc = alloca i64 1"   --->   Operation 41 'alloca' 'partial_max_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%partial_max_9_loc = alloca i64 1"   --->   Operation 42 'alloca' 'partial_max_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%partial_max_10_loc = alloca i64 1"   --->   Operation 43 'alloca' 'partial_max_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%partial_max_11_loc = alloca i64 1"   --->   Operation 44 'alloca' 'partial_max_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%partial_max_12_loc = alloca i64 1"   --->   Operation 45 'alloca' 'partial_max_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%partial_max_13_loc = alloca i64 1"   --->   Operation 46 'alloca' 'partial_max_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%partial_max_14_loc = alloca i64 1"   --->   Operation 47 'alloca' 'partial_max_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%partial_max_15_loc = alloca i64 1"   --->   Operation 48 'alloca' 'partial_max_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%partial_max_16_loc = alloca i64 1"   --->   Operation 49 'alloca' 'partial_max_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%partial_max_17_loc = alloca i64 1"   --->   Operation 50 'alloca' 'partial_max_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%partial_max_18_loc = alloca i64 1"   --->   Operation 51 'alloca' 'partial_max_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%partial_max_19_loc = alloca i64 1"   --->   Operation 52 'alloca' 'partial_max_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%partial_max_20_loc = alloca i64 1"   --->   Operation 53 'alloca' 'partial_max_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%partial_max_21_loc = alloca i64 1"   --->   Operation 54 'alloca' 'partial_max_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%partial_max_22_loc = alloca i64 1"   --->   Operation 55 'alloca' 'partial_max_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%partial_max_23_loc = alloca i64 1"   --->   Operation 56 'alloca' 'partial_max_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%exp_x = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 57 'alloca' 'exp_x' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%exp_x_1 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 58 'alloca' 'exp_x_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%exp_x_2 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 59 'alloca' 'exp_x_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%exp_x_3 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 60 'alloca' 'exp_x_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%exp_x_4 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 61 'alloca' 'exp_x_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%exp_x_5 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 62 'alloca' 'exp_x_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%exp_x_6 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 63 'alloca' 'exp_x_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%exp_x_7 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 64 'alloca' 'exp_x_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%exp_x_8 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 65 'alloca' 'exp_x_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%exp_x_9 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 66 'alloca' 'exp_x_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%exp_x_10 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 67 'alloca' 'exp_x_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%exp_x_11 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 68 'alloca' 'exp_x_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%exp_x_12 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 69 'alloca' 'exp_x_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%exp_x_13 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 70 'alloca' 'exp_x_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%exp_x_14 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 71 'alloca' 'exp_x_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%exp_x_15 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 72 'alloca' 'exp_x_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%exp_x_16 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 73 'alloca' 'exp_x_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%exp_x_17 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 74 'alloca' 'exp_x_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%exp_x_18 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 75 'alloca' 'exp_x_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%exp_x_19 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 76 'alloca' 'exp_x_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%exp_x_20 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 77 'alloca' 'exp_x_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%exp_x_21 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 78 'alloca' 'exp_x_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 79 [1/1] (1.23ns)   --->   "%exp_x_22 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 79 'alloca' 'exp_x_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 80 [1/1] (1.23ns)   --->   "%exp_x_23 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 80 'alloca' 'exp_x_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 81 [1/1] (1.23ns)   --->   "%exp_x_24 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 81 'alloca' 'exp_x_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%exp_x_25 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 82 'alloca' 'exp_x_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%exp_x_26 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 83 'alloca' 'exp_x_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 84 [1/1] (1.23ns)   --->   "%exp_x_27 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 84 'alloca' 'exp_x_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 85 [1/1] (1.23ns)   --->   "%exp_x_28 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 85 'alloca' 'exp_x_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%exp_x_29 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 86 'alloca' 'exp_x_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%exp_x_30 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 87 'alloca' 'exp_x_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%exp_x_31 = alloca i64 1" [activation_accelerator.cpp:1235]   --->   Operation 88 'alloca' 'exp_x_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 89 [1/1] (1.20ns)   --->   "%sum_bf16 = call i16 @bf16add_fast, i16 0" [activation_accelerator.cpp:1197]   --->   Operation 89 'call' 'sum_bf16' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 90 [1/1] (1.20ns)   --->   "%sum_bf16_1 = call i16 @bf16add_fast, i16 %sum_bf16" [activation_accelerator.cpp:1197]   --->   Operation 90 'call' 'sum_bf16_1' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln1254 = store i7 0, i7 %indvar_flatten" [activation_accelerator.cpp:1254]   --->   Operation 91 'store' 'store_ln1254' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln1254 = store i12 0, i12 %indvars_iv376" [activation_accelerator.cpp:1254]   --->   Operation 92 'store' 'store_ln1254' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln1254 = store i7 0, i7 %tile_start" [activation_accelerator.cpp:1254]   --->   Operation 93 'store' 'store_ln1254' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln1254 = store i12 0, i12 %indvars_iv378" [activation_accelerator.cpp:1254]   --->   Operation 94 'store' 'store_ln1254' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln1254 = store i4 0, i4 %r_base" [activation_accelerator.cpp:1254]   --->   Operation 95 'store' 'store_ln1254' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.23>
ST_2 : Operation 96 [1/1] (1.20ns)   --->   "%sum_bf16_2 = call i16 @bf16add_fast, i16 %sum_bf16_1" [activation_accelerator.cpp:1197]   --->   Operation 96 'call' 'sum_bf16_2' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 97 [1/1] (1.20ns)   --->   "%sum_bf16_3 = call i16 @bf16add_fast, i16 %sum_bf16_2" [activation_accelerator.cpp:1197]   --->   Operation 97 'call' 'sum_bf16_3' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [1/1] (1.20ns)   --->   "%sum_bf16_4 = call i16 @bf16add_fast, i16 %sum_bf16_3" [activation_accelerator.cpp:1197]   --->   Operation 98 'call' 'sum_bf16_4' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 99 [1/1] (1.20ns)   --->   "%sum_bf16_5 = call i16 @bf16add_fast, i16 %sum_bf16_4" [activation_accelerator.cpp:1197]   --->   Operation 99 'call' 'sum_bf16_5' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 100 [1/1] (1.20ns)   --->   "%sum_bf16_6 = call i16 @bf16add_fast, i16 %sum_bf16_5" [activation_accelerator.cpp:1197]   --->   Operation 100 'call' 'sum_bf16_6' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 101 [1/1] (1.20ns)   --->   "%sum_bf16_7 = call i16 @bf16add_fast, i16 %sum_bf16_6" [activation_accelerator.cpp:1197]   --->   Operation 101 'call' 'sum_bf16_7' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.23>
ST_3 : Operation 102 [1/1] (1.20ns)   --->   "%sum_bf16_8 = call i16 @bf16add_fast, i16 %sum_bf16_7" [activation_accelerator.cpp:1197]   --->   Operation 102 'call' 'sum_bf16_8' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 103 [1/1] (1.20ns)   --->   "%sum_bf16_9 = call i16 @bf16add_fast, i16 %sum_bf16_8" [activation_accelerator.cpp:1197]   --->   Operation 103 'call' 'sum_bf16_9' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 104 [1/1] (1.20ns)   --->   "%sum_bf16_10 = call i16 @bf16add_fast, i16 %sum_bf16_9" [activation_accelerator.cpp:1197]   --->   Operation 104 'call' 'sum_bf16_10' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [1/1] (1.20ns)   --->   "%sum_bf16_11 = call i16 @bf16add_fast, i16 %sum_bf16_10" [activation_accelerator.cpp:1197]   --->   Operation 105 'call' 'sum_bf16_11' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 106 [1/1] (1.20ns)   --->   "%sum_bf16_12 = call i16 @bf16add_fast, i16 %sum_bf16_11" [activation_accelerator.cpp:1197]   --->   Operation 106 'call' 'sum_bf16_12' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [1/1] (1.20ns)   --->   "%sum_bf16_13 = call i16 @bf16add_fast, i16 %sum_bf16_12" [activation_accelerator.cpp:1197]   --->   Operation 107 'call' 'sum_bf16_13' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.23>
ST_4 : Operation 108 [1/1] (1.20ns)   --->   "%sum_bf16_14 = call i16 @bf16add_fast, i16 %sum_bf16_13" [activation_accelerator.cpp:1197]   --->   Operation 108 'call' 'sum_bf16_14' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/1] (1.20ns)   --->   "%sum_bf16_15 = call i16 @bf16add_fast, i16 %sum_bf16_14" [activation_accelerator.cpp:1197]   --->   Operation 109 'call' 'sum_bf16_15' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [1/1] (1.20ns)   --->   "%sum_bf16_16 = call i16 @bf16add_fast, i16 %sum_bf16_15" [activation_accelerator.cpp:1197]   --->   Operation 110 'call' 'sum_bf16_16' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [1/1] (1.20ns)   --->   "%sum_bf16_17 = call i16 @bf16add_fast, i16 %sum_bf16_16" [activation_accelerator.cpp:1197]   --->   Operation 111 'call' 'sum_bf16_17' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [1/1] (1.20ns)   --->   "%sum_bf16_18 = call i16 @bf16add_fast, i16 %sum_bf16_17" [activation_accelerator.cpp:1197]   --->   Operation 112 'call' 'sum_bf16_18' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [1/1] (1.20ns)   --->   "%sum_bf16_19 = call i16 @bf16add_fast, i16 %sum_bf16_18" [activation_accelerator.cpp:1197]   --->   Operation 113 'call' 'sum_bf16_19' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.23>
ST_5 : Operation 114 [1/1] (1.20ns)   --->   "%sum_bf16_20 = call i16 @bf16add_fast, i16 %sum_bf16_19" [activation_accelerator.cpp:1197]   --->   Operation 114 'call' 'sum_bf16_20' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [1/1] (1.20ns)   --->   "%sum_bf16_21 = call i16 @bf16add_fast, i16 %sum_bf16_20" [activation_accelerator.cpp:1197]   --->   Operation 115 'call' 'sum_bf16_21' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [1/1] (1.20ns)   --->   "%sum_bf16_22 = call i16 @bf16add_fast, i16 %sum_bf16_21" [activation_accelerator.cpp:1197]   --->   Operation 116 'call' 'sum_bf16_22' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [1/1] (1.20ns)   --->   "%sum_bf16_23 = call i16 @bf16add_fast, i16 %sum_bf16_22" [activation_accelerator.cpp:1197]   --->   Operation 117 'call' 'sum_bf16_23' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [1/1] (1.20ns)   --->   "%sum_bf16_24 = call i16 @bf16add_fast, i16 %sum_bf16_23" [activation_accelerator.cpp:1197]   --->   Operation 118 'call' 'sum_bf16_24' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 119 [1/1] (1.20ns)   --->   "%sum_bf16_25 = call i16 @bf16add_fast, i16 %sum_bf16_24" [activation_accelerator.cpp:1197]   --->   Operation 119 'call' 'sum_bf16_25' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_31, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 120 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_30, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 121 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_29, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 122 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_28, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 123 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_27, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 124 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_26, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 125 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_25, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 126 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_24, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 127 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_23, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 128 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_22, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 129 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_21, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 130 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_20, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 131 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_19, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 132 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_18, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 133 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_17, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 134 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_16, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 135 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_15, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 136 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_14, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 137 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_13, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 138 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_12, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 139 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_11, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 140 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_10, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 141 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_9, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 142 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_8, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 143 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 144 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 145 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 146 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 147 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 148 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 149 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 150 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:1236]   --->   Operation 151 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (1.20ns)   --->   "%sum_bf16_26 = call i16 @bf16add_fast, i16 %sum_bf16_25" [activation_accelerator.cpp:1197]   --->   Operation 152 'call' 'sum_bf16_26' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [1/1] (1.20ns)   --->   "%sum_bf16_27 = call i16 @bf16add_fast, i16 %sum_bf16_26" [activation_accelerator.cpp:1197]   --->   Operation 153 'call' 'sum_bf16_27' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [1/1] (1.20ns)   --->   "%sum_bf16_28 = call i16 @bf16add_fast, i16 %sum_bf16_27" [activation_accelerator.cpp:1197]   --->   Operation 154 'call' 'sum_bf16_28' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [1/1] (1.20ns)   --->   "%sum_bf16_29 = call i16 @bf16add_fast, i16 %sum_bf16_28" [activation_accelerator.cpp:1197]   --->   Operation 155 'call' 'sum_bf16_29' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [1/1] (1.20ns)   --->   "%sum_bf16_30 = call i16 @bf16add_fast, i16 %sum_bf16_29" [activation_accelerator.cpp:1197]   --->   Operation 156 'call' 'sum_bf16_30' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [1/1] (1.20ns)   --->   "%sum_bf16_31 = call i16 @bf16add_fast, i16 %sum_bf16_30" [activation_accelerator.cpp:1197]   --->   Operation 157 'call' 'sum_bf16_31' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sum = call i32 @bf16_to_f32, i16 %sum_bf16_31" [activation_accelerator.cpp:1199]   --->   Operation 158 'call' 'sum' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln1254 = br void %for.body.i" [activation_accelerator.cpp:1254]   --->   Operation 159 'br' 'br_ln1254' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.76>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [activation_accelerator.cpp:1256]   --->   Operation 160 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.81ns)   --->   "%icmp_ln1256 = icmp_eq  i7 %indvar_flatten_load, i7 64" [activation_accelerator.cpp:1256]   --->   Operation 161 'icmp' 'icmp_ln1256' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.77ns)   --->   "%add_ln1256_1 = add i7 %indvar_flatten_load, i7 1" [activation_accelerator.cpp:1256]   --->   Operation 162 'add' 'add_ln1256_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln1256 = br i1 %icmp_ln1256, void %for.inc22, void %for.end24" [activation_accelerator.cpp:1256]   --->   Operation 163 'br' 'br_ln1256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%r_base_load = load i4 %r_base" [activation_accelerator.cpp:1261]   --->   Operation 164 'load' 'r_base_load' <Predicate = (!icmp_ln1256)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%tile_start_load = load i7 %tile_start" [activation_accelerator.cpp:1256]   --->   Operation 165 'load' 'tile_start_load' <Predicate = (!icmp_ln1256)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.77ns)   --->   "%add_ln1256 = add i7 %tile_start_load, i7 8" [activation_accelerator.cpp:1256]   --->   Operation 166 'add' 'add_ln1256' <Predicate = (!icmp_ln1256)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.72ns)   --->   "%icmp_ln1261 = icmp_eq  i4 %r_base_load, i4 8" [activation_accelerator.cpp:1261]   --->   Operation 167 'icmp' 'icmp_ln1261' <Predicate = (!icmp_ln1256)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.39ns)   --->   "%select_ln1256_1 = select i1 %icmp_ln1261, i4 0, i4 %r_base_load" [activation_accelerator.cpp:1256]   --->   Operation 168 'select' 'select_ln1256_1' <Predicate = (!icmp_ln1256)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1256 = trunc i4 %select_ln1256_1" [activation_accelerator.cpp:1256]   --->   Operation 169 'trunc' 'trunc_ln1256' <Predicate = (!icmp_ln1256)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.36ns)   --->   "%select_ln1256_2 = select i1 %icmp_ln1261, i7 %add_ln1256, i7 %tile_start_load" [activation_accelerator.cpp:1256]   --->   Operation 170 'select' 'select_ln1256_2' <Predicate = (!icmp_ln1256)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1256_1 = trunc i7 %select_ln1256_2" [activation_accelerator.cpp:1256]   --->   Operation 171 'trunc' 'trunc_ln1256_1' <Predicate = (!icmp_ln1256)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1261 = zext i4 %select_ln1256_1" [activation_accelerator.cpp:1261]   --->   Operation 172 'zext' 'zext_ln1261' <Predicate = (!icmp_ln1256)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.78ns)   --->   "%empty_35 = add i6 %zext_ln1261, i6 %trunc_ln1256_1" [activation_accelerator.cpp:1261]   --->   Operation 173 'add' 'empty_35' <Predicate = (!icmp_ln1256)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_35, i6 0" [activation_accelerator.cpp:1122]   --->   Operation 174 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1256)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1122_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_35, i4 0" [activation_accelerator.cpp:1122]   --->   Operation 175 'bitconcatenate' 'shl_ln1122_1' <Predicate = (!icmp_ln1256)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1122 = zext i10 %shl_ln1122_1" [activation_accelerator.cpp:1122]   --->   Operation 176 'zext' 'zext_ln1122' <Predicate = (!icmp_ln1256)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.80ns)   --->   "%sub_ln1122 = sub i12 %shl_ln, i12 %zext_ln1122" [activation_accelerator.cpp:1122]   --->   Operation 177 'sub' 'sub_ln1122' <Predicate = (!icmp_ln1256)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [2/2] (2.04ns)   --->   "%call_ln1122 = call void @float_safe_softmax3_Pipeline_find_max_blocks, i12 %sub_ln1122, i32 %x_0, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %partial_max_23_loc, i32 %partial_max_22_loc, i32 %partial_max_21_loc, i32 %partial_max_20_loc, i32 %partial_max_19_loc, i32 %partial_max_18_loc, i32 %partial_max_17_loc, i32 %partial_max_16_loc, i32 %partial_max_15_loc, i32 %partial_max_14_loc, i32 %partial_max_13_loc, i32 %partial_max_12_loc, i32 %partial_max_11_loc, i32 %partial_max_10_loc, i32 %partial_max_9_loc, i32 %partial_max_8_loc, i32 %partial_max_7_loc, i32 %partial_max_6_loc, i32 %partial_max_5_loc, i32 %partial_max_4_loc, i32 %partial_max_3_loc, i32 %partial_max_2_loc, i32 %partial_max_1_loc, i32 %partial_max_loc" [activation_accelerator.cpp:1122]   --->   Operation 178 'call' 'call_ln1122' <Predicate = (!icmp_ln1256)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [1/1] (0.79ns)   --->   "%add_ln1261 = add i4 %select_ln1256_1, i4 1" [activation_accelerator.cpp:1261]   --->   Operation 179 'add' 'add_ln1261' <Predicate = (!icmp_ln1256)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.42ns)   --->   "%store_ln1261 = store i7 %add_ln1256_1, i7 %indvar_flatten" [activation_accelerator.cpp:1261]   --->   Operation 180 'store' 'store_ln1261' <Predicate = (!icmp_ln1256)> <Delay = 0.42>
ST_7 : Operation 181 [1/1] (0.42ns)   --->   "%store_ln1261 = store i7 %select_ln1256_2, i7 %tile_start" [activation_accelerator.cpp:1261]   --->   Operation 181 'store' 'store_ln1261' <Predicate = (!icmp_ln1256)> <Delay = 0.42>
ST_7 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln1261 = store i4 %add_ln1261, i4 %r_base" [activation_accelerator.cpp:1261]   --->   Operation 182 'store' 'store_ln1261' <Predicate = (!icmp_ln1256)> <Delay = 0.42>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln1288 = ret" [activation_accelerator.cpp:1288]   --->   Operation 183 'ret' 'ret_ln1288' <Predicate = (icmp_ln1256)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln1122 = call void @float_safe_softmax3_Pipeline_find_max_blocks, i12 %sub_ln1122, i32 %x_0, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %partial_max_23_loc, i32 %partial_max_22_loc, i32 %partial_max_21_loc, i32 %partial_max_20_loc, i32 %partial_max_19_loc, i32 %partial_max_18_loc, i32 %partial_max_17_loc, i32 %partial_max_16_loc, i32 %partial_max_15_loc, i32 %partial_max_14_loc, i32 %partial_max_13_loc, i32 %partial_max_12_loc, i32 %partial_max_11_loc, i32 %partial_max_10_loc, i32 %partial_max_9_loc, i32 %partial_max_8_loc, i32 %partial_max_7_loc, i32 %partial_max_6_loc, i32 %partial_max_5_loc, i32 %partial_max_4_loc, i32 %partial_max_3_loc, i32 %partial_max_2_loc, i32 %partial_max_1_loc, i32 %partial_max_loc" [activation_accelerator.cpp:1122]   --->   Operation 184 'call' 'call_ln1122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.94>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%partial_max_2_loc_load = load i32 %partial_max_2_loc"   --->   Operation 185 'load' 'partial_max_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%partial_max_1_loc_load = load i32 %partial_max_1_loc"   --->   Operation 186 'load' 'partial_max_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%partial_max_loc_load = load i32 %partial_max_loc"   --->   Operation 187 'load' 'partial_max_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (2.97ns)   --->   "%max_val = call i32 @fmaxf, i32 %partial_max_loc_load, i32 %partial_max_1_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 188 'call' 'max_val' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 189 [1/1] (2.97ns)   --->   "%max_val_1 = call i32 @fmaxf, i32 %max_val, i32 %partial_max_2_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 189 'call' 'max_val_1' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.94>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%partial_max_4_loc_load = load i32 %partial_max_4_loc"   --->   Operation 190 'load' 'partial_max_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%partial_max_3_loc_load = load i32 %partial_max_3_loc"   --->   Operation 191 'load' 'partial_max_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (2.97ns)   --->   "%max_val_2 = call i32 @fmaxf, i32 %max_val_1, i32 %partial_max_3_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 192 'call' 'max_val_2' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 193 [1/1] (2.97ns)   --->   "%max_val_3 = call i32 @fmaxf, i32 %max_val_2, i32 %partial_max_4_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 193 'call' 'max_val_3' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.94>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%partial_max_6_loc_load = load i32 %partial_max_6_loc"   --->   Operation 194 'load' 'partial_max_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%partial_max_5_loc_load = load i32 %partial_max_5_loc"   --->   Operation 195 'load' 'partial_max_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (2.97ns)   --->   "%max_val_4 = call i32 @fmaxf, i32 %max_val_3, i32 %partial_max_5_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 196 'call' 'max_val_4' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 197 [1/1] (2.97ns)   --->   "%max_val_5 = call i32 @fmaxf, i32 %max_val_4, i32 %partial_max_6_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 197 'call' 'max_val_5' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.94>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%partial_max_8_loc_load = load i32 %partial_max_8_loc"   --->   Operation 198 'load' 'partial_max_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%partial_max_7_loc_load = load i32 %partial_max_7_loc"   --->   Operation 199 'load' 'partial_max_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (2.97ns)   --->   "%max_val_6 = call i32 @fmaxf, i32 %max_val_5, i32 %partial_max_7_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 200 'call' 'max_val_6' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 201 [1/1] (2.97ns)   --->   "%max_val_7 = call i32 @fmaxf, i32 %max_val_6, i32 %partial_max_8_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 201 'call' 'max_val_7' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.94>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%partial_max_10_loc_load = load i32 %partial_max_10_loc"   --->   Operation 202 'load' 'partial_max_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%partial_max_9_loc_load = load i32 %partial_max_9_loc"   --->   Operation 203 'load' 'partial_max_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (2.97ns)   --->   "%max_val_8 = call i32 @fmaxf, i32 %max_val_7, i32 %partial_max_9_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 204 'call' 'max_val_8' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 205 [1/1] (2.97ns)   --->   "%max_val_9 = call i32 @fmaxf, i32 %max_val_8, i32 %partial_max_10_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 205 'call' 'max_val_9' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.94>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%partial_max_12_loc_load = load i32 %partial_max_12_loc"   --->   Operation 206 'load' 'partial_max_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%partial_max_11_loc_load = load i32 %partial_max_11_loc"   --->   Operation 207 'load' 'partial_max_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (2.97ns)   --->   "%max_val_10 = call i32 @fmaxf, i32 %max_val_9, i32 %partial_max_11_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 208 'call' 'max_val_10' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 209 [1/1] (2.97ns)   --->   "%max_val_11 = call i32 @fmaxf, i32 %max_val_10, i32 %partial_max_12_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 209 'call' 'max_val_11' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.94>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%partial_max_14_loc_load = load i32 %partial_max_14_loc"   --->   Operation 210 'load' 'partial_max_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%partial_max_13_loc_load = load i32 %partial_max_13_loc"   --->   Operation 211 'load' 'partial_max_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (2.97ns)   --->   "%max_val_12 = call i32 @fmaxf, i32 %max_val_11, i32 %partial_max_13_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 212 'call' 'max_val_12' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 213 [1/1] (2.97ns)   --->   "%max_val_13 = call i32 @fmaxf, i32 %max_val_12, i32 %partial_max_14_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 213 'call' 'max_val_13' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.94>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%partial_max_16_loc_load = load i32 %partial_max_16_loc"   --->   Operation 214 'load' 'partial_max_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%partial_max_15_loc_load = load i32 %partial_max_15_loc"   --->   Operation 215 'load' 'partial_max_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (2.97ns)   --->   "%max_val_14 = call i32 @fmaxf, i32 %max_val_13, i32 %partial_max_15_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 216 'call' 'max_val_14' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 217 [1/1] (2.97ns)   --->   "%max_val_15 = call i32 @fmaxf, i32 %max_val_14, i32 %partial_max_16_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 217 'call' 'max_val_15' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.94>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%partial_max_18_loc_load = load i32 %partial_max_18_loc"   --->   Operation 218 'load' 'partial_max_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%partial_max_17_loc_load = load i32 %partial_max_17_loc"   --->   Operation 219 'load' 'partial_max_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (2.97ns)   --->   "%max_val_16 = call i32 @fmaxf, i32 %max_val_15, i32 %partial_max_17_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 220 'call' 'max_val_16' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 221 [1/1] (2.97ns)   --->   "%max_val_17 = call i32 @fmaxf, i32 %max_val_16, i32 %partial_max_18_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 221 'call' 'max_val_17' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.94>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%partial_max_20_loc_load = load i32 %partial_max_20_loc"   --->   Operation 222 'load' 'partial_max_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%partial_max_19_loc_load = load i32 %partial_max_19_loc"   --->   Operation 223 'load' 'partial_max_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (2.97ns)   --->   "%max_val_18 = call i32 @fmaxf, i32 %max_val_17, i32 %partial_max_19_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 224 'call' 'max_val_18' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 225 [1/1] (2.97ns)   --->   "%max_val_19 = call i32 @fmaxf, i32 %max_val_18, i32 %partial_max_20_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 225 'call' 'max_val_19' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.94>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%partial_max_22_loc_load = load i32 %partial_max_22_loc"   --->   Operation 226 'load' 'partial_max_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%partial_max_21_loc_load = load i32 %partial_max_21_loc"   --->   Operation 227 'load' 'partial_max_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (2.97ns)   --->   "%max_val_20 = call i32 @fmaxf, i32 %max_val_19, i32 %partial_max_21_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 228 'call' 'max_val_20' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 229 [1/1] (2.97ns)   --->   "%max_val_21 = call i32 @fmaxf, i32 %max_val_20, i32 %partial_max_22_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 229 'call' 'max_val_21' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.94>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%partial_max_23_loc_load = load i32 %partial_max_23_loc"   --->   Operation 230 'load' 'partial_max_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (2.97ns)   --->   "%max_val_22 = call i32 @fmaxf, i32 %max_val_21, i32 %partial_max_23_loc_load" [activation_accelerator.cpp:1141]   --->   Operation 231 'call' 'max_val_22' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 232 [1/1] (2.97ns)   --->   "%max_val_23 = call i32 @fmaxf, i32 %max_val_22, i32 -3.40282e+38" [activation_accelerator.cpp:1141]   --->   Operation 232 'call' 'max_val_23' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.94>
ST_21 : Operation 233 [1/1] (2.97ns)   --->   "%max_val_24 = call i32 @fmaxf, i32 %max_val_23, i32 -3.40282e+38" [activation_accelerator.cpp:1141]   --->   Operation 233 'call' 'max_val_24' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 234 [1/1] (2.97ns)   --->   "%max_val_25 = call i32 @fmaxf, i32 %max_val_24, i32 -3.40282e+38" [activation_accelerator.cpp:1141]   --->   Operation 234 'call' 'max_val_25' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.94>
ST_22 : Operation 235 [1/1] (2.97ns)   --->   "%max_val_26 = call i32 @fmaxf, i32 %max_val_25, i32 -3.40282e+38" [activation_accelerator.cpp:1141]   --->   Operation 235 'call' 'max_val_26' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 236 [1/1] (2.97ns)   --->   "%max_val_27 = call i32 @fmaxf, i32 %max_val_26, i32 -3.40282e+38" [activation_accelerator.cpp:1141]   --->   Operation 236 'call' 'max_val_27' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.94>
ST_23 : Operation 237 [1/1] (2.97ns)   --->   "%max_val_28 = call i32 @fmaxf, i32 %max_val_27, i32 -3.40282e+38" [activation_accelerator.cpp:1141]   --->   Operation 237 'call' 'max_val_28' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 238 [1/1] (2.97ns)   --->   "%max_val_29 = call i32 @fmaxf, i32 %max_val_28, i32 -3.40282e+38" [activation_accelerator.cpp:1141]   --->   Operation 238 'call' 'max_val_29' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.02>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%indvars_iv378_load = load i12 %indvars_iv378" [activation_accelerator.cpp:1256]   --->   Operation 239 'load' 'indvars_iv378_load' <Predicate = (!icmp_ln1261)> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%indvars_iv376_load = load i12 %indvars_iv376" [activation_accelerator.cpp:1254]   --->   Operation 240 'load' 'indvars_iv376_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.80ns)   --->   "%add_ln1254 = add i12 %indvars_iv376_load, i12 384" [activation_accelerator.cpp:1254]   --->   Operation 241 'add' 'add_ln1254' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.37ns)   --->   "%select_ln1256 = select i1 %icmp_ln1261, i12 %add_ln1254, i12 %indvars_iv378_load" [activation_accelerator.cpp:1256]   --->   Operation 242 'select' 'select_ln1256' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (0.37ns)   --->   "%select_ln1256_3 = select i1 %icmp_ln1261, i12 %add_ln1254, i12 %indvars_iv376_load" [activation_accelerator.cpp:1256]   --->   Operation 243 'select' 'select_ln1256_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln1256, i5 0" [activation_accelerator.cpp:1179]   --->   Operation 244 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln1256_1, i3 0" [activation_accelerator.cpp:1179]   --->   Operation 245 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1179 = zext i7 %tmp_31" [activation_accelerator.cpp:1179]   --->   Operation 246 'zext' 'zext_ln1179' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.76ns)   --->   "%sub_ln1179 = sub i8 %tmp_s, i8 %zext_ln1179" [activation_accelerator.cpp:1179]   --->   Operation 247 'sub' 'sub_ln1179' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/1] (2.97ns)   --->   "%max_val_30 = call i32 @fmaxf, i32 %max_val_29, i32 -3.40282e+38" [activation_accelerator.cpp:1141]   --->   Operation 248 'call' 'max_val_30' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 249 [2/2] (2.04ns)   --->   "%call_ln1256 = call void @float_safe_softmax3_Pipeline_exp_and_bucket, i32 %exp_x_31, i32 %exp_x_30, i32 %exp_x_29, i32 %exp_x_28, i32 %exp_x_27, i32 %exp_x_26, i32 %exp_x_25, i32 %exp_x_24, i32 %exp_x_23, i32 %exp_x_22, i32 %exp_x_21, i32 %exp_x_20, i32 %exp_x_19, i32 %exp_x_18, i32 %exp_x_17, i32 %exp_x_16, i32 %exp_x_15, i32 %exp_x_14, i32 %exp_x_13, i32 %exp_x_12, i32 %exp_x_11, i32 %exp_x_10, i32 %exp_x_9, i32 %exp_x_8, i32 %exp_x_7, i32 %exp_x_6, i32 %exp_x_5, i32 %exp_x_4, i32 %exp_x_3, i32 %exp_x_2, i32 %exp_x_1, i32 %exp_x, i12 %select_ln1256, i32 %x_0, i32 %max_val_30, i8 %sub_ln1179, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1256]   --->   Operation 249 'call' 'call_ln1256' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 250 [1/1] (0.80ns)   --->   "%add_ln1261_1 = add i12 %select_ln1256, i12 48" [activation_accelerator.cpp:1261]   --->   Operation 250 'add' 'add_ln1261_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 251 [1/1] (0.42ns)   --->   "%store_ln1261 = store i12 %select_ln1256_3, i12 %indvars_iv376" [activation_accelerator.cpp:1261]   --->   Operation 251 'store' 'store_ln1261' <Predicate = true> <Delay = 0.42>
ST_24 : Operation 252 [1/1] (0.42ns)   --->   "%store_ln1261 = store i12 %add_ln1261_1, i12 %indvars_iv378" [activation_accelerator.cpp:1261]   --->   Operation 252 'store' 'store_ln1261' <Predicate = true> <Delay = 0.42>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln1256 = call void @float_safe_softmax3_Pipeline_exp_and_bucket, i32 %exp_x_31, i32 %exp_x_30, i32 %exp_x_29, i32 %exp_x_28, i32 %exp_x_27, i32 %exp_x_26, i32 %exp_x_25, i32 %exp_x_24, i32 %exp_x_23, i32 %exp_x_22, i32 %exp_x_21, i32 %exp_x_20, i32 %exp_x_19, i32 %exp_x_18, i32 %exp_x_17, i32 %exp_x_16, i32 %exp_x_15, i32 %exp_x_14, i32 %exp_x_13, i32 %exp_x_12, i32 %exp_x_11, i32 %exp_x_10, i32 %exp_x_9, i32 %exp_x_8, i32 %exp_x_7, i32 %exp_x_6, i32 %exp_x_5, i32 %exp_x_4, i32 %exp_x_3, i32 %exp_x_2, i32 %exp_x_1, i32 %exp_x, i12 %select_ln1256, i32 %x_0, i32 %max_val_30, i8 %sub_ln1179, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1256]   --->   Operation 253 'call' 'call_ln1256' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.00>
ST_26 : Operation 254 [2/2] (2.00ns)   --->   "%call_ln1179 = call void @float_safe_softmax3_Pipeline_normalize_blocks, i8 %sub_ln1179, i32 %exp_x, i32 %exp_x_1, i32 %exp_x_2, i32 %exp_x_3, i32 %exp_x_4, i32 %exp_x_5, i32 %exp_x_6, i32 %exp_x_7, i32 %exp_x_8, i32 %exp_x_9, i32 %exp_x_10, i32 %exp_x_11, i32 %exp_x_12, i32 %exp_x_13, i32 %exp_x_14, i32 %exp_x_15, i32 %exp_x_16, i32 %exp_x_17, i32 %exp_x_18, i32 %exp_x_19, i32 %exp_x_20, i32 %exp_x_21, i32 %exp_x_22, i32 %exp_x_23, i32 %exp_x_24, i32 %exp_x_25, i32 %exp_x_26, i32 %exp_x_27, i32 %exp_x_28, i32 %exp_x_29, i32 %exp_x_30, i32 %exp_x_31, i32 %sum, i12 %select_ln1256, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1179]   --->   Operation 254 'call' 'call_ln1179' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @tile_loop_tile_inner_loop_str"   --->   Operation 255 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 256 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln1261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [activation_accelerator.cpp:1261]   --->   Operation 257 'specloopname' 'specloopname_ln1261' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 258 [1/2] (0.00ns)   --->   "%call_ln1179 = call void @float_safe_softmax3_Pipeline_normalize_blocks, i8 %sub_ln1179, i32 %exp_x, i32 %exp_x_1, i32 %exp_x_2, i32 %exp_x_3, i32 %exp_x_4, i32 %exp_x_5, i32 %exp_x_6, i32 %exp_x_7, i32 %exp_x_8, i32 %exp_x_9, i32 %exp_x_10, i32 %exp_x_11, i32 %exp_x_12, i32 %exp_x_13, i32 %exp_x_14, i32 %exp_x_15, i32 %exp_x_16, i32 %exp_x_17, i32 %exp_x_18, i32 %exp_x_19, i32 %exp_x_20, i32 %exp_x_21, i32 %exp_x_22, i32 %exp_x_23, i32 %exp_x_24, i32 %exp_x_25, i32 %exp_x_26, i32 %exp_x_27, i32 %exp_x_28, i32 %exp_x_29, i32 %exp_x_30, i32 %exp_x_31, i32 %sum, i12 %select_ln1256, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1179]   --->   Operation 258 'call' 'call_ln1179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln1261 = br void %for.body.i" [activation_accelerator.cpp:1261]   --->   Operation 259 'br' 'br_ln1261' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_base                  (alloca           ) [ 0111111111111111111111111111]
indvars_iv378           (alloca           ) [ 0111111111111111111111111111]
tile_start              (alloca           ) [ 0111111111111111111111111111]
indvars_iv376           (alloca           ) [ 0111111111111111111111111111]
indvar_flatten          (alloca           ) [ 0111111111111111111111111111]
partial_max_loc         (alloca           ) [ 0011111111111111111111111111]
partial_max_1_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_2_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_3_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_4_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_5_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_6_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_7_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_8_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_9_loc       (alloca           ) [ 0011111111111111111111111111]
partial_max_10_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_11_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_12_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_13_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_14_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_15_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_16_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_17_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_18_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_19_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_20_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_21_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_22_loc      (alloca           ) [ 0011111111111111111111111111]
partial_max_23_loc      (alloca           ) [ 0011111111111111111111111111]
exp_x                   (alloca           ) [ 0011111111111111111111111111]
exp_x_1                 (alloca           ) [ 0011111111111111111111111111]
exp_x_2                 (alloca           ) [ 0011111111111111111111111111]
exp_x_3                 (alloca           ) [ 0011111111111111111111111111]
exp_x_4                 (alloca           ) [ 0011111111111111111111111111]
exp_x_5                 (alloca           ) [ 0011111111111111111111111111]
exp_x_6                 (alloca           ) [ 0011111111111111111111111111]
exp_x_7                 (alloca           ) [ 0011111111111111111111111111]
exp_x_8                 (alloca           ) [ 0011111111111111111111111111]
exp_x_9                 (alloca           ) [ 0011111111111111111111111111]
exp_x_10                (alloca           ) [ 0011111111111111111111111111]
exp_x_11                (alloca           ) [ 0011111111111111111111111111]
exp_x_12                (alloca           ) [ 0011111111111111111111111111]
exp_x_13                (alloca           ) [ 0011111111111111111111111111]
exp_x_14                (alloca           ) [ 0011111111111111111111111111]
exp_x_15                (alloca           ) [ 0011111111111111111111111111]
exp_x_16                (alloca           ) [ 0011111111111111111111111111]
exp_x_17                (alloca           ) [ 0011111111111111111111111111]
exp_x_18                (alloca           ) [ 0011111111111111111111111111]
exp_x_19                (alloca           ) [ 0011111111111111111111111111]
exp_x_20                (alloca           ) [ 0011111111111111111111111111]
exp_x_21                (alloca           ) [ 0011111111111111111111111111]
exp_x_22                (alloca           ) [ 0011111111111111111111111111]
exp_x_23                (alloca           ) [ 0011111111111111111111111111]
exp_x_24                (alloca           ) [ 0011111111111111111111111111]
exp_x_25                (alloca           ) [ 0011111111111111111111111111]
exp_x_26                (alloca           ) [ 0011111111111111111111111111]
exp_x_27                (alloca           ) [ 0011111111111111111111111111]
exp_x_28                (alloca           ) [ 0011111111111111111111111111]
exp_x_29                (alloca           ) [ 0011111111111111111111111111]
exp_x_30                (alloca           ) [ 0011111111111111111111111111]
exp_x_31                (alloca           ) [ 0011111111111111111111111111]
sum_bf16                (call             ) [ 0000000000000000000000000000]
sum_bf16_1              (call             ) [ 0010000000000000000000000000]
store_ln1254            (store            ) [ 0000000000000000000000000000]
store_ln1254            (store            ) [ 0000000000000000000000000000]
store_ln1254            (store            ) [ 0000000000000000000000000000]
store_ln1254            (store            ) [ 0000000000000000000000000000]
store_ln1254            (store            ) [ 0000000000000000000000000000]
sum_bf16_2              (call             ) [ 0000000000000000000000000000]
sum_bf16_3              (call             ) [ 0000000000000000000000000000]
sum_bf16_4              (call             ) [ 0000000000000000000000000000]
sum_bf16_5              (call             ) [ 0000000000000000000000000000]
sum_bf16_6              (call             ) [ 0000000000000000000000000000]
sum_bf16_7              (call             ) [ 0001000000000000000000000000]
sum_bf16_8              (call             ) [ 0000000000000000000000000000]
sum_bf16_9              (call             ) [ 0000000000000000000000000000]
sum_bf16_10             (call             ) [ 0000000000000000000000000000]
sum_bf16_11             (call             ) [ 0000000000000000000000000000]
sum_bf16_12             (call             ) [ 0000000000000000000000000000]
sum_bf16_13             (call             ) [ 0000100000000000000000000000]
sum_bf16_14             (call             ) [ 0000000000000000000000000000]
sum_bf16_15             (call             ) [ 0000000000000000000000000000]
sum_bf16_16             (call             ) [ 0000000000000000000000000000]
sum_bf16_17             (call             ) [ 0000000000000000000000000000]
sum_bf16_18             (call             ) [ 0000000000000000000000000000]
sum_bf16_19             (call             ) [ 0000010000000000000000000000]
sum_bf16_20             (call             ) [ 0000000000000000000000000000]
sum_bf16_21             (call             ) [ 0000000000000000000000000000]
sum_bf16_22             (call             ) [ 0000000000000000000000000000]
sum_bf16_23             (call             ) [ 0000000000000000000000000000]
sum_bf16_24             (call             ) [ 0000000000000000000000000000]
sum_bf16_25             (call             ) [ 0000001000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln1236      (specmemcore      ) [ 0000000000000000000000000000]
sum_bf16_26             (call             ) [ 0000000000000000000000000000]
sum_bf16_27             (call             ) [ 0000000000000000000000000000]
sum_bf16_28             (call             ) [ 0000000000000000000000000000]
sum_bf16_29             (call             ) [ 0000000000000000000000000000]
sum_bf16_30             (call             ) [ 0000000000000000000000000000]
sum_bf16_31             (call             ) [ 0000000000000000000000000000]
sum                     (call             ) [ 0000000111111111111111111111]
br_ln1254               (br               ) [ 0000000000000000000000000000]
indvar_flatten_load     (load             ) [ 0000000000000000000000000000]
icmp_ln1256             (icmp             ) [ 0000000111111111111111111111]
add_ln1256_1            (add              ) [ 0000000000000000000000000000]
br_ln1256               (br               ) [ 0000000000000000000000000000]
r_base_load             (load             ) [ 0000000000000000000000000000]
tile_start_load         (load             ) [ 0000000000000000000000000000]
add_ln1256              (add              ) [ 0000000000000000000000000000]
icmp_ln1261             (icmp             ) [ 0000000011111111111111111000]
select_ln1256_1         (select           ) [ 0000000011111111111111111000]
trunc_ln1256            (trunc            ) [ 0000000011111111111111111000]
select_ln1256_2         (select           ) [ 0000000000000000000000000000]
trunc_ln1256_1          (trunc            ) [ 0000000000000000000000000000]
zext_ln1261             (zext             ) [ 0000000000000000000000000000]
empty_35                (add              ) [ 0000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000000]
shl_ln1122_1            (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln1122             (zext             ) [ 0000000000000000000000000000]
sub_ln1122              (sub              ) [ 0000000010000000000000000000]
add_ln1261              (add              ) [ 0000000000000000000000000000]
store_ln1261            (store            ) [ 0000000000000000000000000000]
store_ln1261            (store            ) [ 0000000000000000000000000000]
store_ln1261            (store            ) [ 0000000000000000000000000000]
ret_ln1288              (ret              ) [ 0000000000000000000000000000]
call_ln1122             (call             ) [ 0000000000000000000000000000]
partial_max_2_loc_load  (load             ) [ 0000000000000000000000000000]
partial_max_1_loc_load  (load             ) [ 0000000000000000000000000000]
partial_max_loc_load    (load             ) [ 0000000000000000000000000000]
max_val                 (call             ) [ 0000000000000000000000000000]
max_val_1               (call             ) [ 0000000000100000000000000000]
partial_max_4_loc_load  (load             ) [ 0000000000000000000000000000]
partial_max_3_loc_load  (load             ) [ 0000000000000000000000000000]
max_val_2               (call             ) [ 0000000000000000000000000000]
max_val_3               (call             ) [ 0000000000010000000000000000]
partial_max_6_loc_load  (load             ) [ 0000000000000000000000000000]
partial_max_5_loc_load  (load             ) [ 0000000000000000000000000000]
max_val_4               (call             ) [ 0000000000000000000000000000]
max_val_5               (call             ) [ 0000000000001000000000000000]
partial_max_8_loc_load  (load             ) [ 0000000000000000000000000000]
partial_max_7_loc_load  (load             ) [ 0000000000000000000000000000]
max_val_6               (call             ) [ 0000000000000000000000000000]
max_val_7               (call             ) [ 0000000000000100000000000000]
partial_max_10_loc_load (load             ) [ 0000000000000000000000000000]
partial_max_9_loc_load  (load             ) [ 0000000000000000000000000000]
max_val_8               (call             ) [ 0000000000000000000000000000]
max_val_9               (call             ) [ 0000000000000010000000000000]
partial_max_12_loc_load (load             ) [ 0000000000000000000000000000]
partial_max_11_loc_load (load             ) [ 0000000000000000000000000000]
max_val_10              (call             ) [ 0000000000000000000000000000]
max_val_11              (call             ) [ 0000000000000001000000000000]
partial_max_14_loc_load (load             ) [ 0000000000000000000000000000]
partial_max_13_loc_load (load             ) [ 0000000000000000000000000000]
max_val_12              (call             ) [ 0000000000000000000000000000]
max_val_13              (call             ) [ 0000000000000000100000000000]
partial_max_16_loc_load (load             ) [ 0000000000000000000000000000]
partial_max_15_loc_load (load             ) [ 0000000000000000000000000000]
max_val_14              (call             ) [ 0000000000000000000000000000]
max_val_15              (call             ) [ 0000000000000000010000000000]
partial_max_18_loc_load (load             ) [ 0000000000000000000000000000]
partial_max_17_loc_load (load             ) [ 0000000000000000000000000000]
max_val_16              (call             ) [ 0000000000000000000000000000]
max_val_17              (call             ) [ 0000000000000000001000000000]
partial_max_20_loc_load (load             ) [ 0000000000000000000000000000]
partial_max_19_loc_load (load             ) [ 0000000000000000000000000000]
max_val_18              (call             ) [ 0000000000000000000000000000]
max_val_19              (call             ) [ 0000000000000000000100000000]
partial_max_22_loc_load (load             ) [ 0000000000000000000000000000]
partial_max_21_loc_load (load             ) [ 0000000000000000000000000000]
max_val_20              (call             ) [ 0000000000000000000000000000]
max_val_21              (call             ) [ 0000000000000000000010000000]
partial_max_23_loc_load (load             ) [ 0000000000000000000000000000]
max_val_22              (call             ) [ 0000000000000000000000000000]
max_val_23              (call             ) [ 0000000000000000000001000000]
max_val_24              (call             ) [ 0000000000000000000000000000]
max_val_25              (call             ) [ 0000000000000000000000100000]
max_val_26              (call             ) [ 0000000000000000000000000000]
max_val_27              (call             ) [ 0000000000000000000000010000]
max_val_28              (call             ) [ 0000000000000000000000000000]
max_val_29              (call             ) [ 0000000000000000000000001000]
indvars_iv378_load      (load             ) [ 0000000000000000000000000000]
indvars_iv376_load      (load             ) [ 0000000000000000000000000000]
add_ln1254              (add              ) [ 0000000000000000000000000000]
select_ln1256           (select           ) [ 0000000000000000000000000111]
select_ln1256_3         (select           ) [ 0000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_31                  (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln1179             (zext             ) [ 0000000000000000000000000000]
sub_ln1179              (sub              ) [ 0000000000000000000000000111]
max_val_30              (call             ) [ 0000000000000000000000000100]
add_ln1261_1            (add              ) [ 0000000000000000000000000000]
store_ln1261            (store            ) [ 0000000000000000000000000000]
store_ln1261            (store            ) [ 0000000000000000000000000000]
call_ln1256             (call             ) [ 0000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000]
empty                   (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln1261     (specloopname     ) [ 0000000000000000000000000000]
call_ln1179             (call             ) [ 0000000000000000000000000000]
br_ln1261               (br               ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf16add_fast"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf16_to_f32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax3_Pipeline_find_max_blocks"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmaxf"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax3_Pipeline_exp_and_bucket"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax3_Pipeline_normalize_blocks"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_loop_tile_inner_loop_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="r_base_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_base/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvars_iv378_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv378/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tile_start_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_start/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvars_iv376_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv376/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="partial_max_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="partial_max_1_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_1_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="partial_max_2_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_2_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="partial_max_3_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_3_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="partial_max_4_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_4_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="partial_max_5_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_5_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="partial_max_6_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_6_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="partial_max_7_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_7_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="partial_max_8_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_8_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="partial_max_9_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_9_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="partial_max_10_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_10_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="partial_max_11_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_11_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="partial_max_12_loc_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_12_loc/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="partial_max_13_loc_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_13_loc/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="partial_max_14_loc_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_14_loc/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="partial_max_15_loc_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_15_loc/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="partial_max_16_loc_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_16_loc/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="partial_max_17_loc_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_17_loc/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="partial_max_18_loc_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_18_loc/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="partial_max_19_loc_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_19_loc/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="partial_max_20_loc_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_20_loc/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="partial_max_21_loc_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_21_loc/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="partial_max_22_loc_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_22_loc/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="partial_max_23_loc_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="partial_max_23_loc/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="exp_x_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exp_x_1_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="exp_x_2_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exp_x_3_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="exp_x_4_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_4/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exp_x_5_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_5/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exp_x_6_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_6/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="exp_x_7_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_7/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exp_x_8_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_8/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="exp_x_9_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_9/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exp_x_10_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_10/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exp_x_11_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_11/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="exp_x_12_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_12/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="exp_x_13_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_13/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exp_x_14_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_14/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="exp_x_15_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_15/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exp_x_16_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_16/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exp_x_17_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_17/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="exp_x_18_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_18/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exp_x_19_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_19/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="exp_x_20_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_20/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="exp_x_21_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_21/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="exp_x_22_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_22/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="exp_x_23_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_23/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exp_x_24_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_24/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="exp_x_25_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_25/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="exp_x_26_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_26/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exp_x_27_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_27/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="exp_x_28_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_28/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exp_x_29_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_29/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="exp_x_30_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_30/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exp_x_31_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x_31/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_bf16add_fast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_bf16/1 sum_bf16_2/2 sum_bf16_8/3 sum_bf16_14/4 sum_bf16_20/5 sum_bf16_26/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_bf16add_fast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_bf16_1/1 sum_bf16_3/2 sum_bf16_9/3 sum_bf16_15/4 sum_bf16_21/5 sum_bf16_27/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_bf16add_fast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_bf16_4/2 sum_bf16_10/3 sum_bf16_16/4 sum_bf16_22/5 sum_bf16_28/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_bf16add_fast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_bf16_5/2 sum_bf16_11/3 sum_bf16_17/4 sum_bf16_23/5 sum_bf16_29/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_bf16add_fast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_bf16_6/2 sum_bf16_12/3 sum_bf16_18/4 sum_bf16_24/5 sum_bf16_30/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_bf16add_fast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_bf16_7/2 sum_bf16_13/3 sum_bf16_19/4 sum_bf16_25/5 sum_bf16_31/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sum_bf16_to_f32_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="12" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="0" index="3" bw="32" slack="0"/>
<pin id="427" dir="0" index="4" bw="32" slack="0"/>
<pin id="428" dir="0" index="5" bw="32" slack="0"/>
<pin id="429" dir="0" index="6" bw="32" slack="0"/>
<pin id="430" dir="0" index="7" bw="32" slack="0"/>
<pin id="431" dir="0" index="8" bw="32" slack="0"/>
<pin id="432" dir="0" index="9" bw="32" slack="0"/>
<pin id="433" dir="0" index="10" bw="32" slack="0"/>
<pin id="434" dir="0" index="11" bw="32" slack="0"/>
<pin id="435" dir="0" index="12" bw="32" slack="0"/>
<pin id="436" dir="0" index="13" bw="32" slack="0"/>
<pin id="437" dir="0" index="14" bw="32" slack="0"/>
<pin id="438" dir="0" index="15" bw="32" slack="0"/>
<pin id="439" dir="0" index="16" bw="32" slack="0"/>
<pin id="440" dir="0" index="17" bw="32" slack="0"/>
<pin id="441" dir="0" index="18" bw="32" slack="6"/>
<pin id="442" dir="0" index="19" bw="32" slack="6"/>
<pin id="443" dir="0" index="20" bw="32" slack="6"/>
<pin id="444" dir="0" index="21" bw="32" slack="6"/>
<pin id="445" dir="0" index="22" bw="32" slack="6"/>
<pin id="446" dir="0" index="23" bw="32" slack="6"/>
<pin id="447" dir="0" index="24" bw="32" slack="6"/>
<pin id="448" dir="0" index="25" bw="32" slack="6"/>
<pin id="449" dir="0" index="26" bw="32" slack="6"/>
<pin id="450" dir="0" index="27" bw="32" slack="6"/>
<pin id="451" dir="0" index="28" bw="32" slack="6"/>
<pin id="452" dir="0" index="29" bw="32" slack="6"/>
<pin id="453" dir="0" index="30" bw="32" slack="6"/>
<pin id="454" dir="0" index="31" bw="32" slack="6"/>
<pin id="455" dir="0" index="32" bw="32" slack="6"/>
<pin id="456" dir="0" index="33" bw="32" slack="6"/>
<pin id="457" dir="0" index="34" bw="32" slack="6"/>
<pin id="458" dir="0" index="35" bw="32" slack="6"/>
<pin id="459" dir="0" index="36" bw="32" slack="6"/>
<pin id="460" dir="0" index="37" bw="32" slack="6"/>
<pin id="461" dir="0" index="38" bw="32" slack="6"/>
<pin id="462" dir="0" index="39" bw="32" slack="6"/>
<pin id="463" dir="0" index="40" bw="32" slack="6"/>
<pin id="464" dir="0" index="41" bw="32" slack="6"/>
<pin id="465" dir="1" index="42" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1122/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fmaxf_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_val/9 max_val_2/10 max_val_4/11 max_val_6/12 max_val_8/13 max_val_10/14 max_val_12/15 max_val_14/16 max_val_16/17 max_val_18/18 max_val_20/19 max_val_22/20 max_val_24/21 max_val_26/22 max_val_28/23 max_val_30/24 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fmaxf_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_val_1/9 max_val_3/10 max_val_5/11 max_val_7/12 max_val_9/13 max_val_11/14 max_val_13/15 max_val_15/16 max_val_17/17 max_val_19/18 max_val_21/19 max_val_23/20 max_val_25/21 max_val_27/22 max_val_29/23 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="0" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="515" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="519" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="521" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="33" bw="12" slack="0"/>
<pin id="533" dir="0" index="34" bw="32" slack="0"/>
<pin id="534" dir="0" index="35" bw="32" slack="0"/>
<pin id="535" dir="0" index="36" bw="8" slack="0"/>
<pin id="536" dir="0" index="37" bw="32" slack="0"/>
<pin id="537" dir="0" index="38" bw="32" slack="0"/>
<pin id="538" dir="0" index="39" bw="32" slack="0"/>
<pin id="539" dir="0" index="40" bw="32" slack="0"/>
<pin id="540" dir="0" index="41" bw="32" slack="0"/>
<pin id="541" dir="0" index="42" bw="32" slack="0"/>
<pin id="542" dir="0" index="43" bw="32" slack="0"/>
<pin id="543" dir="0" index="44" bw="32" slack="0"/>
<pin id="544" dir="0" index="45" bw="32" slack="0"/>
<pin id="545" dir="0" index="46" bw="32" slack="0"/>
<pin id="546" dir="0" index="47" bw="32" slack="0"/>
<pin id="547" dir="0" index="48" bw="32" slack="0"/>
<pin id="548" dir="0" index="49" bw="32" slack="0"/>
<pin id="549" dir="0" index="50" bw="32" slack="0"/>
<pin id="550" dir="0" index="51" bw="32" slack="0"/>
<pin id="551" dir="1" index="52" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1256/24 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="0" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="2"/>
<pin id="573" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="574" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="576" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="591" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="594" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="596" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="597" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="34" bw="32" slack="20"/>
<pin id="606" dir="0" index="35" bw="12" slack="2"/>
<pin id="607" dir="0" index="36" bw="16" slack="0"/>
<pin id="608" dir="0" index="37" bw="16" slack="0"/>
<pin id="609" dir="0" index="38" bw="16" slack="0"/>
<pin id="610" dir="0" index="39" bw="16" slack="0"/>
<pin id="611" dir="0" index="40" bw="16" slack="0"/>
<pin id="612" dir="0" index="41" bw="16" slack="0"/>
<pin id="613" dir="0" index="42" bw="16" slack="0"/>
<pin id="614" dir="0" index="43" bw="16" slack="0"/>
<pin id="615" dir="0" index="44" bw="16" slack="0"/>
<pin id="616" dir="0" index="45" bw="16" slack="0"/>
<pin id="617" dir="0" index="46" bw="16" slack="0"/>
<pin id="618" dir="0" index="47" bw="16" slack="0"/>
<pin id="619" dir="0" index="48" bw="16" slack="0"/>
<pin id="620" dir="0" index="49" bw="16" slack="0"/>
<pin id="621" dir="0" index="50" bw="16" slack="0"/>
<pin id="622" dir="0" index="51" bw="16" slack="0"/>
<pin id="623" dir="1" index="52" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1179/26 "/>
</bind>
</comp>

<comp id="641" class="1005" name="reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="1"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_bf16_7 sum_bf16_13 sum_bf16_19 sum_bf16_25 "/>
</bind>
</comp>

<comp id="646" class="1005" name="reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 max_val_3 max_val_5 max_val_7 max_val_9 max_val_11 max_val_13 max_val_15 max_val_17 max_val_19 max_val_21 max_val_23 max_val_25 max_val_27 max_val_29 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln1254_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="7" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1254/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln1254_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="12" slack="0"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1254/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln1254_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="7" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1254/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln1254_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="12" slack="0"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1254/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln1254_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="4" slack="0"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1254/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="indvar_flatten_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="6"/>
<pin id="678" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln1256_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="0" index="1" bw="7" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1256/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln1256_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="7" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1256_1/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="r_base_load_load_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="6"/>
<pin id="693" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_base_load/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tile_start_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="6"/>
<pin id="696" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_start_load/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln1256_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="0"/>
<pin id="699" dir="0" index="1" bw="5" slack="0"/>
<pin id="700" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1256/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln1261_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="4" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1261/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="select_ln1256_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="0"/>
<pin id="712" dir="0" index="2" bw="4" slack="0"/>
<pin id="713" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1256_1/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln1256_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1256/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="select_ln1256_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="7" slack="0"/>
<pin id="724" dir="0" index="2" bw="7" slack="0"/>
<pin id="725" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1256_2/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln1256_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="0"/>
<pin id="731" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1256_1/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln1261_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="0"/>
<pin id="735" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1261/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="empty_35_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="0" index="1" bw="6" slack="0"/>
<pin id="740" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="shl_ln_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="0"/>
<pin id="745" dir="0" index="1" bw="6" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="shl_ln1122_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1122_1/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln1122_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="10" slack="0"/>
<pin id="761" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sub_ln1122_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="0"/>
<pin id="765" dir="0" index="1" bw="10" slack="0"/>
<pin id="766" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1122/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln1261_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1261/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="store_ln1261_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="0"/>
<pin id="778" dir="0" index="1" bw="7" slack="6"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1261/7 "/>
</bind>
</comp>

<comp id="781" class="1004" name="store_ln1261_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="7" slack="0"/>
<pin id="783" dir="0" index="1" bw="7" slack="6"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1261/7 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln1261_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="0"/>
<pin id="788" dir="0" index="1" bw="4" slack="6"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1261/7 "/>
</bind>
</comp>

<comp id="791" class="1004" name="partial_max_2_loc_load_load_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="8"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_2_loc_load/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="partial_max_1_loc_load_load_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="8"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_1_loc_load/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="partial_max_loc_load_load_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="8"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_loc_load/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="partial_max_4_loc_load_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="9"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_4_loc_load/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="partial_max_3_loc_load_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="9"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_3_loc_load/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="partial_max_6_loc_load_load_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="10"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_6_loc_load/11 "/>
</bind>
</comp>

<comp id="815" class="1004" name="partial_max_5_loc_load_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="10"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_5_loc_load/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="partial_max_8_loc_load_load_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="11"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_8_loc_load/12 "/>
</bind>
</comp>

<comp id="823" class="1004" name="partial_max_7_loc_load_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="11"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_7_loc_load/12 "/>
</bind>
</comp>

<comp id="827" class="1004" name="partial_max_10_loc_load_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="12"/>
<pin id="829" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_10_loc_load/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="partial_max_9_loc_load_load_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="12"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_9_loc_load/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="partial_max_12_loc_load_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="13"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_12_loc_load/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="partial_max_11_loc_load_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="13"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_11_loc_load/14 "/>
</bind>
</comp>

<comp id="843" class="1004" name="partial_max_14_loc_load_load_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="14"/>
<pin id="845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_14_loc_load/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="partial_max_13_loc_load_load_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="14"/>
<pin id="849" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_13_loc_load/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="partial_max_16_loc_load_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="15"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_16_loc_load/16 "/>
</bind>
</comp>

<comp id="855" class="1004" name="partial_max_15_loc_load_load_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="15"/>
<pin id="857" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_15_loc_load/16 "/>
</bind>
</comp>

<comp id="859" class="1004" name="partial_max_18_loc_load_load_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="16"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_18_loc_load/17 "/>
</bind>
</comp>

<comp id="863" class="1004" name="partial_max_17_loc_load_load_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="16"/>
<pin id="865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_17_loc_load/17 "/>
</bind>
</comp>

<comp id="867" class="1004" name="partial_max_20_loc_load_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="17"/>
<pin id="869" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_20_loc_load/18 "/>
</bind>
</comp>

<comp id="871" class="1004" name="partial_max_19_loc_load_load_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="17"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_19_loc_load/18 "/>
</bind>
</comp>

<comp id="875" class="1004" name="partial_max_22_loc_load_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="18"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_22_loc_load/19 "/>
</bind>
</comp>

<comp id="879" class="1004" name="partial_max_21_loc_load_load_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="18"/>
<pin id="881" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_21_loc_load/19 "/>
</bind>
</comp>

<comp id="883" class="1004" name="partial_max_23_loc_load_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="19"/>
<pin id="885" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="partial_max_23_loc_load/20 "/>
</bind>
</comp>

<comp id="887" class="1004" name="indvars_iv378_load_load_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="12" slack="23"/>
<pin id="889" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv378_load/24 "/>
</bind>
</comp>

<comp id="890" class="1004" name="indvars_iv376_load_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="12" slack="23"/>
<pin id="892" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv376_load/24 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln1254_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="12" slack="0"/>
<pin id="895" dir="0" index="1" bw="10" slack="0"/>
<pin id="896" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1254/24 "/>
</bind>
</comp>

<comp id="899" class="1004" name="select_ln1256_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="17"/>
<pin id="901" dir="0" index="1" bw="12" slack="0"/>
<pin id="902" dir="0" index="2" bw="12" slack="0"/>
<pin id="903" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1256/24 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln1256_3_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="17"/>
<pin id="909" dir="0" index="1" bw="12" slack="0"/>
<pin id="910" dir="0" index="2" bw="12" slack="0"/>
<pin id="911" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1256_3/24 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_s_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="0" index="1" bw="3" slack="17"/>
<pin id="917" dir="0" index="2" bw="1" slack="0"/>
<pin id="918" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_31_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="0"/>
<pin id="923" dir="0" index="1" bw="4" slack="17"/>
<pin id="924" dir="0" index="2" bw="1" slack="0"/>
<pin id="925" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/24 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln1179_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="7" slack="0"/>
<pin id="930" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1179/24 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sub_ln1179_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="0" index="1" bw="7" slack="0"/>
<pin id="935" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1179/24 "/>
</bind>
</comp>

<comp id="939" class="1004" name="add_ln1261_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="0"/>
<pin id="941" dir="0" index="1" bw="7" slack="0"/>
<pin id="942" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1261_1/24 "/>
</bind>
</comp>

<comp id="945" class="1004" name="store_ln1261_store_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="12" slack="0"/>
<pin id="947" dir="0" index="1" bw="12" slack="23"/>
<pin id="948" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1261/24 "/>
</bind>
</comp>

<comp id="950" class="1004" name="store_ln1261_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="12" slack="0"/>
<pin id="952" dir="0" index="1" bw="12" slack="23"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1261/24 "/>
</bind>
</comp>

<comp id="955" class="1005" name="r_base_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="0"/>
<pin id="957" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_base "/>
</bind>
</comp>

<comp id="962" class="1005" name="indvars_iv378_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="12" slack="0"/>
<pin id="964" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv378 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tile_start_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="7" slack="0"/>
<pin id="971" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tile_start "/>
</bind>
</comp>

<comp id="976" class="1005" name="indvars_iv376_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="12" slack="0"/>
<pin id="978" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv376 "/>
</bind>
</comp>

<comp id="983" class="1005" name="indvar_flatten_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="7" slack="0"/>
<pin id="985" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="990" class="1005" name="partial_max_loc_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="6"/>
<pin id="992" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_loc "/>
</bind>
</comp>

<comp id="996" class="1005" name="partial_max_1_loc_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="6"/>
<pin id="998" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_1_loc "/>
</bind>
</comp>

<comp id="1002" class="1005" name="partial_max_2_loc_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="6"/>
<pin id="1004" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_2_loc "/>
</bind>
</comp>

<comp id="1008" class="1005" name="partial_max_3_loc_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="6"/>
<pin id="1010" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_3_loc "/>
</bind>
</comp>

<comp id="1014" class="1005" name="partial_max_4_loc_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="6"/>
<pin id="1016" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_4_loc "/>
</bind>
</comp>

<comp id="1020" class="1005" name="partial_max_5_loc_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="6"/>
<pin id="1022" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_5_loc "/>
</bind>
</comp>

<comp id="1026" class="1005" name="partial_max_6_loc_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="6"/>
<pin id="1028" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_6_loc "/>
</bind>
</comp>

<comp id="1032" class="1005" name="partial_max_7_loc_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="6"/>
<pin id="1034" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_7_loc "/>
</bind>
</comp>

<comp id="1038" class="1005" name="partial_max_8_loc_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="6"/>
<pin id="1040" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_8_loc "/>
</bind>
</comp>

<comp id="1044" class="1005" name="partial_max_9_loc_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="6"/>
<pin id="1046" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_9_loc "/>
</bind>
</comp>

<comp id="1050" class="1005" name="partial_max_10_loc_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="6"/>
<pin id="1052" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_10_loc "/>
</bind>
</comp>

<comp id="1056" class="1005" name="partial_max_11_loc_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="6"/>
<pin id="1058" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_11_loc "/>
</bind>
</comp>

<comp id="1062" class="1005" name="partial_max_12_loc_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="6"/>
<pin id="1064" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_12_loc "/>
</bind>
</comp>

<comp id="1068" class="1005" name="partial_max_13_loc_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="6"/>
<pin id="1070" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_13_loc "/>
</bind>
</comp>

<comp id="1074" class="1005" name="partial_max_14_loc_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="6"/>
<pin id="1076" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_14_loc "/>
</bind>
</comp>

<comp id="1080" class="1005" name="partial_max_15_loc_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="6"/>
<pin id="1082" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_15_loc "/>
</bind>
</comp>

<comp id="1086" class="1005" name="partial_max_16_loc_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="6"/>
<pin id="1088" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_16_loc "/>
</bind>
</comp>

<comp id="1092" class="1005" name="partial_max_17_loc_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="6"/>
<pin id="1094" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_17_loc "/>
</bind>
</comp>

<comp id="1098" class="1005" name="partial_max_18_loc_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="6"/>
<pin id="1100" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_18_loc "/>
</bind>
</comp>

<comp id="1104" class="1005" name="partial_max_19_loc_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="6"/>
<pin id="1106" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_19_loc "/>
</bind>
</comp>

<comp id="1110" class="1005" name="partial_max_20_loc_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="6"/>
<pin id="1112" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_20_loc "/>
</bind>
</comp>

<comp id="1116" class="1005" name="partial_max_21_loc_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="6"/>
<pin id="1118" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_21_loc "/>
</bind>
</comp>

<comp id="1122" class="1005" name="partial_max_22_loc_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="6"/>
<pin id="1124" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_22_loc "/>
</bind>
</comp>

<comp id="1128" class="1005" name="partial_max_23_loc_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="6"/>
<pin id="1130" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="partial_max_23_loc "/>
</bind>
</comp>

<comp id="1134" class="1005" name="sum_bf16_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="1"/>
<pin id="1136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_bf16_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="sum_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="20"/>
<pin id="1141" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1147" class="1005" name="icmp_ln1261_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="17"/>
<pin id="1149" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp_ln1261 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="select_ln1256_1_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="4" slack="17"/>
<pin id="1155" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="select_ln1256_1 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="trunc_ln1256_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="3" slack="17"/>
<pin id="1160" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opset="trunc_ln1256 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="sub_ln1122_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="12" slack="1"/>
<pin id="1165" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1122 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="select_ln1256_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="12" slack="1"/>
<pin id="1170" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1256 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="sub_ln1179_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="1"/>
<pin id="1176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1179 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="max_val_30_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="1"/>
<pin id="1182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="66" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="66" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="66" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="66" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="66" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="66" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="66" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="66" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="466"><net_src comp="102" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="467"><net_src comp="0" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="468"><net_src comp="2" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="469"><net_src comp="4" pin="0"/><net_sink comp="422" pin=4"/></net>

<net id="470"><net_src comp="6" pin="0"/><net_sink comp="422" pin=5"/></net>

<net id="471"><net_src comp="8" pin="0"/><net_sink comp="422" pin=6"/></net>

<net id="472"><net_src comp="10" pin="0"/><net_sink comp="422" pin=7"/></net>

<net id="473"><net_src comp="12" pin="0"/><net_sink comp="422" pin=8"/></net>

<net id="474"><net_src comp="14" pin="0"/><net_sink comp="422" pin=9"/></net>

<net id="475"><net_src comp="16" pin="0"/><net_sink comp="422" pin=10"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="422" pin=11"/></net>

<net id="477"><net_src comp="20" pin="0"/><net_sink comp="422" pin=12"/></net>

<net id="478"><net_src comp="22" pin="0"/><net_sink comp="422" pin=13"/></net>

<net id="479"><net_src comp="24" pin="0"/><net_sink comp="422" pin=14"/></net>

<net id="480"><net_src comp="26" pin="0"/><net_sink comp="422" pin=15"/></net>

<net id="481"><net_src comp="28" pin="0"/><net_sink comp="422" pin=16"/></net>

<net id="482"><net_src comp="30" pin="0"/><net_sink comp="422" pin=17"/></net>

<net id="488"><net_src comp="106" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="106" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="108" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="497"><net_src comp="108" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="552"><net_src comp="120" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="553"><net_src comp="0" pin="0"/><net_sink comp="498" pin=34"/></net>

<net id="554"><net_src comp="483" pin="3"/><net_sink comp="498" pin=35"/></net>

<net id="555"><net_src comp="2" pin="0"/><net_sink comp="498" pin=37"/></net>

<net id="556"><net_src comp="4" pin="0"/><net_sink comp="498" pin=38"/></net>

<net id="557"><net_src comp="6" pin="0"/><net_sink comp="498" pin=39"/></net>

<net id="558"><net_src comp="8" pin="0"/><net_sink comp="498" pin=40"/></net>

<net id="559"><net_src comp="10" pin="0"/><net_sink comp="498" pin=41"/></net>

<net id="560"><net_src comp="12" pin="0"/><net_sink comp="498" pin=42"/></net>

<net id="561"><net_src comp="14" pin="0"/><net_sink comp="498" pin=43"/></net>

<net id="562"><net_src comp="16" pin="0"/><net_sink comp="498" pin=44"/></net>

<net id="563"><net_src comp="18" pin="0"/><net_sink comp="498" pin=45"/></net>

<net id="564"><net_src comp="20" pin="0"/><net_sink comp="498" pin=46"/></net>

<net id="565"><net_src comp="22" pin="0"/><net_sink comp="498" pin=47"/></net>

<net id="566"><net_src comp="24" pin="0"/><net_sink comp="498" pin=48"/></net>

<net id="567"><net_src comp="26" pin="0"/><net_sink comp="498" pin=49"/></net>

<net id="568"><net_src comp="28" pin="0"/><net_sink comp="498" pin=50"/></net>

<net id="569"><net_src comp="30" pin="0"/><net_sink comp="498" pin=51"/></net>

<net id="624"><net_src comp="124" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="625"><net_src comp="32" pin="0"/><net_sink comp="570" pin=36"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="570" pin=37"/></net>

<net id="627"><net_src comp="36" pin="0"/><net_sink comp="570" pin=38"/></net>

<net id="628"><net_src comp="38" pin="0"/><net_sink comp="570" pin=39"/></net>

<net id="629"><net_src comp="40" pin="0"/><net_sink comp="570" pin=40"/></net>

<net id="630"><net_src comp="42" pin="0"/><net_sink comp="570" pin=41"/></net>

<net id="631"><net_src comp="44" pin="0"/><net_sink comp="570" pin=42"/></net>

<net id="632"><net_src comp="46" pin="0"/><net_sink comp="570" pin=43"/></net>

<net id="633"><net_src comp="48" pin="0"/><net_sink comp="570" pin=44"/></net>

<net id="634"><net_src comp="50" pin="0"/><net_sink comp="570" pin=45"/></net>

<net id="635"><net_src comp="52" pin="0"/><net_sink comp="570" pin=46"/></net>

<net id="636"><net_src comp="54" pin="0"/><net_sink comp="570" pin=47"/></net>

<net id="637"><net_src comp="56" pin="0"/><net_sink comp="570" pin=48"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="570" pin=49"/></net>

<net id="639"><net_src comp="60" pin="0"/><net_sink comp="570" pin=50"/></net>

<net id="640"><net_src comp="62" pin="0"/><net_sink comp="570" pin=51"/></net>

<net id="644"><net_src comp="410" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="649"><net_src comp="489" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="655"><net_src comp="72" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="74" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="72" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="74" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="76" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="88" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="676" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="90" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="92" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="691" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="94" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="76" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="691" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="703" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="697" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="694" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="721" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="709" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="729" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="748"><net_src comp="96" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="737" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="98" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="756"><net_src comp="100" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="737" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="76" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="743" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="759" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="769"><net_src comp="763" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="774"><net_src comp="709" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="104" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="685" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="721" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="770" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="798"><net_src comp="795" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="802"><net_src comp="799" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="806"><net_src comp="803" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="810"><net_src comp="807" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="814"><net_src comp="811" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="818"><net_src comp="815" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="822"><net_src comp="819" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="826"><net_src comp="823" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="830"><net_src comp="827" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="834"><net_src comp="831" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="838"><net_src comp="835" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="842"><net_src comp="839" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="846"><net_src comp="843" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="850"><net_src comp="847" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="854"><net_src comp="851" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="858"><net_src comp="855" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="862"><net_src comp="859" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="866"><net_src comp="863" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="870"><net_src comp="867" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="874"><net_src comp="871" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="878"><net_src comp="875" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="882"><net_src comp="879" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="886"><net_src comp="883" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="897"><net_src comp="890" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="110" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="905"><net_src comp="887" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="906"><net_src comp="899" pin="3"/><net_sink comp="498" pin=33"/></net>

<net id="912"><net_src comp="893" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="913"><net_src comp="890" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="919"><net_src comp="112" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="114" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="116" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="118" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="931"><net_src comp="921" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="914" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="928" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="938"><net_src comp="932" pin="2"/><net_sink comp="498" pin=36"/></net>

<net id="943"><net_src comp="899" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="122" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="907" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="939" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="136" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="965"><net_src comp="140" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="968"><net_src comp="962" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="972"><net_src comp="144" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="979"><net_src comp="148" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="986"><net_src comp="152" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="993"><net_src comp="156" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="422" pin=41"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="999"><net_src comp="160" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="422" pin=40"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1005"><net_src comp="164" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="422" pin=39"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1011"><net_src comp="168" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="422" pin=38"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1017"><net_src comp="172" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="422" pin=37"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1023"><net_src comp="176" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="422" pin=36"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1029"><net_src comp="180" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="422" pin=35"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1035"><net_src comp="184" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="422" pin=34"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1041"><net_src comp="188" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="422" pin=33"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1047"><net_src comp="192" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="422" pin=32"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1053"><net_src comp="196" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="422" pin=31"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1059"><net_src comp="200" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="422" pin=30"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1065"><net_src comp="204" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="422" pin=29"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1071"><net_src comp="208" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="422" pin=28"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1077"><net_src comp="212" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="422" pin=27"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1083"><net_src comp="216" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="422" pin=26"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1089"><net_src comp="220" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="422" pin=25"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1095"><net_src comp="224" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="422" pin=24"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1101"><net_src comp="228" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="422" pin=23"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1107"><net_src comp="232" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="422" pin=22"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1113"><net_src comp="236" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="422" pin=21"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1119"><net_src comp="240" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="422" pin=20"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1125"><net_src comp="244" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="422" pin=19"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1131"><net_src comp="248" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="422" pin=18"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1137"><net_src comp="386" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1142"><net_src comp="416" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="570" pin=34"/></net>

<net id="1150"><net_src comp="703" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1156"><net_src comp="709" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1161"><net_src comp="717" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1166"><net_src comp="763" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1171"><net_src comp="899" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="498" pin=33"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="570" pin=35"/></net>

<net id="1177"><net_src comp="932" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="498" pin=36"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1183"><net_src comp="483" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="498" pin=35"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {26 27 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {26 27 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {26 27 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {26 27 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {26 27 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {26 27 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {26 27 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {26 27 }
 - Input state : 
	Port: float_safe_softmax3 : x_0 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_1 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_2 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_3 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_4 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_5 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_6 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_7 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_8 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_9 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_10 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_11 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_12 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_13 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_14 | {7 8 24 25 }
	Port: float_safe_softmax3 : x_15 | {7 8 24 25 }
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {}
	Port: float_safe_softmax3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
	Port: float_safe_softmax3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {}
	Port: float_safe_softmax3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {}
	Port: float_safe_softmax3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {}
	Port: float_safe_softmax3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {}
	Port: float_safe_softmax3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {}
	Port: float_safe_softmax3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {}
  - Chain level:
	State 1
		sum_bf16_1 : 1
		store_ln1254 : 1
		store_ln1254 : 1
		store_ln1254 : 1
		store_ln1254 : 1
		store_ln1254 : 1
	State 2
		sum_bf16_3 : 1
		sum_bf16_4 : 2
		sum_bf16_5 : 3
		sum_bf16_6 : 4
		sum_bf16_7 : 5
	State 3
		sum_bf16_9 : 1
		sum_bf16_10 : 2
		sum_bf16_11 : 3
		sum_bf16_12 : 4
		sum_bf16_13 : 5
	State 4
		sum_bf16_15 : 1
		sum_bf16_16 : 2
		sum_bf16_17 : 3
		sum_bf16_18 : 4
		sum_bf16_19 : 5
	State 5
		sum_bf16_21 : 1
		sum_bf16_22 : 2
		sum_bf16_23 : 3
		sum_bf16_24 : 4
		sum_bf16_25 : 5
	State 6
		sum_bf16_27 : 1
		sum_bf16_28 : 2
		sum_bf16_29 : 3
		sum_bf16_30 : 4
		sum_bf16_31 : 5
		sum : 6
	State 7
		icmp_ln1256 : 1
		add_ln1256_1 : 1
		br_ln1256 : 2
		add_ln1256 : 1
		icmp_ln1261 : 1
		select_ln1256_1 : 2
		trunc_ln1256 : 3
		select_ln1256_2 : 2
		trunc_ln1256_1 : 3
		zext_ln1261 : 3
		empty_35 : 4
		shl_ln : 5
		shl_ln1122_1 : 5
		zext_ln1122 : 6
		sub_ln1122 : 7
		call_ln1122 : 8
		add_ln1261 : 3
		store_ln1261 : 2
		store_ln1261 : 3
		store_ln1261 : 4
	State 8
	State 9
		max_val : 1
		max_val_1 : 2
	State 10
		max_val_2 : 1
		max_val_3 : 2
	State 11
		max_val_4 : 1
		max_val_5 : 2
	State 12
		max_val_6 : 1
		max_val_7 : 2
	State 13
		max_val_8 : 1
		max_val_9 : 2
	State 14
		max_val_10 : 1
		max_val_11 : 2
	State 15
		max_val_12 : 1
		max_val_13 : 2
	State 16
		max_val_14 : 1
		max_val_15 : 2
	State 17
		max_val_16 : 1
		max_val_17 : 2
	State 18
		max_val_18 : 1
		max_val_19 : 2
	State 19
		max_val_20 : 1
		max_val_21 : 2
	State 20
		max_val_22 : 1
		max_val_23 : 2
	State 21
		max_val_25 : 1
	State 22
		max_val_27 : 1
	State 23
		max_val_29 : 1
	State 24
		add_ln1254 : 1
		select_ln1256 : 2
		select_ln1256_3 : 2
		zext_ln1179 : 1
		sub_ln1179 : 2
		call_ln1256 : 3
		add_ln1261_1 : 3
		store_ln1261 : 3
		store_ln1261 : 4
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                  grp_bf16add_fast_fu_380                 |    0    |    0    |    0    |    61   |
|          |                  grp_bf16add_fast_fu_386                 |    0    |    0    |    0    |    61   |
|          |                  grp_bf16add_fast_fu_392                 |    0    |    0    |    0    |    61   |
|          |                  grp_bf16add_fast_fu_398                 |    0    |    0    |    0    |    61   |
|          |                  grp_bf16add_fast_fu_404                 |    0    |    0    |    0    |    61   |
|   call   |                  grp_bf16add_fast_fu_410                 |    0    |    0    |    0    |    61   |
|          |                  sum_bf16_to_f32_fu_416                  |    0    |    0    |    0    |    0    |
|          |  grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422 |    0    |  13.664 |   1826  |   9883  |
|          |                     grp_fmaxf_fu_483                     |    0    |    0    |    0    |   294   |
|          |                     grp_fmaxf_fu_489                     |    0    |    0    |    0    |   294   |
|          |  grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498  |   288   |  13.664 |  20120  |  36177  |
|          | grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570 |    0    |  13.664 |   2365  |   5777  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                    add_ln1256_1_fu_685                   |    0    |    0    |    0    |    14   |
|          |                     add_ln1256_fu_697                    |    0    |    0    |    0    |    14   |
|    add   |                      empty_35_fu_737                     |    0    |    0    |    0    |    13   |
|          |                     add_ln1261_fu_770                    |    0    |    0    |    0    |    12   |
|          |                     add_ln1254_fu_893                    |    0    |    0    |    0    |    19   |
|          |                    add_ln1261_1_fu_939                   |    0    |    0    |    0    |    19   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                     sub_ln1122_fu_763                    |    0    |    0    |    0    |    19   |
|          |                     sub_ln1179_fu_932                    |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                  select_ln1256_1_fu_709                  |    0    |    0    |    0    |    4    |
|  select  |                  select_ln1256_2_fu_721                  |    0    |    0    |    0    |    7    |
|          |                   select_ln1256_fu_899                   |    0    |    0    |    0    |    11   |
|          |                  select_ln1256_3_fu_907                  |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln1256_fu_679                    |    0    |    0    |    0    |    10   |
|          |                    icmp_ln1261_fu_703                    |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    trunc_ln1256_fu_717                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln1256_1_fu_729                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                    zext_ln1261_fu_733                    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln1122_fu_759                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln1179_fu_928                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                       shl_ln_fu_743                      |    0    |    0    |    0    |    0    |
|bitconcatenate|                    shl_ln1122_1_fu_751                   |    0    |    0    |    0    |    0    |
|          |                       tmp_s_fu_914                       |    0    |    0    |    0    |    0    |
|          |                       tmp_31_fu_921                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |   288   |  40.992 |  24311  |  52968  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|  exp_x |    1   |    0   |    0   |
| exp_x_1|    1   |    0   |    0   |
|exp_x_10|    1   |    0   |    0   |
|exp_x_11|    1   |    0   |    0   |
|exp_x_12|    1   |    0   |    0   |
|exp_x_13|    1   |    0   |    0   |
|exp_x_14|    1   |    0   |    0   |
|exp_x_15|    1   |    0   |    0   |
|exp_x_16|    1   |    0   |    0   |
|exp_x_17|    1   |    0   |    0   |
|exp_x_18|    1   |    0   |    0   |
|exp_x_19|    1   |    0   |    0   |
| exp_x_2|    1   |    0   |    0   |
|exp_x_20|    1   |    0   |    0   |
|exp_x_21|    1   |    0   |    0   |
|exp_x_22|    1   |    0   |    0   |
|exp_x_23|    1   |    0   |    0   |
|exp_x_24|    1   |    0   |    0   |
|exp_x_25|    1   |    0   |    0   |
|exp_x_26|    1   |    0   |    0   |
|exp_x_27|    1   |    0   |    0   |
|exp_x_28|    1   |    0   |    0   |
|exp_x_29|    1   |    0   |    0   |
| exp_x_3|    1   |    0   |    0   |
|exp_x_30|    1   |    0   |    0   |
|exp_x_31|    1   |    0   |    0   |
| exp_x_4|    1   |    0   |    0   |
| exp_x_5|    1   |    0   |    0   |
| exp_x_6|    1   |    0   |    0   |
| exp_x_7|    1   |    0   |    0   |
| exp_x_8|    1   |    0   |    0   |
| exp_x_9|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   32   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    icmp_ln1261_reg_1147   |    1   |
|   indvar_flatten_reg_983  |    7   |
|   indvars_iv376_reg_976   |   12   |
|   indvars_iv378_reg_962   |   12   |
|    max_val_30_reg_1180    |   32   |
|partial_max_10_loc_reg_1050|   32   |
|partial_max_11_loc_reg_1056|   32   |
|partial_max_12_loc_reg_1062|   32   |
|partial_max_13_loc_reg_1068|   32   |
|partial_max_14_loc_reg_1074|   32   |
|partial_max_15_loc_reg_1080|   32   |
|partial_max_16_loc_reg_1086|   32   |
|partial_max_17_loc_reg_1092|   32   |
|partial_max_18_loc_reg_1098|   32   |
|partial_max_19_loc_reg_1104|   32   |
| partial_max_1_loc_reg_996 |   32   |
|partial_max_20_loc_reg_1110|   32   |
|partial_max_21_loc_reg_1116|   32   |
|partial_max_22_loc_reg_1122|   32   |
|partial_max_23_loc_reg_1128|   32   |
| partial_max_2_loc_reg_1002|   32   |
| partial_max_3_loc_reg_1008|   32   |
| partial_max_4_loc_reg_1014|   32   |
| partial_max_5_loc_reg_1020|   32   |
| partial_max_6_loc_reg_1026|   32   |
| partial_max_7_loc_reg_1032|   32   |
| partial_max_8_loc_reg_1038|   32   |
| partial_max_9_loc_reg_1044|   32   |
|  partial_max_loc_reg_990  |   32   |
|       r_base_reg_955      |    4   |
|          reg_641          |   16   |
|          reg_646          |   32   |
|  select_ln1256_1_reg_1153 |    4   |
|   select_ln1256_reg_1168  |   12   |
|    sub_ln1122_reg_1163    |   12   |
|    sub_ln1179_reg_1174    |    8   |
|    sum_bf16_1_reg_1134    |   16   |
|        sum_reg_1139       |   32   |
|     tile_start_reg_969    |    7   |
|   trunc_ln1256_reg_1158   |    3   |
+---------------------------+--------+
|           Total           |   978  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_bf16add_fast_fu_380                 |  p1  |   3  |  16  |   48   ||    14   |
| grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422 |  p1  |   2  |  12  |   24   ||    9    |
|                     grp_fmaxf_fu_483                    |  p1  |   2  |  32  |   64   ||    9    |
|                     grp_fmaxf_fu_483                    |  p2  |  13  |  32  |   416  ||    65   |
|                     grp_fmaxf_fu_489                    |  p2  |  12  |  32  |   384  ||    65   |
|  grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498 |  p33 |   2  |  12  |   24   ||    9    |
|  grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498 |  p35 |   2  |  32  |   64   ||    9    |
|  grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498 |  p36 |   2  |   8  |   16   ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                          |      |      |      |  1040  ||  3.9985 ||   189   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   288  |   40   |  24311 |  52968 |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   189  |
|  Register |    -   |    -   |    -   |   978  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   288  |   44   |  25289 |  53157 |
+-----------+--------+--------+--------+--------+--------+
