--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml lcd_welcome.twx lcd_welcome.ncd -o lcd_welcome.twr
lcd_welcome.pcf -ucf lcd_welcome.ucf

Design file:              lcd_welcome.ncd
Physical constraint file: lcd_welcome.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pb1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
y<0>        |   -0.242(R)|    1.851(R)|pb1_BUFGP         |   0.000|
y<1>        |    0.398(R)|    1.339(R)|pb1_BUFGP         |   0.000|
y<2>        |    0.012(R)|    1.647(R)|pb1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
y<0>        |   -0.907(R)|    2.688(R)|pb2_BUFGP         |   0.000|
y<1>        |   -0.790(R)|    2.595(R)|pb2_BUFGP         |   0.000|
y<2>        |   -0.313(R)|    2.212(R)|pb2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
y<0>        |   -1.282(R)|    3.267(R)|pb3_BUFGP         |   0.000|
y<1>        |   -0.724(R)|    2.820(R)|pb3_BUFGP         |   0.000|
y<2>        |   -2.009(R)|    3.849(R)|pb3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
y<0>        |   -0.732(R)|    2.580(R)|pb4_BUFGP         |   0.000|
y<1>        |   -0.174(R)|    2.133(R)|pb4_BUFGP         |   0.000|
y<2>        |   -0.922(R)|    2.730(R)|pb4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lcd4        |   11.449(R)|clk_BUFGP         |   0.000|
lcd5        |   11.226(R)|clk_BUFGP         |   0.000|
lcd6        |   11.589(R)|clk_BUFGP         |   0.000|
lcd7        |   11.035(R)|clk_BUFGP         |   0.000|
lcd_e       |   12.103(R)|clk_BUFGP         |   0.000|
lcd_rs      |   10.939(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.855|         |         |         |
pb1            |    9.409|         |         |         |
pb2            |   10.295|         |         |         |
pb3            |   11.116|         |         |         |
pb4            |   10.280|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 11 16:01:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 349 MB



