Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions