// Seed: 2882698585
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    output tri id_5
);
  assign id_2 = 1'b0;
  wire id_7;
  always @(1 or posedge 1) id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    output wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    input tri0 id_16,
    input uwire id_17,
    input wand id_18,
    input wor id_19,
    input supply0 id_20,
    output wire id_21,
    output wor id_22,
    output supply0 id_23,
    input supply1 id_24,
    input tri id_25,
    output supply1 id_26,
    output wor id_27,
    input tri id_28,
    input uwire id_29,
    input tri0 id_30,
    input wand id_31,
    input tri0 id_32,
    input wand id_33,
    input wire id_34
    , id_39,
    input wor id_35,
    input tri0 id_36,
    input supply1 id_37
);
  wire id_40, id_41, id_42, id_43;
  module_0(
      id_35, id_23, id_12, id_36, id_34, id_4
  );
endmodule
