Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 28 16:56:06 2025
| Host         : DESKTOP-P2N9ID2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              96 |           42 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |              78 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   |                                            |                1 |              1 |         1.00 |
|  s_clk_BUFG    | my_otter/mcuFSM/FSM_sequential_PS_reg[2]_0        |                                            |                4 |              4 |         1.00 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86_0[0] |                                            |                1 |              4 |         4.00 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/ioBuffer[15]_i_12_0[0]      |                                            |                2 |              8 |         4.00 |
|  s_clk_BUFG    |                                                   |                                            |                7 |             10 |         1.43 |
|  s_clk_BUFG    | my_otter/mcuFSM/memrden2                          | my_otter/OTTER_MEMORY/ioBuffer[15]_i_1_n_0 |                8 |             16 |         2.00 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/E[0]                        |                                            |                5 |             16 |         3.20 |
|  s_clk_BUFG    | my_otter/mcuFSM/FSM_sequential_PS_reg[0]_4        | my_otter/mcuFSM/FSM_sequential_PS_reg[1]_1 |               17 |             30 |         1.76 |
|  s_clk_BUFG    | my_otter/mcuFSM/FSM_sequential_PS_reg[0]_3        | my_otter/mcuFSM/FSM_sequential_PS_reg[1]_0 |               18 |             32 |         1.78 |
|  s_clk_BUFG    | my_otter/mcuFSM/E[0]                              | my_otter/mcuFSM/AR[0]                      |               16 |             32 |         2.00 |
|  s_clk_BUFG    | my_otter/mcuFSM/FSM_sequential_PS_reg[1]_5[0]     |                                            |               19 |             32 |         1.68 |
|  s_clk_BUFG    | reg_file_reg_r1_0_31_0_5_i_124_n_0                |                                            |               11 |             32 |         2.91 |
|  s_clk_BUFG    | my_otter/mcuFSM/p_0_in                            |                                            |               11 |             88 |         8.00 |
+----------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


