{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561424941754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561424941754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 09:09:01 2019 " "Processing started: Tue Jun 25 09:09:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561424941754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561424941754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wan -c wan " "Command: quartus_map --read_settings_files=on --write_settings_files=off wan -c wan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561424941754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561424942044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wan.v 1 1 " "Found 1 design units, including 1 entities, in source file wan.v" { { "Info" "ISGN_ENTITY_NAME" "1 wan " "Found entity 1: wan" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561424942094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561424942094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_tb_2 " "Found entity 1: time_tb_2" {  } { { "Verilog2.v" "" { Text "C:/Users/A/Desktop/wannianli/Verilog2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561424942104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561424942104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wan " "Elaborating entity \"wan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561424942134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wan.v(97) " "Verilog HDL assignment warning at wan.v(97): truncated value with size 32 to match size of target (6)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561424942134 "|wan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wan.v(121) " "Verilog HDL assignment warning at wan.v(121): truncated value with size 32 to match size of target (6)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561424942134 "|wan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wan.v(144) " "Verilog HDL assignment warning at wan.v(144): truncated value with size 32 to match size of target (5)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wan.v(167) " "Verilog HDL assignment warning at wan.v(167): truncated value with size 32 to match size of target (5)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wan.v(188) " "Verilog HDL assignment warning at wan.v(188): truncated value with size 32 to match size of target (3)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wan.v(210) " "Verilog HDL assignment warning at wan.v(210): truncated value with size 32 to match size of target (4)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wan.v(231) " "Verilog HDL assignment warning at wan.v(231): truncated value with size 32 to match size of target (12)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wan.v(237) " "Verilog HDL Case Statement warning at wan.v(237): incomplete case statement has no default case item" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "date wan.v(237) " "Verilog HDL Always Construct warning at wan.v(237): inferring latch(es) for variable \"date\", which holds its previous value in one or more paths through the always construct" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "date\[0\] wan.v(237) " "Inferred latch for \"date\[0\]\" at wan.v(237)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "date\[1\] wan.v(237) " "Inferred latch for \"date\[1\]\" at wan.v(237)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "date\[2\] wan.v(237) " "Inferred latch for \"date\[2\]\" at wan.v(237)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "date\[3\] wan.v(237) " "Inferred latch for \"date\[3\]\" at wan.v(237)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "date\[4\] wan.v(237) " "Inferred latch for \"date\[4\]\" at wan.v(237)" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561424942139 "|wan"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "date\[0\] " "Latch date\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal mon\[0\]~reg0" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561424942816 ""}  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561424942816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "date\[1\] " "Latch date\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal mon\[3\]~reg0" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561424942816 ""}  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561424942816 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[0\]~reg0 year\[0\]~reg0_emulated year\[0\]~1 " "Register \"year\[0\]~reg0\" is converted into an equivalent circuit using register \"year\[0\]~reg0_emulated\" and latch \"year\[0\]~1\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[1\]~reg0 year\[1\]~reg0_emulated year\[1\]~6 " "Register \"year\[1\]~reg0\" is converted into an equivalent circuit using register \"year\[1\]~reg0_emulated\" and latch \"year\[1\]~6\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[2\]~reg0 year\[2\]~reg0_emulated year\[2\]~11 " "Register \"year\[2\]~reg0\" is converted into an equivalent circuit using register \"year\[2\]~reg0_emulated\" and latch \"year\[2\]~11\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[3\]~reg0 year\[3\]~reg0_emulated year\[3\]~16 " "Register \"year\[3\]~reg0\" is converted into an equivalent circuit using register \"year\[3\]~reg0_emulated\" and latch \"year\[3\]~16\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[4\]~reg0 year\[4\]~reg0_emulated year\[4\]~21 " "Register \"year\[4\]~reg0\" is converted into an equivalent circuit using register \"year\[4\]~reg0_emulated\" and latch \"year\[4\]~21\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[5\]~reg0 year\[5\]~reg0_emulated year\[5\]~26 " "Register \"year\[5\]~reg0\" is converted into an equivalent circuit using register \"year\[5\]~reg0_emulated\" and latch \"year\[5\]~26\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[6\]~reg0 year\[6\]~reg0_emulated year\[6\]~31 " "Register \"year\[6\]~reg0\" is converted into an equivalent circuit using register \"year\[6\]~reg0_emulated\" and latch \"year\[6\]~31\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[7\]~reg0 year\[7\]~reg0_emulated year\[7\]~36 " "Register \"year\[7\]~reg0\" is converted into an equivalent circuit using register \"year\[7\]~reg0_emulated\" and latch \"year\[7\]~36\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[8\]~reg0 year\[8\]~reg0_emulated year\[8\]~41 " "Register \"year\[8\]~reg0\" is converted into an equivalent circuit using register \"year\[8\]~reg0_emulated\" and latch \"year\[8\]~41\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[9\]~reg0 year\[9\]~reg0_emulated year\[9\]~46 " "Register \"year\[9\]~reg0\" is converted into an equivalent circuit using register \"year\[9\]~reg0_emulated\" and latch \"year\[9\]~46\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[9]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[10\]~reg0 year\[10\]~reg0_emulated year\[10\]~51 " "Register \"year\[10\]~reg0\" is converted into an equivalent circuit using register \"year\[10\]~reg0_emulated\" and latch \"year\[10\]~51\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[10]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[11\]~reg0 year\[11\]~reg0_emulated year\[11\]~56 " "Register \"year\[11\]~reg0\" is converted into an equivalent circuit using register \"year\[11\]~reg0_emulated\" and latch \"year\[11\]~56\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 225 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|year[11]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon\[0\]~reg0 mon\[0\]~reg0_emulated mon\[0\]~1 " "Register \"mon\[0\]~reg0\" is converted into an equivalent circuit using register \"mon\[0\]~reg0_emulated\" and latch \"mon\[0\]~1\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|mon[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon\[1\]~reg0 mon\[1\]~reg0_emulated mon\[1\]~6 " "Register \"mon\[1\]~reg0\" is converted into an equivalent circuit using register \"mon\[1\]~reg0_emulated\" and latch \"mon\[1\]~6\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|mon[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon\[2\]~reg0 mon\[2\]~reg0_emulated mon\[2\]~11 " "Register \"mon\[2\]~reg0\" is converted into an equivalent circuit using register \"mon\[2\]~reg0_emulated\" and latch \"mon\[2\]~11\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|mon[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon\[3\]~reg0 mon\[3\]~reg0_emulated mon\[3\]~16 " "Register \"mon\[3\]~reg0\" is converted into an equivalent circuit using register \"mon\[3\]~reg0_emulated\" and latch \"mon\[3\]~16\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 203 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|mon[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "week\[0\]~reg0 week\[0\]~reg0_emulated week\[0\]~1 " "Register \"week\[0\]~reg0\" is converted into an equivalent circuit using register \"week\[0\]~reg0_emulated\" and latch \"week\[0\]~1\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 182 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|week[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "week\[1\]~reg0 week\[1\]~reg0_emulated week\[1\]~6 " "Register \"week\[1\]~reg0\" is converted into an equivalent circuit using register \"week\[1\]~reg0_emulated\" and latch \"week\[1\]~6\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 182 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|week[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "week\[2\]~reg0 week\[2\]~reg0_emulated week\[2\]~11 " "Register \"week\[2\]~reg0\" is converted into an equivalent circuit using register \"week\[2\]~reg0_emulated\" and latch \"week\[2\]~11\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 182 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|week[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[0\]~reg0 day\[0\]~reg0_emulated day\[0\]~1 " "Register \"day\[0\]~reg0\" is converted into an equivalent circuit using register \"day\[0\]~reg0_emulated\" and latch \"day\[0\]~1\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|day[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[1\]~reg0 day\[1\]~reg0_emulated day\[1\]~6 " "Register \"day\[1\]~reg0\" is converted into an equivalent circuit using register \"day\[1\]~reg0_emulated\" and latch \"day\[1\]~6\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|day[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[2\]~reg0 day\[2\]~reg0_emulated day\[2\]~11 " "Register \"day\[2\]~reg0\" is converted into an equivalent circuit using register \"day\[2\]~reg0_emulated\" and latch \"day\[2\]~11\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|day[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[3\]~reg0 day\[3\]~reg0_emulated day\[3\]~16 " "Register \"day\[3\]~reg0\" is converted into an equivalent circuit using register \"day\[3\]~reg0_emulated\" and latch \"day\[3\]~16\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|day[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[4\]~reg0 day\[4\]~reg0_emulated day\[4\]~21 " "Register \"day\[4\]~reg0\" is converted into an equivalent circuit using register \"day\[4\]~reg0_emulated\" and latch \"day\[4\]~21\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 160 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|day[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[0\]~reg0 hour\[0\]~reg0_emulated hour\[0\]~1 " "Register \"hour\[0\]~reg0\" is converted into an equivalent circuit using register \"hour\[0\]~reg0_emulated\" and latch \"hour\[0\]~1\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|hour[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[1\]~reg0 hour\[1\]~reg0_emulated hour\[1\]~6 " "Register \"hour\[1\]~reg0\" is converted into an equivalent circuit using register \"hour\[1\]~reg0_emulated\" and latch \"hour\[1\]~6\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|hour[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[2\]~reg0 hour\[2\]~reg0_emulated hour\[2\]~11 " "Register \"hour\[2\]~reg0\" is converted into an equivalent circuit using register \"hour\[2\]~reg0_emulated\" and latch \"hour\[2\]~11\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|hour[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[3\]~reg0 hour\[3\]~reg0_emulated hour\[3\]~16 " "Register \"hour\[3\]~reg0\" is converted into an equivalent circuit using register \"hour\[3\]~reg0_emulated\" and latch \"hour\[3\]~16\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|hour[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[4\]~reg0 hour\[4\]~reg0_emulated hour\[4\]~21 " "Register \"hour\[4\]~reg0\" is converted into an equivalent circuit using register \"hour\[4\]~reg0_emulated\" and latch \"hour\[4\]~21\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|hour[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min\[0\]~reg0 min\[0\]~reg0_emulated min\[0\]~1 " "Register \"min\[0\]~reg0\" is converted into an equivalent circuit using register \"min\[0\]~reg0_emulated\" and latch \"min\[0\]~1\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|min[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min\[1\]~reg0 min\[1\]~reg0_emulated min\[1\]~6 " "Register \"min\[1\]~reg0\" is converted into an equivalent circuit using register \"min\[1\]~reg0_emulated\" and latch \"min\[1\]~6\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|min[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min\[2\]~reg0 min\[2\]~reg0_emulated min\[2\]~11 " "Register \"min\[2\]~reg0\" is converted into an equivalent circuit using register \"min\[2\]~reg0_emulated\" and latch \"min\[2\]~11\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|min[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min\[3\]~reg0 min\[3\]~reg0_emulated min\[3\]~16 " "Register \"min\[3\]~reg0\" is converted into an equivalent circuit using register \"min\[3\]~reg0_emulated\" and latch \"min\[3\]~16\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|min[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min\[4\]~reg0 min\[4\]~reg0_emulated min\[4\]~21 " "Register \"min\[4\]~reg0\" is converted into an equivalent circuit using register \"min\[4\]~reg0_emulated\" and latch \"min\[4\]~21\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|min[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min\[5\]~reg0 min\[5\]~reg0_emulated min\[5\]~26 " "Register \"min\[5\]~reg0\" is converted into an equivalent circuit using register \"min\[5\]~reg0_emulated\" and latch \"min\[5\]~26\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|min[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sec\[0\]~reg0 sec\[0\]~reg0_emulated sec\[0\]~1 " "Register \"sec\[0\]~reg0\" is converted into an equivalent circuit using register \"sec\[0\]~reg0_emulated\" and latch \"sec\[0\]~1\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|sec[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sec\[1\]~reg0 sec\[1\]~reg0_emulated sec\[1\]~6 " "Register \"sec\[1\]~reg0\" is converted into an equivalent circuit using register \"sec\[1\]~reg0_emulated\" and latch \"sec\[1\]~6\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|sec[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sec\[2\]~reg0 sec\[2\]~reg0_emulated sec\[2\]~11 " "Register \"sec\[2\]~reg0\" is converted into an equivalent circuit using register \"sec\[2\]~reg0_emulated\" and latch \"sec\[2\]~11\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|sec[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sec\[3\]~reg0 sec\[3\]~reg0_emulated sec\[3\]~16 " "Register \"sec\[3\]~reg0\" is converted into an equivalent circuit using register \"sec\[3\]~reg0_emulated\" and latch \"sec\[3\]~16\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|sec[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sec\[4\]~reg0 sec\[4\]~reg0_emulated sec\[4\]~21 " "Register \"sec\[4\]~reg0\" is converted into an equivalent circuit using register \"sec\[4\]~reg0_emulated\" and latch \"sec\[4\]~21\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|sec[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sec\[5\]~reg0 sec\[5\]~reg0_emulated sec\[5\]~26 " "Register \"sec\[5\]~reg0\" is converted into an equivalent circuit using register \"sec\[5\]~reg0_emulated\" and latch \"sec\[5\]~26\"" {  } { { "wan.v" "" { Text "C:/Users/A/Desktop/wannianli/wan.v" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561424942816 "|wan|sec[5]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1561424942816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1561424942976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561424943249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561424943249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561424943299 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561424943299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561424943299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561424943299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561424943319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 09:09:03 2019 " "Processing ended: Tue Jun 25 09:09:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561424943319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561424943319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561424943319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561424943319 ""}
