// Seed: 2780136358
module module_0 (
    input supply0 id_0
    , id_17,
    output uwire id_1,
    input uwire id_2,
    input wor module_0,
    input wor id_4,
    output uwire id_5,
    output uwire id_6,
    input tri id_7,
    input tri id_8,
    output supply1 id_9,
    input wire id_10,
    output wire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    output tri id_15
);
  uwire id_18;
  assign id_18 = -1 - id_12;
  assign id_17[1] = 1;
  logic [-1 : -1 'h0] id_19;
endmodule
module module_1 #(
    parameter id_1  = 32'd87,
    parameter id_13 = 32'd57,
    parameter id_7  = 32'd36,
    parameter id_8  = 32'd93
) (
    input  wire  id_0,
    input  uwire _id_1,
    output tri   id_2,
    output tri0  id_3,
    output wire  id_4,
    output wire  id_5,
    output uwire id_6,
    input  tri0  _id_7,
    input  wor   _id_8,
    input  tri0  id_9
);
  wire id_11;
  wire id_12;
  always @(1'b0, id_11 or id_7 or posedge id_7 == -1) $unsigned(90);
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_9,
      id_9,
      id_2,
      id_5,
      id_0,
      id_0,
      id_3,
      id_9,
      id_4,
      id_0,
      id_0,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  tri0 _id_13 = -1;
  wire [{ "" {  id_7  }  }  == "" : id_13] id_14;
  always @(-1 or 1) $clog2(32);
  ;
  wire id_15;
  wire [id_1 : (  1  ||  id_8  ==  -1 'b0 )] id_16;
  wire [1 : 1  >=  1  +  1  -  1 'h0] id_17;
endmodule
