
---------- Begin Simulation Statistics ----------
final_tick                               532000383500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62570                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701052                       # Number of bytes of host memory used
host_op_rate                                    62779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9790.27                       # Real time elapsed on the host
host_tick_rate                               54339721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612580805                       # Number of instructions simulated
sim_ops                                     614618381                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.532000                       # Number of seconds simulated
sim_ticks                                532000383500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.516223                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79568534                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90918611                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9280584                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122490193                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10838835                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11088778                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          249943                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156927926                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060870                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018200                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6061957                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143211024                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16365990                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37392244                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580316368                       # Number of instructions committed
system.cpu0.commit.committedOps             581335842                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    975616507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.595865                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.374124                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    699539314     71.70%     71.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163184189     16.73%     88.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38784850      3.98%     92.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36691813      3.76%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12262941      1.26%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4307888      0.44%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2369264      0.24%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2110258      0.22%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16365990      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    975616507                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887467                       # Number of function calls committed.
system.cpu0.commit.int_insts                561316165                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179957244                       # Number of loads committed
system.cpu0.commit.membars                    2037566                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037572      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322246427     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180975436     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70921516     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581335842                       # Class of committed instruction
system.cpu0.commit.refs                     251896980                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580316368                       # Number of Instructions Simulated
system.cpu0.committedOps                    581335842                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.816629                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.816629                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            192136065                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3228494                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78414079                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             634091422                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               353296764                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                430011622                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6066554                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8802897                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3292785                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156927926                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104436974                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    630774798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3015076                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     650274102                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18570376                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148857                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         344743665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90407369                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.616830                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         984803790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.661344                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922556                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               531395279     53.96%     53.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333504559     33.87%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62011823      6.30%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44266095      4.49%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10486957      1.06%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1856570      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  261449      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     414      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020644      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           984803790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       69415641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6191100                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147849084                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.580518                       # Inst execution rate
system.cpu0.iew.exec_refs                   269945049                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75148944                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157695051                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194464311                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021081                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3660697                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76086301                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618706418                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194796105                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4690546                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611992967                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1046025                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2777505                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6066554                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5001102                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       161045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9406253                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        56759                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5114                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2453446                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14507067                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4146565                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5114                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884661                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5306439                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277189568                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605406902                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837008                       # average fanout of values written-back
system.cpu0.iew.wb_producers                232009831                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.574270                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605465967                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746853507                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386992595                       # number of integer regfile writes
system.cpu0.ipc                              0.550470                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.550470                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038428      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337566262     54.74%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212931      0.68%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018048      0.17%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           197392694     32.01%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74455099     12.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616683513                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1486509                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002410                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 286322     19.26%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1033235     69.51%     88.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               166935     11.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616131539                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2219771621                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605406851                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        656081168                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615647641                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616683513                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058777                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37370573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           114402                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           327                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13454276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    984803790                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.626199                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858639                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          556324603     56.49%     56.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287812742     29.23%     85.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101645533     10.32%     96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32607239      3.31%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5297737      0.54%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             445097      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             458091      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             108975      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             103773      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      984803790                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.584967                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9979141                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2433387                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194464311                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76086301                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    877                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1054219431                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9781383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169716025                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370587903                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7276265                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               360125933                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4882013                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5947                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            770087641                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             629931839                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404784622                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425864481                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11050721                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6066554                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22944548                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                34196715                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       770087597                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         86249                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2787                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14697839                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2776                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1577967683                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1246655919                       # The number of ROB writes
system.cpu0.timesIdled                       10794843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  844                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.117990                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4545895                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6133322                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           815836                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7807659                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            264528                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         401831                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          137303                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8791888                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3191                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017929                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           483341                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095603                       # Number of branches committed
system.cpu1.commit.bw_lim_events               788989                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054440                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4283477                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264437                       # Number of instructions committed
system.cpu1.commit.committedOps              33282539                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198428125                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.811652                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184542214     93.00%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7018261      3.54%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2357527      1.19%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2046467      1.03%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       440836      0.22%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       179609      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       943032      0.48%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       111190      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       788989      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198428125                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320858                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049325                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248738                       # Number of loads committed
system.cpu1.commit.membars                    2035980                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035980      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083463     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266667     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896291      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282539                       # Class of committed instruction
system.cpu1.commit.refs                      12162970                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264437                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282539                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.185331                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.185331                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177584475                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               336005                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4359072                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39895511                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6087888                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13039804                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                483523                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               628924                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2091029                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8791888                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6431032                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191663495                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               118501                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40827822                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1632036                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044055                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6807205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4810423                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204583                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199286719                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.209981                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645091                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               174072564     87.35%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14735062      7.39%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5948258      2.98%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3305256      1.66%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  959326      0.48%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  136119      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129909      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199286719                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         279495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              510156                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7684426                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.180454                       # Inst execution rate
system.cpu1.iew.exec_refs                    13041885                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2947702                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              152582867                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10087400                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018567                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           804099                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2992497                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37560721                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10094183                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           610082                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36012591                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1033760                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1288745                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                483523                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3444940                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38542                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          174296                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6135                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          441                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       838662                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        78265                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           131                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89942                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        420214                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21150705                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35655575                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851029                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17999871                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178665                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35665792                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44284706                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24210282                       # number of integer regfile writes
system.cpu1.ipc                              0.161673                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161673                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036078      5.56%      5.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21461501     58.60%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11185750     30.54%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1939203      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36622673                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1185233                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.032363                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 239628     20.22%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                826855     69.76%     89.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               118746     10.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35771812                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         273822645                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35655563                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41838988                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34506090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36622673                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054631                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4278181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           105375                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           191                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1973798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199286719                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183769                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.635463                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176534122     88.58%     88.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15378246      7.72%     96.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3964731      1.99%     98.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1439915      0.72%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1377532      0.69%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             216850      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             276034      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              49674      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              49615      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199286719                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.183511                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6181010                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          536760                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10087400                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2992497                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       199566214                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   864416086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162736835                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413780                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6536019                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7330722                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1288765                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 2962                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48565502                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39335300                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27091320                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13501008                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7232207                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                483523                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15205287                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4677540                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48565490                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29344                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               647                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12719305                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           647                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   235204983                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75992412                       # The number of ROB writes
system.cpu1.timesIdled                           4537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2370072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4700494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       179268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44628                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25055645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1790272                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50086235                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1834900                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             831852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1606414                       # Transaction distribution
system.membus.trans_dist::CleanEvict           723880                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              321                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            237                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1537736                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1537733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        831852                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            54                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7070079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7070079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    254463936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               254463936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              511                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2370200                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2370200    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2370200                       # Request fanout histogram
system.membus.respLayer1.occupancy        12767432500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11871559500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   532000383500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   532000383500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       815115750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1237137024.147558                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3118995000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   527109689000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4890694500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90101045                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90101045                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90101045                       # number of overall hits
system.cpu0.icache.overall_hits::total       90101045                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14335929                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14335929                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14335929                       # number of overall misses
system.cpu0.icache.overall_misses::total     14335929                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 182917550495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 182917550495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 182917550495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 182917550495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104436974                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104436974                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104436974                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104436974                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137269                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137269                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137269                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137269                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12759.378935                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12759.378935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12759.378935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12759.378935                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1974                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.909091                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12810549                       # number of writebacks
system.cpu0.icache.writebacks::total         12810549                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1525346                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1525346                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1525346                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1525346                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12810583                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12810583                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12810583                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12810583                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157302386995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157302386995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157302386995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157302386995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122663                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122663                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122663                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122663                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12279.096665                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12279.096665                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12279.096665                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12279.096665                       # average overall mshr miss latency
system.cpu0.icache.replacements              12810549                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90101045                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90101045                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14335929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14335929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 182917550495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 182917550495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104436974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104436974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137269                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137269                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12759.378935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12759.378935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1525346                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1525346                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12810583                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12810583                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157302386995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157302386995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122663                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122663                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12279.096665                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12279.096665                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999899                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102910228                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12810550                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.033240                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999899                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221684530                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221684530                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    236357378                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       236357378                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    236357378                       # number of overall hits
system.cpu0.dcache.overall_hits::total      236357378                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16633455                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16633455                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16633455                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16633455                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 591941392755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 591941392755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 591941392755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 591941392755                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252990833                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252990833                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252990833                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252990833                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065747                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065747                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065747                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065747                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35587.398574                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35587.398574                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35587.398574                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35587.398574                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7790890                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       304169                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           165780                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4096                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.995355                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.260010                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11181757                       # number of writebacks
system.cpu0.dcache.writebacks::total         11181757                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5844748                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5844748                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5844748                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5844748                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10788707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10788707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10788707                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10788707                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 237627152242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 237627152242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 237627152242                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 237627152242                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042645                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042645                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042645                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042645                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22025.545067                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22025.545067                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22025.545067                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22025.545067                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11181757                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169284548                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169284548                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12786584                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12786584                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 373944155000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 373944155000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182071132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182071132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.070229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29245.039566                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29245.039566                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3377730                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3377730                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9408854                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9408854                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 175783569000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 175783569000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051677                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051677                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18682.782090                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18682.782090                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67072830                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67072830                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3846871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3846871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 217997237755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 217997237755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70919701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70919701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054243                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054243                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56668.715368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56668.715368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2467018                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2467018                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1379853                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1379853                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  61843583242                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  61843583242                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44818.964949                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44818.964949                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1174                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1174                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5812000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5812000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.383727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.383727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7950.752394                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7950.752394                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          716                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          716                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       851000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       851000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007874                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007874                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56733.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56733.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       574500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       574500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074700                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074700                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4193.430657                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4193.430657                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       438500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       438500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074700                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074700                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3200.729927                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3200.729927                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612280                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612280                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405920                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405920                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34429942000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34429942000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018200                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018200                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398664                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398664                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84819.526015                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84819.526015                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405920                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405920                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  34024022000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  34024022000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398664                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398664                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83819.526015                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83819.526015                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968396                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          248167343                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11194406                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.168871                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968396                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999012                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999012                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519219982                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519219982                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12775343                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9798480                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               83245                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22660046                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12775343                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9798480                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2978                       # number of overall hits
system.l2.overall_hits::.cpu1.data              83245                       # number of overall hits
system.l2.overall_hits::total                22660046                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35236                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1382706                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            949585                       # number of demand (read+write) misses
system.l2.demand_misses::total                2369818                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35236                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1382706                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2291                       # number of overall misses
system.l2.overall_misses::.cpu1.data           949585                       # number of overall misses
system.l2.overall_misses::total               2369818                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3029765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 130938290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    207232500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94234789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     228410077500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3029765500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 130938290500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    207232500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94234789000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    228410077500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12810579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11181186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032830                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25029864                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12810579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11181186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032830                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25029864                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.123664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.434807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.919401                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094680                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.123664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.434807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.919401                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094680                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85984.944375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94697.130482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90455.041467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99237.866015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96382.961687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85984.944375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94697.130482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90455.041467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99237.866015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96382.961687                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1606417                       # number of writebacks
system.l2.writebacks::total                   1606417                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 229                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                229                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1382640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       949503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2369589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1382640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       949503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2369589                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2676220500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 117107962002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    182060500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84735398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 204701641502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2676220500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 117107962002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    182060500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84735398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 204701641502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.123658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.423610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.919322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094670                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.123658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.423610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.919322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094670                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75998.764696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84698.809525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81568.324373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89241.843891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86386.981667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75998.764696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84698.809525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81568.324373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89241.843891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86386.981667                       # average overall mshr miss latency
system.l2.replacements                        4164458                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2671739                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2671739                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2671739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2671739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22279206                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22279206                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22279206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22279206                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       386500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       477000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.862745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14314.814815                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5323.529412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10840.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       536000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       328000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       864000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.862745                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19851.851852                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19294.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19636.363636                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           918776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            51093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                969869                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         853999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         683737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1537736                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82513544500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67636859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150150404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1772775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2507605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.481730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.930470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96620.188665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98922.333441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97643.811421                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       853999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       683737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1537736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  73973553502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  60799489500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134773043002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.481730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.930470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.613229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86620.187497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88922.333441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87643.810772                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12775343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2978                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12778321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3029765500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    207232500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3236998000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12810579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12815848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.434807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85984.944375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90455.041467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86257.841021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            81                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2676220500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    182060500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2858281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002749                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.423610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75998.764696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81568.324373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76330.742936                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8879704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        32152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8911856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       528707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       265848                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          794555                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48424746000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26597929500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75022675500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9408411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9706411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.056195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.892107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91590.892498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100049.387244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94420.997288                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           66                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           82                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          148                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       528641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       265766                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       794407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43134408500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23935909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67070317500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.056188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.891832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81594.898050                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90063.849401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84428.155215                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           53                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              54                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           53                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1024000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1042500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19320.754717                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19305.555556                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999820                       # Cycle average of tags in use
system.l2.tags.total_refs                    49980541                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4164458                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.001692                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.056209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.323742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.912943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.690086                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.454003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.420515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 404011882                       # Number of tag accesses
system.l2.tags.data_accesses                404011882                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2253632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88488768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      60768192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          151653440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2253632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2396480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102810496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102810496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1382637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         949503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2369585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1606414                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1606414                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4236147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        166332151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           268511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        114225842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             285062652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4236147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       268511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4504658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193252673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193252673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193252673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4236147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       166332151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          268511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       114225842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            478315324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1604327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1367302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    935372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005184329750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5678309                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1509550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2369585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1606414                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2369585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1606414                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29466                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2087                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            118972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            178190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            174993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            210415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            197007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            169933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            149192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           176393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           120419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           111771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            137728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            140984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            167683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            160036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            83921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69966                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62601163250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11700595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106478394500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26751.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45501.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1196143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1012221                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2369585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1606414                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1381634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  651328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  166900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   84848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   38572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  43693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  98374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1736051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.410843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.442947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.237619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1109704     63.92%     63.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       407814     23.49%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        80485      4.64%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36293      2.09%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21797      1.26%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14322      0.82%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9321      0.54%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6717      0.39%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        49598      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1736051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.877009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.079872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98002     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98007                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.369300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.862951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81151     82.80%     82.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2358      2.41%     85.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10434     10.65%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3395      3.46%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              578      0.59%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               76      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98007                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              149767616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1885824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102675584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               151653440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102810496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       281.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    285.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  532000369500                       # Total gap between requests
system.mem_ctrls.avgGap                     133802.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2253632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     87507328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59863808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102675584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4236147.322250943631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 164487340.073505789042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 268511.084635336534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 112525873.771292120218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192999078.918897062540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1382637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       949503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1606414                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1217824750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  59807616250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     88483000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45364470500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12760948777500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34584.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43256.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39642.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47777.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7943748.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6084493800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3233969970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7636929720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3831819300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41995278000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     119354120010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     103779414720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       285916025520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.435751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 268362936000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17764500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 245872947500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6310981740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3354343575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9071519940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4542658020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41995278000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     197208995580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38217414240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       300701191095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.227395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  97207180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17764500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 417028703500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5080920152.941176                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24418488616.329342                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     97.65%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 195903630000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100122170500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 431878213000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6425089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6425089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6425089                       # number of overall hits
system.cpu1.icache.overall_hits::total        6425089                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5943                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5943                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5943                       # number of overall misses
system.cpu1.icache.overall_misses::total         5943                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    280525000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    280525000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    280525000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    280525000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6431032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6431032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6431032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6431032                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000924                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000924                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000924                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000924                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47202.591284                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47202.591284                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47202.591284                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47202.591284                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          136                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5237                       # number of writebacks
system.cpu1.icache.writebacks::total             5237                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          674                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          674                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          674                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          674                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5269                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5269                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5269                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5269                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    248599000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    248599000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    248599000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    248599000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000819                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000819                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000819                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000819                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47181.438603                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47181.438603                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47181.438603                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47181.438603                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5237                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6425089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6425089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5943                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5943                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    280525000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    280525000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6431032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6431032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000924                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000924                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47202.591284                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47202.591284                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          674                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          674                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5269                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5269                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    248599000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    248599000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47181.438603                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47181.438603                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.223025                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6350342                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5237                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1212.591560                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339120000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.223025                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975720                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975720                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12867333                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12867333                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8996990                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8996990                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8996990                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8996990                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2655832                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2655832                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2655832                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2655832                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 253696942760                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 253696942760                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 253696942760                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 253696942760                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11652822                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11652822                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11652822                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11652822                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227913                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227913                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227913                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227913                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95524.469454                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95524.469454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95524.469454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95524.469454                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2123825                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       131540                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38718                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2146                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.853686                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.295433                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1032328                       # number of writebacks
system.cpu1.dcache.writebacks::total          1032328                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2035965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2035965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2035965                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2035965                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       619867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       619867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619867                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61068666519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61068666519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61068666519                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61068666519                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053195                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053195                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053195                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053195                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98518.983135                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98518.983135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98518.983135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98518.983135                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1032328                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8142564                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8142564                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1614388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1614388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 124634254000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 124634254000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9756952                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9756952                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77202.168252                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77202.168252                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1316183                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1316183                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298205                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298205                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27566073500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27566073500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92440.011066                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92440.011066                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       854426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        854426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1041444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1041444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 129062688760                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 129062688760                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.549322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.549322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123926.671775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123926.671775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       719782                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       719782                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321662                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321662                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33502593019                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33502593019                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169665                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169665                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104154.649971                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104154.649971                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7058000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7058000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44389.937107                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44389.937107                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67988.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67988.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       506000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       506000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.245370                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.245370                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4773.584906                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4773.584906                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       402000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       402000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.243056                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.243056                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3828.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3828.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592203                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592203                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425726                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425726                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36519498000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36519498000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85781.695269                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85781.695269                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425726                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425726                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36093772000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36093772000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84781.695269                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84781.695269                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.901075                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10633639                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045490                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.170962                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339131500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.901075                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903159                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903159                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26388837                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26388837                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 532000383500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22522962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4278156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22358123                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2558041                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             325                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            565                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2532789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2532788                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12815852                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9707111                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           54                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           54                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38431710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33557799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3110924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75116208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1639752128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1431227968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       672384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132169856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3203822336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4190856                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104467648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29220831                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071336                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.263252                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27180966     93.02%     93.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1995236      6.83%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44629      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29220831                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50072981496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16792272503                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19237340478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1568633508                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7937432                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               601856202000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705708                       # Number of bytes of host memory used
host_op_rate                                   295939                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2431.20                       # Real time elapsed on the host
host_tick_rate                               28733097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717232173                       # Number of instructions simulated
sim_ops                                     719486547                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069856                       # Number of seconds simulated
sim_ticks                                 69855818500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.251075                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14840754                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15418793                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2572176                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26783547                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33825                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51661                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17836                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28619726                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11762                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5250                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2186642                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11648816                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2718985                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252945                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46914960                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53352244                       # Number of instructions committed
system.cpu0.commit.committedOps              53474154                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    118383333                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.451703                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.443749                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     98372810     83.10%     83.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11090382      9.37%     92.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2791016      2.36%     94.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1469846      1.24%     96.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       659079      0.56%     96.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       314776      0.27%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       334947      0.28%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       631492      0.53%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2718985      2.30%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    118383333                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70427                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52624012                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13299216                       # Number of loads committed
system.cpu0.commit.membars                     183713                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184397      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38214423     71.46%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6880      0.01%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13303892     24.88%     96.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1759418      3.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53474154                       # Class of committed instruction
system.cpu0.commit.refs                      15064193                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53352244                       # Number of Instructions Simulated
system.cpu0.committedOps                     53474154                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.564266                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.564266                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             53709596                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               388349                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12990938                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             111120337                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12555673                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55770246                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2188493                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1193643                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2025999                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28619726                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7207960                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    112991605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               132856                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1611                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     125834295                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5148054                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.209194                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10682575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14874579                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.919779                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         126250007                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.000722                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.047560                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                50149974     39.72%     39.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                40500513     32.08%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23458168     18.58%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10886167      8.62%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  444420      0.35%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  555987      0.44%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  151549      0.12%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26993      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   76236      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           126250007                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2794                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       10559325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2445837                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18548309                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.638992                       # Inst execution rate
system.cpu0.iew.exec_refs                    24991206                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1938794                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19855965                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24886053                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            111464                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1125804                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2193360                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          100311586                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             23052412                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2597859                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87420034                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                118167                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5377128                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2188493                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5625891                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       179386                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           25405                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11586837                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       428383                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           235                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       893320                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1552517                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61746310                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83341464                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.817037                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50449050                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.609180                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83954494                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               112079933                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63403018                       # number of integer regfile writes
system.cpu0.ipc                              0.389975                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.389975                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           186067      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63761217     70.83%     71.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7282      0.01%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1947      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1378      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24105549     26.78%     97.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1952547      2.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            587      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              90017893                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3308                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6593                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3368                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     551331                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006125                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 342497     62.12%     62.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   127      0.02%     62.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     26      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                198452     36.00%     98.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10205      1.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              90379849                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         306967454                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83338193                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        147145861                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  99953751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 90017893                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             357835                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46837434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           136923                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        104890                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20355246                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    126250007                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.713013                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.182671                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           78285302     62.01%     62.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25387631     20.11%     82.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11665052      9.24%     91.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5645135      4.47%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3413716      2.70%     98.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             886344      0.70%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             554354      0.44%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             347739      0.28%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              64734      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      126250007                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.657981                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           265669                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           17663                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24886053                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2193360                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5213                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       136809332                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2902314                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32415170                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39980436                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                559673                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15172606                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13432046                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               404777                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            138411713                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             106621236                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           80167425                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 54613801                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                340385                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2188493                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15024859                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                40186993                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2860                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       138408853                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6835078                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            105071                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4641420                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        105075                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   216034807                       # The number of ROB reads
system.cpu0.rob.rob_writes                  208659142                       # The number of ROB writes
system.cpu0.timesIdled                         112684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1670                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.426356                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14825957                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15217604                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2573926                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         26408775                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15242                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18369                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3127                       # Number of indirect misses.
system.cpu1.branchPred.lookups               28141381                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1411                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4416                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2195321                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11238670                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2454111                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196574                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       47898087                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51299124                       # Number of instructions committed
system.cpu1.commit.committedOps              51394012                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113039862                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.454654                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.425592                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93131699     82.39%     82.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11267326      9.97%     92.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2817027      2.49%     94.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1434129      1.27%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       662095      0.59%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       334380      0.30%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       336588      0.30%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       602507      0.53%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2454111      2.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113039862                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22678                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50598792                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12778405                       # Number of loads committed
system.cpu1.commit.membars                     143413                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143413      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37044992     72.08%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12782821     24.87%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1422155      2.77%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51394012                       # Class of committed instruction
system.cpu1.commit.refs                      14204976                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51299124                       # Number of Instructions Simulated
system.cpu1.committedOps                     51394012                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.399806                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.399806                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             50128791                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               380716                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13019470                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             110044127                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10703976                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 56016919                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2196195                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1203791                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1977941                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   28141381                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7062390                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109933499                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               102679                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     124648861                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5149600                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.228591                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8515523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14841199                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.012517                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121023822                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.033326                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.037301                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45320277     37.45%     37.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40488918     33.46%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23267361     19.23%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10798878      8.92%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  411426      0.34%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  544456      0.45%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  125952      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19379      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   47175      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121023822                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2084106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2463584                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18219675                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.697320                       # Inst execution rate
system.cpu1.iew.exec_refs                    24169602                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1603271                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19904428                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24421929                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             80299                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1083194                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1978221                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99224488                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22566331                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2627849                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85845563                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                124456                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4306827                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2196195                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4551014                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       152423                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           17657                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11643524                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       551650                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            57                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       916354                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1547230                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60221859                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81782965                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817351                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49222414                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.664319                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82447348                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109930860                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62560410                       # number of integer regfile writes
system.cpu1.ipc                              0.416700                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.416700                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144243      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63114083     71.34%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 345      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23609527     26.69%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1604860      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              88473412                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     489625                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005534                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 324024     66.18%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     66.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                163739     33.44%     99.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1862      0.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              88818794                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         298605727                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81782965                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        147055020                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  98960729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 88473412                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             263759                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       47830476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           145456                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         67185                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21124079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121023822                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.731041                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.180261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           73732221     60.92%     60.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24731999     20.44%     81.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11864747      9.80%     91.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5676658      4.69%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3380011      2.79%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             790234      0.65%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             486569      0.40%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             299747      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61636      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121023822                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.718665                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           241901                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           16655                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24421929                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1978221                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    830                       # number of misc regfile reads
system.cpu1.numCycles                       123107928                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16513564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31456627                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38650698                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                537928                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13309169                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12859623                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               421452                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            137123671                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             105542686                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           79668531                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54826058                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 88663                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2196195                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14161879                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                41017833                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       137123671                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5073894                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             73746                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4403169                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         73764                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   209872260                       # The number of ROB reads
system.cpu1.rob.rob_writes                  206581934                       # The number of ROB writes
system.cpu1.timesIdled                          21932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2193191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4241324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291775                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       104491                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2709701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1678015                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5420584                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1782506                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2039624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366107                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1682405                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23464                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9558                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120161                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2039625                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6400983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6400983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    161649024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               161649024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29604                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2192812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2192812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2192812                       # Request fanout histogram
system.membus.respLayer1.occupancy        11430002500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6194262112                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    69855818500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    69855818500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                468                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          234                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6202025.641026                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16039596.525908                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          234    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     64975500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            234                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68404544500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1451274000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7090426                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7090426                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7090426                       # number of overall hits
system.cpu0.icache.overall_hits::total        7090426                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117532                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117532                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117532                       # number of overall misses
system.cpu0.icache.overall_misses::total       117532                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8151228981                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8151228981                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8151228981                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8151228981                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7207958                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7207958                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7207958                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7207958                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016306                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016306                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016306                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016306                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69353.273840                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69353.273840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69353.273840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69353.273840                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        37490                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          428                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              561                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.827094                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          428                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109338                       # number of writebacks
system.cpu0.icache.writebacks::total           109338                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8193                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8193                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8193                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8193                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109339                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109339                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7558402981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7558402981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7558402981                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7558402981                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015169                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015169                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015169                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015169                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69128.151721                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69128.151721                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69128.151721                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69128.151721                       # average overall mshr miss latency
system.cpu0.icache.replacements                109338                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7090426                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7090426                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117532                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117532                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8151228981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8151228981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7207958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7207958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016306                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016306                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69353.273840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69353.273840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8193                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8193                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7558402981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7558402981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015169                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015169                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69128.151721                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69128.151721                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7201163                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109370                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.842215                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14525254                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14525254                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17275971                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17275971                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17275971                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17275971                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6533338                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6533338                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6533338                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6533338                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 419201625717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 419201625717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 419201625717                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 419201625717                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23809309                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23809309                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23809309                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23809309                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.274403                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.274403                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.274403                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.274403                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64163.468309                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64163.468309                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64163.468309                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64163.468309                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8323386                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       369760                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           189928                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7054                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.823902                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    52.418486                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1319809                       # number of writebacks
system.cpu0.dcache.writebacks::total          1319809                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5184278                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5184278                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5184278                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5184278                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1349060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1349060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1349060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1349060                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  98427967829                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  98427967829                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  98427967829                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  98427967829                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056661                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056661                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056661                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056661                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 72960.407861                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72960.407861                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 72960.407861                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72960.407861                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1319796                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16059474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16059474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6051735                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6051735                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 388222202000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 388222202000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22111209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22111209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.273695                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.273695                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64150.562112                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64150.562112                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4795096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4795096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1256639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1256639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  91684195500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  91684195500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.056833                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.056833                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 72959.852034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72959.852034                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1216497                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1216497                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       481603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       481603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30979423717                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30979423717                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1698100                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1698100                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.283613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.283613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64325.645224                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64325.645224                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       389182                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       389182                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6743772329                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6743772329                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054426                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054426                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 72967.965387                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72967.965387                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        61120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        61120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     39522000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     39522000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.020968                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020968                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30192.513369                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30192.513369                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          937                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          937                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          372                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          372                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005959                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005959                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11241.935484                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11241.935484                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55864                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55864                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5670                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5670                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     39228000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     39228000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.092144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6918.518519                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6918.518519                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5600                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5600                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     33667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     33667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091007                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091007                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6011.964286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6011.964286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       566000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       566000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       527000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       527000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2287                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2287                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2963                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2963                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    110020498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    110020498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5250                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5250                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.564381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.564381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37131.453932                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37131.453932                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2963                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2963                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    107057498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    107057498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.564381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.564381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36131.453932                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36131.453932                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.880163                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18755636                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1340256                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.994070                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.880163                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996255                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996255                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49217268                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49217268                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21495                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              247984                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5208                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              229363                       # number of demand (read+write) hits
system.l2.demand_hits::total                   504050                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21495                       # number of overall hits
system.l2.overall_hits::.cpu0.data             247984                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5208                       # number of overall hits
system.l2.overall_hits::.cpu1.data             229363                       # number of overall hits
system.l2.overall_hits::total                  504050                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1070084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            992335                       # number of demand (read+write) misses
system.l2.demand_misses::total                2166845                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87843                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1070084                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16583                       # number of overall misses
system.l2.overall_misses::.cpu1.data           992335                       # number of overall misses
system.l2.overall_misses::total               2166845                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7146011500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  92859200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1405803500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86182272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     187593287500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7146011500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  92859200000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1405803500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86182272500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    187593287500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1318068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21791                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1221698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2670895                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1318068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21791                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1221698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2670895                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.803408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.811858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.761002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.812259                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.811280                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.803408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.811858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.761002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.812259                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.811280                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81349.811596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86777.486627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84773.774347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86847.962130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86574.391569                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81349.811596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86777.486627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84773.774347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86847.962130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86574.391569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              366104                       # number of writebacks
system.l2.writebacks::total                    366104                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1818                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            479                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2304                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                7044                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1818                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           479                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2304                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               7044                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1067641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       990031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2159801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1067641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       990031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2159801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6162741001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82052354516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1218814503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  76164392020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 165598302040                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6162741001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82052354516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1218814503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  76164392020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 165598302040                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.786780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.810004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.739021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.810373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.808643                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.786780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.810004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.739021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.810373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.808643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71638.953804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76853.881142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75683.960693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76931.320353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76672.944424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71638.953804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76853.881142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75683.960693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76931.320353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76672.944424                       # average overall mshr miss latency
system.l2.replacements                        3826882                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441829                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441829                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1982005                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1982005                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1982005                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1982005                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             829                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             898                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1727                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1342                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1391                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2733                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5034000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3699000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8733000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2289                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4460                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.618148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.607689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.612780                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3751.117735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2659.237958                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3195.389682                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1342                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1391                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2733                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     26833996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     27808990                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     54642986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.618148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.607689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.612780                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19995.526080                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19992.084831                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19993.774607                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           510                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           249                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                759                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          415                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              669                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7149500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3859000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     11008500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          925                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          503                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1428                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.448649                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.504970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.468487                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17227.710843                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15192.913386                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16455.156951                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          415                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          669                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8304000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5092999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13396999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.448649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.504970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.468487                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20009.638554                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20051.177165                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20025.409567                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             7655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12833                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          71719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          48459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              120178                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6478066000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4424030500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10902096500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.903558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.903462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90325.659867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91294.300336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90716.241741                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        71718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        48459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         120177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5760858500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3939440500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9700299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.903545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.903462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80326.535877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 81294.300336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80716.767768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5208                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           104426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7146011500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1405803500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8551815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.803408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.761002                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.796361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81349.811596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84773.774347                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81893.541838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1818                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          479                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86025                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       102129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6162741001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1218814503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7381555504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.786780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.739021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.778844                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71638.953804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75683.960693                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72276.782344                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       240329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       224185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            464514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       998365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       943876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1942241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  86381134000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  81758242000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 168139376000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1238694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1168061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2406755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.805982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.808071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86522.598448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86619.685213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86569.779960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2442                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2304                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4746                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       995923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       941572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1937495                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  76291496016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72224951520                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 148516447536                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.804011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.806098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.805024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76603.809748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76706.774968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76653.848158                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                57                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               4                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            61                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.017857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.600000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.065574                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.017857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19250                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999676                       # Cycle average of tags in use
system.l2.tags.total_refs                     5090953                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3827003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.330271                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.021226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.652035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.781390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.356100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       16.188926                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.277834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.252952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44632395                       # Number of tag accesses
system.l2.tags.data_accesses                 44632395                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5505600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      68319936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1030656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      63361984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138218176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5505600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1030656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6536256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23430848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23430848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1067499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         990031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2159659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       366107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             366107                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78813764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        978013535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14754047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        907039462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1978620807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78813764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14754047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93567811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335417271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335417271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335417271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78813764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       978013535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14754047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       907039462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2314038078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    360213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1057766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    984017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372150250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4393769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             339182                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2159660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     366107                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2159660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   366107                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15747                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5894                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             85609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             95261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            156078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            142488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            129758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            102280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           145810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           291277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           234922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            84867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36296662250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10719565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             76495031000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16930.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35680.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1672828                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  327701                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2159660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               366107                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  861903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  690461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  358327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  155924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   54994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       503597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    318.241896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.540000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.243539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       189723     37.67%     37.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       134969     26.80%     64.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38382      7.62%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21213      4.21%     76.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14261      2.83%     79.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10716      2.13%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8605      1.71%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7402      1.47%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78326     15.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       503597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.306418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.667171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     99.689449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16023     72.73%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4834     21.94%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          881      4.00%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          157      0.71%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           55      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           34      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           20      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           12      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22032                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.349355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.905403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18591     84.38%     84.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              699      3.17%     87.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1758      7.98%     95.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              624      2.83%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              234      1.06%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               90      0.41%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22032                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              137210432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1007808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23053376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138218240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23430848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1964.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       330.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1978.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    335.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69855786000                       # Total gap between requests
system.mem_ctrls.avgGap                      27657.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5505664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     67697024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1030656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     62977088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23053376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78814680.268902719021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 969096425.375074505806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14754046.579527230933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 901529598.425648689270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 330013683.827926218510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1067499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       990031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       366107                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2609369750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38018134000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    551783250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35315744000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1716745713250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30332.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35614.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34263.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35671.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4689191.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2192494080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1165349625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8793038520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          951840900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5514550080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30701493900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        970744800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50289511905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        719.904411                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2192629250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2332720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65330469250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1403159940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            745800990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6514500300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          928450080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5514550080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29226564180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2212790880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46545816450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.312663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5308684250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2332720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62214414250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                800                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          401                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20703377.805486                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21232652.792722                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          401    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    226489500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            401                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61553764000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8302054500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7039167                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7039167                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7039167                       # number of overall hits
system.cpu1.icache.overall_hits::total        7039167                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23223                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23223                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23223                       # number of overall misses
system.cpu1.icache.overall_misses::total        23223                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1606588000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1606588000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1606588000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1606588000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7062390                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7062390                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7062390                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7062390                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003288                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003288                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003288                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003288                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69180.898247                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69180.898247                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69180.898247                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69180.898247                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21791                       # number of writebacks
system.cpu1.icache.writebacks::total            21791                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1432                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1432                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1432                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1432                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21791                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21791                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21791                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21791                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1500053500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1500053500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1500053500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1500053500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003085                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003085                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003085                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003085                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68838.213024                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68838.213024                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68838.213024                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68838.213024                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21791                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7039167                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7039167                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23223                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23223                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1606588000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1606588000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7062390                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7062390                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003288                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003288                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69180.898247                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69180.898247                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1432                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1432                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21791                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21791                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1500053500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1500053500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68838.213024                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68838.213024                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7140974                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21823                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           327.222380                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14146571                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14146571                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16982013                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16982013                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16982013                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16982013                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6103995                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6103995                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6103995                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6103995                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 396509968853                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 396509968853                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 396509968853                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 396509968853                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23086008                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23086008                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23086008                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23086008                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.264402                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.264402                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.264402                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.264402                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64959.091358                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64959.091358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64959.091358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64959.091358                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6841445                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       490005                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           157552                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9159                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.423409                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    53.499836                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1220245                       # number of writebacks
system.cpu1.dcache.writebacks::total          1220245                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4852765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4852765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4852765                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4852765                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1251230                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1251230                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1251230                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1251230                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91314129157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91314129157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91314129157                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91314129157                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054199                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72979.491506                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72979.491506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72979.491506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72979.491506                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1220234                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15891974                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15891974                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5819794                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5819794                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 379238154500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 379238154500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21711768                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21711768                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.268048                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.268048                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65163.501406                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65163.501406                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4634805                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4634805                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1184989                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1184989                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86725752000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86725752000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.054578                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.054578                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73186.967980                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73186.967980                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1090039                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1090039                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       284201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       284201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17271814353                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17271814353                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1374240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1374240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.206806                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.206806                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60773.235678                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60773.235678                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       217960                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       217960                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66241                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66241                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4588377157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4588377157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048202                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048202                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 69267.933108                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69267.933108                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47372                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47372                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          818                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          818                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37269500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37269500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.016974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.016974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45561.735941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45561.735941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          216                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          216                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          602                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          602                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012492                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012492                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35528.239203                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35528.239203                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42939                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42939                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4854                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4854                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     28833000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     28833000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47793                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47793                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.101563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.101563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5940.049444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5940.049444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4792                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4792                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     24077000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     24077000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.100266                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.100266                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5024.415693                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5024.415693                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       637000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       637000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       601000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       601000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1502                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1502                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2914                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2914                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    130020500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    130020500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4416                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4416                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.659873                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.659873                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44619.251887                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44619.251887                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2914                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2914                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    127106500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    127106500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.659873                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.659873                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43619.251887                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43619.251887                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.394665                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18337357                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1242714                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.755895                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.394665                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981083                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981083                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47615501                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47615501                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69855818500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2573565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       807933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2229326                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3460778                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25049                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10317                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35366                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140362                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140363                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2442436                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           61                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           61                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3999413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3704629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8097429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13995264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168823488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2789248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156283264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341891264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3899467                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26189504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6576311                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.336917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.505155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4465129     67.90%     67.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2006691     30.51%     98.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 104491      1.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6576311                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5382441507                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2022040538                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164940130                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1875300032                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          32949972                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
