/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_quad_spi_v3_2_16
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_quad_spi_v3_2_16 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_quad_spi_v3_2_16
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_quad_spi_v3_2_16 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_quad_spi_v3_2_16/.cxl.vhdl.axi_quad_spi_v3_2_16.axi_quad_spi_v3_2_16.lin64.cmf
