[
    {
        "age": null,
        "album": "",
        "author": "/u/Retr0r0cketVersion2",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-21T00:44:10.364773+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-21T00:09:46+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Anybody aware of physical limitations preventing this? Of course there would be complexity issues, but I\u2019m curious if this could work for a small RV32I core and the like. Iirc intel briefly experimented with this for early X86</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Retr0r0cketVersion2\"> /u/Retr0r0cketVersion2 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1prso8z/clockless_core/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1prso8z/clockless_core/\">[comments]</a></span>",
        "id": 4372321,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1prso8z/clockless_core",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Clockless Core",
        "vote": 0
    }
]