{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701528449998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701528449998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  2 21:47:29 2023 " "Processing started: Sat Dec  2 21:47:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701528449998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701528449998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dual_core_microcontroller -c Dual_core_microcontroller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dual_core_microcontroller -c Dual_core_microcontroller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701528449999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701528450309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701528450309 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an operand uart_peripheral.sv(115) " "Verilog HDL syntax error at uart_peripheral.sv(115) near text: \")\";  expecting \".\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/uart_peripheral.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/uart_peripheral.sv" 115 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456531 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an operand uart_peripheral.sv(135) " "Verilog HDL syntax error at uart_peripheral.sv(135) near text: \")\";  expecting \".\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/uart_peripheral.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/uart_peripheral.sv" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456532 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "uart_peripheral uart_peripheral.sv(2) " "Ignored design unit \"uart_peripheral\" at uart_peripheral.sv(2) due to previous errors" {  } { { "../RTL/uart_peripheral.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/uart_peripheral.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/uart_peripheral.sv 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/uart_peripheral.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456534 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" TX_controller.v(89) " "Verilog HDL syntax error at TX_controller.v(89) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DATA_WIDTH_OPTION_2ENC TX_controller.v(94) " "Verilog HDL Declaration error at TX_controller.v(94): identifier \"DATA_WIDTH_OPTION_2ENC\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 94 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DATA_WIDTH_OPTION_3ENC TX_controller.v(97) " "Verilog HDL Declaration error at TX_controller.v(97): identifier \"DATA_WIDTH_OPTION_3ENC\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 97 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DATA_WIDTH_OPTION_4ENC TX_controller.v(100) " "Verilog HDL Declaration error at TX_controller.v(100): identifier \"DATA_WIDTH_OPTION_4ENC\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 100 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PARITY_ODD_ENCODE TX_controller.v(109) " "Verilog HDL Declaration error at TX_controller.v(109): identifier \"PARITY_ODD_ENCODE\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 109 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PARITY_EVEN_ENCODE TX_controller.v(112) " "Verilog HDL Declaration error at TX_controller.v(112): identifier \"PARITY_EVEN_ENCODE\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 112 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STOP_BIT_2BIT TX_controller.v(124) " "Verilog HDL Declaration error at TX_controller.v(124): identifier \"STOP_BIT_2BIT\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 124 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" TX_controller.v(143) " "Verilog HDL syntax error at TX_controller.v(143) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 143 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "TRANS_STATE TX_controller.v(157) " "Verilog HDL Declaration error at TX_controller.v(157): identifier \"TRANS_STATE\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 157 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456544 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" TX_controller.v(181) " "Verilog HDL syntax error at TX_controller.v(181) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 181 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456545 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "START_BIT_STATE TX_controller.v(194) " "Verilog HDL Declaration error at TX_controller.v(194): identifier \"START_BIT_STATE\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 194 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456545 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DATA_STATE TX_controller.v(199) " "Verilog HDL Declaration error at TX_controller.v(199): identifier \"DATA_STATE\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 199 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456545 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PARITY_STATE TX_controller.v(216) " "Verilog HDL Declaration error at TX_controller.v(216): identifier \"PARITY_STATE\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 216 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456545 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STOP_STATE TX_controller.v(220) " "Verilog HDL Declaration error at TX_controller.v(220): identifier \"STOP_STATE\" is already declared in the present scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 220 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_WIDTH_OPTION data_width_option TX_controller.v(12) " "Verilog HDL Declaration information at TX_controller.v(12): object \"DATA_WIDTH_OPTION\" differs only in case from object \"data_width_option\" in the same scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701528456546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY_OPTION parity_option TX_controller.v(23) " "Verilog HDL Declaration information at TX_controller.v(23): object \"PARITY_OPTION\" differs only in case from object \"parity_option\" in the same scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701528456546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP_BIT_OPTION stop_bit_option TX_controller.v(29) " "Verilog HDL Declaration information at TX_controller.v(29): object \"STOP_BIT_OPTION\" differs only in case from object \"stop_bit_option\" in the same scope" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701528456546 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TX_controller TX_controller.v(8) " "Ignored design unit \"TX_controller\" at TX_controller.v(8) due to previous errors" {  } { { "../RTL/TX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/tx_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/tx_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/timing_uart_peripheral_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/timing_uart_peripheral_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timing_uart_peripheral_file " "Found entity 1: timing_uart_peripheral_file" {  } { { "../RTL/timing_uart_peripheral_file.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/timing_uart_peripheral_file.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701528456557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PRESCALER_COUNTER prescaler_counter timer_INT_handler.sv(18) " "Verilog HDL Declaration information at timer_INT_handler.sv(18): object \"PRESCALER_COUNTER\" differs only in case from object \"prescaler_counter\" in the same scope" {  } { { "../RTL/timer_INT_handler.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/timer_INT_handler.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701528456568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/timer_int_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/timer_int_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_INT_handler " "Found entity 1: timer_INT_handler" {  } { { "../RTL/timer_INT_handler.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/timer_INT_handler.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701528456568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456568 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" Sync_primitive.v(79) " "Verilog HDL syntax error at Sync_primitive.v(79) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Sync_primitive.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456577 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ACCESS_STATE Sync_primitive.v(94) " "Verilog HDL Declaration error at Sync_primitive.v(94): identifier \"ACCESS_STATE\" is already declared in the present scope" {  } { { "../RTL/Sync_primitive.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v" 94 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456577 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "P1_WR_STATE Sync_primitive.v(99) " "Verilog HDL Declaration error at Sync_primitive.v(99): identifier \"P1_WR_STATE\" is already declared in the present scope" {  } { { "../RTL/Sync_primitive.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v" 99 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456577 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "P2_WR_STATE Sync_primitive.v(105) " "Verilog HDL Declaration error at Sync_primitive.v(105): identifier \"P2_WR_STATE\" is already declared in the present scope" {  } { { "../RTL/Sync_primitive.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v" 105 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456577 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pram_consistency Sync_primitive.v(2) " "Ignored design unit \"pram_consistency\" at Sync_primitive.v(2) due to previous errors" {  } { { "../RTL/Sync_primitive.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/sync_primitive.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/sync_primitive.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456577 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sync_lifo.sv(82) " "Verilog HDL information at sync_lifo.sv(82): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/sync_lifo.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/sync_lifo.sv" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1701528456588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/sync_lifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/sync_lifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_lifo " "Found entity 1: sync_lifo" {  } { { "../RTL/sync_lifo.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/sync_lifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701528456589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456589 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) sync_fifo.sv(27) " "Verilog HDL syntax error at sync_fifo.sv(27) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/sync_fifo.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/sync_fifo.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/sync_fifo.sv 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/sync_fifo.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" RX_controller.v(99) " "Verilog HDL syntax error at RX_controller.v(99) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DATA_WIDTH_OPTION_2ENC RX_controller.v(104) " "Verilog HDL Declaration error at RX_controller.v(104): identifier \"DATA_WIDTH_OPTION_2ENC\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DATA_WIDTH_OPTION_3ENC RX_controller.v(107) " "Verilog HDL Declaration error at RX_controller.v(107): identifier \"DATA_WIDTH_OPTION_3ENC\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 107 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DATA_WIDTH_OPTION_4ENC RX_controller.v(110) " "Verilog HDL Declaration error at RX_controller.v(110): identifier \"DATA_WIDTH_OPTION_4ENC\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 110 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PARITY_ODD_ENCODE RX_controller.v(119) " "Verilog HDL Declaration error at RX_controller.v(119): identifier \"PARITY_ODD_ENCODE\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 119 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PARITY_EVEN_ENCODE RX_controller.v(122) " "Verilog HDL Declaration error at RX_controller.v(122): identifier \"PARITY_EVEN_ENCODE\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 122 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STOP_BIT_2BIT RX_controller.v(134) " "Verilog HDL Declaration error at RX_controller.v(134): identifier \"STOP_BIT_2BIT\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" RX_controller.v(143) " "Verilog HDL syntax error at RX_controller.v(143) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 143 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "RECV_STATE RX_controller.v(153) " "Verilog HDL Declaration error at RX_controller.v(153): identifier \"RECV_STATE\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 153 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" RX_controller.v(177) " "Verilog HDL syntax error at RX_controller.v(177) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "START_BIT_STATE RX_controller.v(190) " "Verilog HDL Declaration error at RX_controller.v(190): identifier \"START_BIT_STATE\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 190 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier RX_controller.v(192) " "Verilog HDL syntax error at RX_controller.v(192) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 192 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DATA_STATE RX_controller.v(195) " "Verilog HDL Declaration error at RX_controller.v(195): identifier \"DATA_STATE\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 195 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier RX_controller.v(208) " "Verilog HDL syntax error at RX_controller.v(208) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 208 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PARITY_STATE RX_controller.v(212) " "Verilog HDL Declaration error at RX_controller.v(212): identifier \"PARITY_STATE\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 212 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STOP_STATE RX_controller.v(216) " "Verilog HDL Declaration error at RX_controller.v(216): identifier \"STOP_STATE\" is already declared in the present scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 216 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_WIDTH_OPTION data_width_option RX_controller.v(6) " "Verilog HDL Declaration information at RX_controller.v(6): object \"DATA_WIDTH_OPTION\" differs only in case from object \"data_width_option\" in the same scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701528456610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY_OPTION parity_option RX_controller.v(17) " "Verilog HDL Declaration information at RX_controller.v(17): object \"PARITY_OPTION\" differs only in case from object \"parity_option\" in the same scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701528456610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP_BIT_OPTION stop_bit_option RX_controller.v(23) " "Verilog HDL Declaration information at RX_controller.v(23): object \"STOP_BIT_OPTION\" differs only in case from object \"stop_bit_option\" in the same scope" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701528456610 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RX_controller RX_controller.v(2) " "Ignored design unit \"RX_controller\" at RX_controller.v(2) due to previous errors" {  } { { "../RTL/RX_controller.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/rx_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/rx_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456610 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" registers_management.sv(55) " "Verilog HDL syntax error at registers_management.sv(55) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/registers_management.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456621 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "i registers_management.sv(58) " "Verilog HDL Declaration error at registers_management.sv(58): identifier \"i\" is already declared in the present scope" {  } { { "../RTL/registers_management.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv" 58 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456621 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" registers_management.sv(62) " "Verilog HDL syntax error at registers_management.sv(62) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/registers_management.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456621 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" registers_management.sv(66) " "Verilog HDL syntax error at registers_management.sv(66) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/registers_management.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456621 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Registers_management registers_management.sv(1) " "Ignored design unit \"Registers_management\" at registers_management.sv(1) due to previous errors" {  } { { "../RTL/registers_management.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/registers_management.sv 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/registers_management.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/real_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/real_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 real_time " "Found entity 1: real_time" {  } { { "../RTL/real_time.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/real_time.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701528456631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456631 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "ram_pm.sv(130) " "Verilog HDL error at ram_pm.sv(130): this block requires a name" {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 130 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456642 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ram_pm.sv(151) " "Verilog HDL syntax error at ram_pm.sv(151) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 151 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456642 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "registers ram_pm.sv(153) " "Verilog HDL Declaration error at ram_pm.sv(153): identifier \"registers\" is already declared in the present scope" {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 153 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456642 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ram_pm.sv(153) " "Verilog HDL syntax error at ram_pm.sv(153) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 153 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456642 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ram_pm.sv(157) " "Verilog HDL syntax error at ram_pm.sv(157) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 157 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456642 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ram_pm.sv(235) " "Verilog HDL syntax error at ram_pm.sv(235) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 235 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "element_i ram_pm.sv(247) " "Verilog HDL Declaration error at ram_pm.sv(247): identifier \"element_i\" is already declared in the present scope" {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 247 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ram_pm.sv(254) " "Verilog HDL syntax error at ram_pm.sv(254) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 254 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "element_i ram_pm.sv(254) " "Verilog HDL Declaration error at ram_pm.sv(254): identifier \"element_i\" is already declared in the present scope" {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 254 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "element_i ram_pm.sv(292) " "Verilog HDL Declaration error at ram_pm.sv(292): identifier \"element_i\" is already declared in the present scope" {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 292 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier ram_pm.sv(298) " "Verilog HDL syntax error at ram_pm.sv(298) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 298 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ram_pm.sv(312) " "Verilog HDL syntax error at ram_pm.sv(312) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 312 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ram_pm ram_pm.sv(4) " "Ignored design unit \"ram_pm\" at ram_pm.sv(4) due to previous errors" {  } { { "../RTL/ram_pm.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/ram_pm.sv 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/ram_pm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456643 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "ram.sv(133) " "Verilog HDL error at ram.sv(133): this block requires a name" {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 133 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456654 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ram.sv(150) " "Verilog HDL syntax error at ram.sv(150) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 150 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456654 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "registers ram.sv(151) " "Verilog HDL Declaration error at ram.sv(151): identifier \"registers\" is already declared in the present scope" {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 151 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ram.sv(151) " "Verilog HDL syntax error at ram.sv(151) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 151 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "registers ram.sv(155) " "Verilog HDL Declaration error at ram.sv(155): identifier \"registers\" is already declared in the present scope" {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 155 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ram.sv(155) " "Verilog HDL syntax error at ram.sv(155) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 155 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" ram.sv(198) " "Verilog HDL syntax error at ram.sv(198) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 198 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ram.sv(202) " "Verilog HDL syntax error at ram.sv(202) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 202 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ram.sv(241) " "Verilog HDL syntax error at ram.sv(241) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 241 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ram.sv(309) " "Verilog HDL syntax error at ram.sv(309) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 309 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "element_i ram.sv(321) " "Verilog HDL Declaration error at ram.sv(321): identifier \"element_i\" is already declared in the present scope" {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 321 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" ram.sv(328) " "Verilog HDL syntax error at ram.sv(328) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 328 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "element_i ram.sv(328) " "Verilog HDL Declaration error at ram.sv(328): identifier \"element_i\" is already declared in the present scope" {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 328 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456655 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "element_i ram.sv(366) " "Verilog HDL Declaration error at ram.sv(366): identifier \"element_i\" is already declared in the present scope" {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 366 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier ram.sv(372) " "Verilog HDL syntax error at ram.sv(372) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 372 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" ram.sv(386) " "Verilog HDL syntax error at ram.sv(386) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 386 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456656 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ram ram.sv(6) " "Ignored design unit \"ram\" at ram.sv(6) due to previous errors" {  } { { "../RTL/ram.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/ram.sv" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/ram.sv 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/ram.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456656 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(3) " "Verilog HDL error at configuration.vh(3): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 3 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(4) " "Verilog HDL error at configuration.vh(4): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 4 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(5) " "Verilog HDL error at configuration.vh(5): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 5 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(6) " "Verilog HDL error at configuration.vh(6): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(7) " "Verilog HDL error at configuration.vh(7): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(8) " "Verilog HDL error at configuration.vh(8): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(9) " "Verilog HDL error at configuration.vh(9): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 9 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(10) " "Verilog HDL error at configuration.vh(10): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 10 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(11) " "Verilog HDL error at configuration.vh(11): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 11 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(12) " "Verilog HDL error at configuration.vh(12): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 12 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(13) " "Verilog HDL error at configuration.vh(13): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 13 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(14) " "Verilog HDL error at configuration.vh(14): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 14 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(15) " "Verilog HDL error at configuration.vh(15): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456675 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects configuration.vh(16) " "Verilog HDL error at configuration.vh(16): declaring global objects is a SystemVerilog feature" {  } { { "../RTL/configuration.vh" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1701528456676 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" Processor.v(333) " "Verilog HDL syntax error at Processor.v(333) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Processor.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Processor.v" 333 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456676 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" Processor.v(339) " "Verilog HDL syntax error at Processor.v(339) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Processor.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Processor.v" 339 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456676 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" Processor.v(348) " "Verilog HDL syntax error at Processor.v(348) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Processor.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Processor.v" 348 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456676 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "data_bus_rd Processor.v(351) " "Verilog HDL error at Processor.v(351): object data_bus_rd declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../RTL/Processor.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Processor.v" 351 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Design Software" 0 -1 1701528456677 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" Processor.v(351) " "Verilog HDL syntax error at Processor.v(351) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Processor.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Processor.v" 351 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/processor.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456679 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" Multi_processor_manager.v(304) " "Verilog HDL syntax error at Multi_processor_manager.v(304) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 304 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456692 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \".\", or an identifier Multi_processor_manager.v(309) " "Verilog HDL syntax error at Multi_processor_manager.v(309) near text: \"<\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 309 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456692 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier Multi_processor_manager.v(314) " "Verilog HDL syntax error at Multi_processor_manager.v(314) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 314 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456692 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier Multi_processor_manager.v(318) " "Verilog HDL syntax error at Multi_processor_manager.v(318) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 318 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456692 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" Multi_processor_manager.v(371) " "Verilog HDL syntax error at Multi_processor_manager.v(371) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 371 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456692 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CHANNEL_ID_DMEM Multi_processor_manager.v(380) " "Verilog HDL Declaration error at Multi_processor_manager.v(380): identifier \"CHANNEL_ID_DMEM\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 380 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456692 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CHANNEL_ID_GPIO Multi_processor_manager.v(385) " "Verilog HDL Declaration error at Multi_processor_manager.v(385): identifier \"CHANNEL_ID_GPIO\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 385 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456692 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CHANNEL_ID_UART1 Multi_processor_manager.v(390) " "Verilog HDL Declaration error at Multi_processor_manager.v(390): identifier \"CHANNEL_ID_UART1\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 390 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456692 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "I_TYPE_ENCODE Multi_processor_manager.v(437) " "Verilog HDL Declaration error at Multi_processor_manager.v(437): identifier \"I_TYPE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 437 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "LUI_TYPE_ENCODE Multi_processor_manager.v(454) " "Verilog HDL Declaration error at Multi_processor_manager.v(454): identifier \"LUI_TYPE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 454 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "LOAD_ENCODE Multi_processor_manager.v(471) " "Verilog HDL Declaration error at Multi_processor_manager.v(471): identifier \"LOAD_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 471 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STORE_ENCODE Multi_processor_manager.v(488) " "Verilog HDL Declaration error at Multi_processor_manager.v(488): identifier \"STORE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 488 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "B_TYPE_ENCODE Multi_processor_manager.v(503) " "Verilog HDL Declaration error at Multi_processor_manager.v(503): identifier \"B_TYPE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 503 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "BNE_ENCODE Multi_processor_manager.v(524) " "Verilog HDL Declaration error at Multi_processor_manager.v(524): identifier \"BNE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 524 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "BLT_ENCODE Multi_processor_manager.v(534) " "Verilog HDL Declaration error at Multi_processor_manager.v(534): identifier \"BLT_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 534 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "BGE_ENCODE Multi_processor_manager.v(544) " "Verilog HDL Declaration error at Multi_processor_manager.v(544): identifier \"BGE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 544 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "J_TYPE_ENCODE Multi_processor_manager.v(560) " "Verilog HDL Declaration error at Multi_processor_manager.v(560): identifier \"J_TYPE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 560 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "JAL_TYPE_ENCODE Multi_processor_manager.v(574) " "Verilog HDL Declaration error at Multi_processor_manager.v(574): identifier \"JAL_TYPE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 574 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "JALR_TYPE_ENCODE Multi_processor_manager.v(588) " "Verilog HDL Declaration error at Multi_processor_manager.v(588): identifier \"JALR_TYPE_ENCODE\" is already declared in the present scope" {  } { { "../RTL/Multi_processor_manager.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v" 588 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/multi_processor_manager.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/multi_processor_manager.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/interrupt_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/interrupt_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Interrupt_controller " "Found entity 1: Interrupt_controller" {  } { { "../RTL/interrupt_control.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/interrupt_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701528456701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456701 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ) GPIO_module.sv(6) " "Verilog HDL syntax error at GPIO_module.sv(6) near text: \"localparam\";  expecting an identifier (\"localparam\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/GPIO_module.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/GPIO_module.sv" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/gpio_module.sv 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/gpio_module.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/external_int_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/external_int_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 external_INT_handler " "Found entity 1: external_INT_handler" {  } { { "../RTL/external_INT_handler.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/external_INT_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701528456721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/edgedet.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/edgedet.v" { { "Info" "ISGN_ENTITY_NAME" "1 edgedet " "Found entity 1: edgedet" {  } { { "../RTL/edgedet.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/edgedet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701528456730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456730 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an operand Dual_core_mcu.v(740) " "Verilog HDL syntax error at Dual_core_mcu.v(740) near text: \")\";  expecting \".\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Dual_core_mcu.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v" 740 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) Dual_core_mcu.v(881) " "Verilog HDL syntax error at Dual_core_mcu.v(881) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Dual_core_mcu.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v" 881 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) Dual_core_mcu.v(882) " "Verilog HDL syntax error at Dual_core_mcu.v(882) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Dual_core_mcu.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v" 882 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456732 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "Dual_core_mcu.v(896) " "Verilog HDL error at Dual_core_mcu.v(896): this block requires a name" {  } { { "../RTL/Dual_core_mcu.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v" 896 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456733 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "Dual_core_mcu.v(897) " "Verilog HDL error at Dual_core_mcu.v(897): this block requires a name" {  } { { "../RTL/Dual_core_mcu.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v" 897 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456733 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an operand Dual_core_mcu.v(922) " "Verilog HDL syntax error at Dual_core_mcu.v(922) near text: \")\";  expecting \".\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Dual_core_mcu.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v" 922 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456733 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Dual_core_mcu Dual_core_mcu.v(9) " "Ignored design unit \"Dual_core_mcu\" at Dual_core_mcu.v(9) due to previous errors" {  } { { "../RTL/Dual_core_mcu.v" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/dual_core_mcu.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/dual_core_mcu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456734 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" baudrate_generator.sv(98) " "Verilog HDL syntax error at baudrate_generator.sv(98) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/baudrate_generator.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/baudrate_generator.sv" 98 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456743 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "counter_div_load baudrate_generator.sv(140) " "Verilog HDL Declaration error at baudrate_generator.sv(140): identifier \"counter_div_load\" is already declared in the present scope" {  } { { "../RTL/baudrate_generator.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/baudrate_generator.sv" 140 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1701528456743 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" baudrate_generator.sv(140) " "Verilog HDL syntax error at baudrate_generator.sv(140) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/baudrate_generator.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/baudrate_generator.sv" 140 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456743 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "baudrate_generator baudrate_generator.sv(15) " "Ignored design unit \"baudrate_generator\" at baudrate_generator.sv(15) due to previous errors" {  } { { "../RTL/baudrate_generator.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/baudrate_generator.sv" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/baudrate_generator.sv 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/baudrate_generator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456743 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) Atfox_exTensible_Interface.sv(310) " "Verilog HDL syntax error at Atfox_exTensible_Interface.sv(310) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 310 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456754 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "Atfox_exTensible_Interface.sv(313) " "Verilog HDL error at Atfox_exTensible_Interface.sv(313): this block requires a name" {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 313 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) Atfox_exTensible_Interface.sv(313) " "Verilog HDL syntax error at Atfox_exTensible_Interface.sv(313) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 313 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "Atfox_exTensible_Interface.sv(331) " "Verilog HDL error at Atfox_exTensible_Interface.sv(331): this block requires a name" {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 331 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) Atfox_exTensible_Interface.sv(331) " "Verilog HDL syntax error at Atfox_exTensible_Interface.sv(331) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 331 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "Atfox_exTensible_Interface.sv(374) " "Verilog HDL error at Atfox_exTensible_Interface.sv(374): this block requires a name" {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 374 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"end\" Atfox_exTensible_Interface.sv(388) " "Verilog HDL syntax error at Atfox_exTensible_Interface.sv(388) near text: \";\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 388 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) Atfox_exTensible_Interface.sv(475) " "Verilog HDL syntax error at Atfox_exTensible_Interface.sv(475) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 475 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "Atfox_exTensible_Interface.sv(487) " "Verilog HDL error at Atfox_exTensible_Interface.sv(487): this block requires a name" {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 487 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Atfox_exTensible_Interface Atfox_exTensible_Interface.sv(33) " "Ignored design unit \"Atfox_exTensible_Interface\" at Atfox_exTensible_Interface.sv(33) due to previous errors" {  } { { "../RTL/Atfox_exTensible_Interface.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv" 33 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/atfox_extensible_interface.sv 0 0 " "Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/atfox_extensible_interface.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dual_core_microcontroller/rtl/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../RTL/alu.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/RTL/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701528456757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456757 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an operand Dual_core_microcontroller.sv(739) " "Verilog HDL syntax error at Dual_core_microcontroller.sv(739) near text: \")\";  expecting \".\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Dual_core_microcontroller.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv" 739 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456758 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) Dual_core_microcontroller.sv(880) " "Verilog HDL syntax error at Dual_core_microcontroller.sv(880) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Dual_core_microcontroller.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv" 880 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456758 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) Dual_core_microcontroller.sv(881) " "Verilog HDL syntax error at Dual_core_microcontroller.sv(881) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Dual_core_microcontroller.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv" 881 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456758 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "Dual_core_microcontroller.sv(895) " "Verilog HDL error at Dual_core_microcontroller.sv(895): this block requires a name" {  } { { "Dual_core_microcontroller.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv" 895 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456759 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "Dual_core_microcontroller.sv(896) " "Verilog HDL error at Dual_core_microcontroller.sv(896): this block requires a name" {  } { { "Dual_core_microcontroller.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv" 896 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Design Software" 0 -1 1701528456759 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an operand Dual_core_microcontroller.sv(921) " "Verilog HDL syntax error at Dual_core_microcontroller.sv(921) near text: \")\";  expecting \".\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Dual_core_microcontroller.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv" 921 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1701528456759 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Dual_core_mcu Dual_core_microcontroller.sv(8) " "Ignored design unit \"Dual_core_mcu\" at Dual_core_microcontroller.sv(8) due to previous errors" {  } { { "Dual_core_microcontroller.sv" "" { Text "L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1701528456759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_core_microcontroller.sv 0 0 " "Found 0 design units, including 0 entities, in source file dual_core_microcontroller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701528456759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/Projects/Dual_core_Microcontroller/QuartusProject/output_files/Dual_core_microcontroller.map.smsg " "Generated suppressed messages file L:/Projects/Dual_core_Microcontroller/QuartusProject/output_files/Dual_core_microcontroller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1701528456793 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 143 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 143 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701528456799 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec  2 21:47:36 2023 " "Processing ended: Sat Dec  2 21:47:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701528456799 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701528456799 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701528456799 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701528456799 ""}
