# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do parte_c_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Restador_Completo_4b
# -- Compiling architecture bdf_type of Restador_Completo_4b
# ** Warning: C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.vhd(212): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_38" found in sensitivity list.
# 
# vcom -93 -work work {C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Restador_completo
# -- Compiling architecture Behavioral of Restador_completo
# 
# vcom -93 -work work {C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b_t.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Restador_Completo_4b_t
# -- Compiling architecture behavior of Restador_Completo_4b_t
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  Restador_Completo_4b_t
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Restador_Completo_4b_t 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.restador_completo_4b_t(behavior)
# Loading work.restador_completo(behavioral)
# ** Failure: (vsim-3817) Port "in_a" of entity "restador_completo" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /restador_completo_4b_t/uut File: C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd Line: 5
# ** Failure: (vsim-3817) Port "in_b" of entity "restador_completo" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /restador_completo_4b_t/uut File: C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd Line: 5
# ** Failure: (vsim-3817) Port "in_bin" of entity "restador_completo" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /restador_completo_4b_t/uut File: C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd Line: 5
# ** Error: (vsim-3732) C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b_t.vhd(49): No default binding for component instance 'uut'.
# 
#    The following component ports are not on the entity:
#           bout
#           z3
#           z2
#           z1
#           z0
#           CLOCK
#           bin
#           b3
#           b2
#           b1
#           b0
#           a3
#           a2
#           a1
#           a0
# 
#         Region: /restador_completo_4b_t/uut
# Fatal error in file C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd
#  while elaborating region: /restador_completo_4b_t/uut
# Fatal error in file C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b_t.vhd
#  while elaborating region: /restador_completo_4b_t
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./parte_c_run_msim_rtl_vhdl.do PAUSED at line 13
