# Pipeline-Processor-using-Systemverilog

The objective of the project is to implement a pipelined processor implementation of an arm v4
processor based on the implementation hierarchy provided by harris & harris book.
