vendor_name = ModelSim
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_1b.vhd
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_16b.vhd
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_16b.vhd
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_3b.vhd
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/state_control.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/IITB_RISC.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_9_16.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_6_16.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/shifter7.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/reg_file.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/reg.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/memory.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/inverter_16.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/CCR.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_3b.vhd
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_16b.vhd
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/count_reg.vhdl
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/demux_2to1_16b.vhd
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_1b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/db/IITB-RISC.cbx.xml
design_name = IITB_RISC
instance = comp, \clock~I\, clock, IITB_RISC, 1
instance = comp, \reset~I\, reset, IITB_RISC, 1
