
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29801 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1985.191 ; gain = 201.684 ; free physical = 2680 ; free virtual = 6382
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect' [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect.v:12]
	Parameter ap_ST_fsm_state1 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 83'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 83'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 83'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 83'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 83'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 83'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 83'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 83'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 83'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 83'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 83'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 83'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 83'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 83'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 83'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 83'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 83'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 83'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 83'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 83'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 83'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 83'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 83'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 83'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 83'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 83'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 83'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 83'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 83'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 83'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 83'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 83'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 83'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 83'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 83'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 83'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 83'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 83'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 83'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 83'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 83'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 83'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 83'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 83'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 83'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 83'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 83'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 83'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 83'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 83'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 83'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 83'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 83'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 83'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 83'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 83'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 83'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 83'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 83'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 83'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 83'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 83'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect.v:156]
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_srbkb' [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_srbkb_div' [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:87]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loop_imperfect_srbkb_div_u' [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_srbkb_div_u' (1#1) [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_srbkb_div' (2#1) [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:87]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect_srbkb' (3#1) [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:178]
INFO: [Synth 8-6155] done synthesizing module 'loop_imperfect' (4#1) [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (5#1) [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2049.910 ; gain = 266.402 ; free physical = 2721 ; free virtual = 6416
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2052.879 ; gain = 269.371 ; free physical = 2714 ; free virtual = 6408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2052.879 ; gain = 269.371 ; free physical = 2714 ; free virtual = 6408
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2052.879 ; gain = 0.000 ; free physical = 2707 ; free virtual = 6402
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/loop_imperfect_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.633 ; gain = 0.000 ; free physical = 2613 ; free virtual = 6308
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2131.570 ; gain = 5.938 ; free physical = 2616 ; free virtual = 6310
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2131.570 ; gain = 348.062 ; free physical = 2719 ; free virtual = 6414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2131.570 ; gain = 348.062 ; free physical = 2719 ; free virtual = 6414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2131.570 ; gain = 348.062 ; free physical = 2719 ; free virtual = 6414
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln105_reg_357_reg' and it is trimmed from '32' to '6' bits. [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect.v:341]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_123_reg' and it is trimmed from '32' to '12' bits. [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect.v:288]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2131.570 ; gain = 348.062 ; free physical = 2723 ; free virtual = 6418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               83 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 21    
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  84 Input     83 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module loop_imperfect_srbkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module loop_imperfect_srbkb_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
Module loop_imperfect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               83 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 4     
+---Muxes : 
	  84 Input     83 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/divisor0_reg[5:0]' into 'loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[5:0]' [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:134]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/906d/hdl/verilog/loop_imperfect_srbkb.v:43]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q0[12]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[31]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[30]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[29]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[28]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[27]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[26]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[25]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[24]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[23]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[22]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[21]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[20]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[19]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[18]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[17]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[16]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[15]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[14]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[13]
WARNING: [Synth 8-3331] design loop_imperfect has unconnected port M_q1[12]
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[4]' (FD) to 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[3]' (FD) to 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[2]' (FD) to 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[1]' (FD) to 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/srem_ln108_reg_383_reg[4]' (FDE) to 'inst/trunc_ln108_reg_388_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/srem_ln108_reg_383_reg[3]' (FDE) to 'inst/trunc_ln108_reg_388_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/srem_ln108_reg_383_reg[2]' (FDE) to 'inst/trunc_ln108_reg_388_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/srem_ln108_reg_383_reg[1]' (FDE) to 'inst/trunc_ln108_reg_388_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/srem_ln108_reg_383_reg[5]' (FDE) to 'inst/trunc_ln108_reg_388_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/srem_ln108_reg_383_reg[0]' (FDE) to 'inst/trunc_ln108_reg_388_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln105_reg_352_reg[3]' (FDE) to 'inst/srem_ln105_reg_347_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln105_reg_352_reg[2]' (FDE) to 'inst/srem_ln105_reg_347_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln105_reg_352_reg[1]' (FDE) to 'inst/srem_ln105_reg_347_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln105_reg_352_reg[4]' (FDE) to 'inst/srem_ln105_reg_347_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln105_reg_352_reg[5]' (FDE) to 'inst/srem_ln105_reg_347_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln105_reg_352_reg[0]' (FDE) to 'inst/srem_ln105_reg_347_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\shl_ln105_reg_357_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[0]' (FDE) to 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[0]' (FDE) to 'inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[1]' (FDE) to 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[2]' (FDE) to 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[3]' (FDE) to 'inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[1]' (FDE) to 'inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[2]' (FDE) to 'inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[3]' (FDE) to 'inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/divisor0_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2131.570 ; gain = 348.062 ; free physical = 2694 ; free virtual = 6393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 2131.570 ; gain = 348.062 ; free physical = 2599 ; free virtual = 6298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2131.570 ; gain = 348.062 ; free physical = 2600 ; free virtual = 6299
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2131.570 ; gain = 348.062 ; free physical = 2597 ; free virtual = 6296
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.508 ; gain = 354.000 ; free physical = 2565 ; free virtual = 6271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.508 ; gain = 354.000 ; free physical = 2565 ; free virtual = 6271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.508 ; gain = 354.000 ; free physical = 2565 ; free virtual = 6271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.508 ; gain = 354.000 ; free physical = 2565 ; free virtual = 6271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.508 ; gain = 354.000 ; free physical = 2562 ; free virtual = 6268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.508 ; gain = 354.000 ; free physical = 2562 ; free virtual = 6268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|loop_imperfect | loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|loop_imperfect | loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+---------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    58|
|2     |LUT1    |    68|
|3     |LUT2    |   273|
|4     |LUT3    |   147|
|5     |LUT4    |    79|
|6     |LUT5    |    26|
|7     |LUT6    |    47|
|8     |SRLC32E |     2|
|9     |FDRE    |   825|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |  1526|
|2     |  inst                               |loop_imperfect               |  1526|
|3     |    loop_imperfect_srbkb_U1          |loop_imperfect_srbkb         |   447|
|4     |      loop_imperfect_srbkb_div_U     |loop_imperfect_srbkb_div_1   |   447|
|5     |        loop_imperfect_srbkb_div_u_0 |loop_imperfect_srbkb_div_u_2 |   279|
|6     |    loop_imperfect_srbkb_U2          |loop_imperfect_srbkb_0       |   384|
|7     |      loop_imperfect_srbkb_div_U     |loop_imperfect_srbkb_div     |   384|
|8     |        loop_imperfect_srbkb_div_u_0 |loop_imperfect_srbkb_div_u   |   248|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.508 ; gain = 354.000 ; free physical = 2562 ; free virtual = 6268
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 2137.508 ; gain = 275.309 ; free physical = 2615 ; free virtual = 6322
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.516 ; gain = 354.000 ; free physical = 2616 ; free virtual = 6323
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.516 ; gain = 0.000 ; free physical = 2687 ; free virtual = 6394
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.414 ; gain = 0.000 ; free physical = 2631 ; free virtual = 6338
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:22 . Memory (MB): peak = 2147.414 ; gain = 612.848 ; free physical = 2763 ; free virtual = 6470
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.414 ; gain = 0.000 ; free physical = 2763 ; free virtual = 6470
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c508b173f067604c
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.414 ; gain = 0.000 ; free physical = 2764 ; free virtual = 6472
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/chaosNCG/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 13:46:46 2023...
