// Seed: 1799935468
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    output wor id_11,
    input tri1 id_12,
    output tri1 id_13
);
  assign id_7 = id_12 + 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    output supply1 id_6,
    input wire id_7,
    input logic id_8,
    output wand id_9,
    input wor id_10,
    output logic id_11,
    input wire id_12,
    inout logic id_13,
    input wor id_14,
    output tri id_15,
    input tri0 id_16,
    input logic id_17,
    input supply1 id_18
);
  assign id_11 = (id_18) ? 1'b0 : id_8;
  always @(posedge 1) begin
    id_13 <= 1;
    id_11 <= 1;
  end
  tri0 id_20 = 1'b0 - 1;
  module_0(
      id_15, id_1, id_5, id_9, id_6, id_2, id_18, id_9, id_16, id_16, id_14, id_6, id_10, id_6
  );
  assign id_11 = id_17;
endmodule
