[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2022.1.226.3.17
[EFX-0000 INFO] Compiled: Nov 25 2022.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

INFO: Read project database "D:/Work/adv7393_axi/syn/syn.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "D:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_pkg.sv' (VERI-1482)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(91): WARNING: converting concatenation to assignment pattern (VERI-1905)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(4): WARNING: parameter 'M_AXI_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(5): WARNING: parameter 'S_AXI_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(6): WARNING: parameter 'S_AXI_AWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(7): WARNING: parameter 'CSR_ENABLE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(8): WARNING: parameter 'TEST_ENABLE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(9): WARNING: parameter 'VERSION' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(11): WARNING: parameter 'REG_WIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(12): WARNING: parameter 'PIXELS_PER_SYMBOL' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(54): WARNING: parameter 'BASE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(55): WARNING: parameter 'LINE_STEP' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(56): WARNING: parameter 'COUNT' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(58): WARNING: parameter 'LINE_LEN' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(59): WARNING: parameter 'LINES' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(60): WARNING: parameter 'BUFFER_DEPTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(61): WARNING: parameter 'BUFFER_COUNT' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(62): WARNING: parameter 'BUFFER_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(63): WARNING: parameter 'LINES_CNT_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(65): WARNING: parameter 'LINE_LEN_ACT_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(66): WARNING: parameter 'LINE_LEN_BLANK_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(67): WARNING: parameter 'LINE_LEN_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(68): WARNING: parameter 'LINE_LEN_CNT_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(69): WARNING: parameter 'HSYNC_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(71): WARNING: parameter 'OUT_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(106): WARNING: parameter 'PIXEL_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(107): WARNING: parameter 'PIXEL_STORED_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(108): WARNING: parameter 'COMPRESSED_WIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(111): WARNING: variable 'ret' must explicitly be declared as automatic or static (VERI-2013)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(160): WARNING: variable 'ret' must explicitly be declared as automatic or static (VERI-2013)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\axi_pkg.sv' (VERI-1482)
D:\Work\adv7393_axi\src\axi_pkg.sv(55): WARNING: variable 'transSizeInBytes' must explicitly be declared as automatic or static (VERI-2013)
D:\Work\adv7393_axi\src\axi_pkg.sv(56): WARNING: variable 'burstLenFloor' must explicitly be declared as automatic or static (VERI-2013)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv' (VERI-1482)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(56): INFO: undeclared symbol 'line_per_field', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(58): INFO: undeclared symbol 'line_ends', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(60): INFO: undeclared symbol 'out', assumed default net type 'wire' (VERI-2561)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(66): ERROR: 'line_offset' is not declared under prefix 'axi_pkg' (VERI-1187)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(67): ERROR: 'frame_base' is not declared under prefix 'axi_pkg' (VERI-1187)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(68): ERROR: 'frame_align_center' is not declared under prefix 'axi_pkg' (VERI-1187)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(69): ERROR: 'blank_line' is not declared under prefix 'axi_pkg' (VERI-1187)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(108): ERROR: syntax error near 'default' (VERI-1137)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(108): ERROR: SystemVerilog 2009 keyword 'default' used in incorrect context (VERI-2344)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(111): ERROR: syntax error near 'endcase' (VERI-1137)
D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv(111): ERROR: SystemVerilog 2009 keyword 'endcase' used in incorrect context (VERI-2344)
-- Verilog file 'D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv' ignored due to errors (VERI-1483)
INFO: Analysis took 0.129634 seconds.
INFO: 	Analysis took 0.015625 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 54.544 MB, end = 54.88 MB, delta = 0.336 MB
INFO: 	Analysis peak virtual memory usage = 54.888 MB
INFO: Analysis resident set memory usage: begin = 56.224 MB, end = 58.812 MB, delta = 2.588 MB
INFO: 	Analysis peak resident set memory usage = 58.816 MB
INFO: ***** Ending Analysis ... *****
