
---------- Begin Simulation Statistics ----------
final_tick                                57873909500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206899                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434628                       # Number of bytes of host memory used
host_op_rate                                   330123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.38                       # Real time elapsed on the host
host_tick_rate                              799630503                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14974454                       # Number of instructions simulated
sim_ops                                      23892890                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057874                       # Number of seconds simulated
sim_ticks                                 57873909500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.574781                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365554                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28448                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       95776498                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086395                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313318                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          242                       # TLB misses on write requests
system.cpu0.numCycles                       115747819                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19971321                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4974453                       # Number of instructions committed
system.cpu1.committedOps                      9383522                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             23.268442                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3100469                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     785458                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2013                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4749179                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18102                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      100085033                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.042977                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1962064                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          191                       # TLB misses on write requests
system.cpu1.numCycles                       115747773                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4427000     47.18%     47.20% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.21% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.13%     49.40% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.42%     50.82% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.84% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4613158     49.16%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9383522                       # Class of committed instruction
system.cpu1.tickCycles                       15662740                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1495926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2992912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1539412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3078890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1487009                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8917                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487814                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4489897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4489897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4489897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    190975616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    190975616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190975616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1496986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1496986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1496986                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9509842500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7804534500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302146                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302146                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302146                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302146                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11105                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11105                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11105                       # number of overall misses
system.cpu0.icache.overall_misses::total        11105                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    278914000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    278914000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    278914000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    278914000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313251                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313251                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313251                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313251                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004801                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004801                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004801                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25116.073841                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25116.073841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25116.073841                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25116.073841                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11089                       # number of writebacks
system.cpu0.icache.writebacks::total            11089                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11105                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11105                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11105                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11105                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    267809000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    267809000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    267809000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    267809000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004801                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004801                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004801                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004801                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24116.073841                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24116.073841                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24116.073841                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24116.073841                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11089                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11105                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11105                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    278914000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    278914000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004801                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004801                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25116.073841                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25116.073841                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11105                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11105                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    267809000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    267809000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004801                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004801                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24116.073841                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24116.073841                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999760                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313251                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11105                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.307159                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999760                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517113                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517113                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320532                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320532                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320532                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320532                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465310                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465310                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  99432327000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  99432327000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  99432327000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  99432327000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166781                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166781                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166781                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166781                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67857.536630                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67857.536630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67857.536630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67857.536630                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912923                       # number of writebacks
system.cpu0.dcache.writebacks::total           912923                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       545728                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       545728                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       545728                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       545728                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919582                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  79277204000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  79277204000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  79277204000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  79277204000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86210.043259                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86210.043259                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86210.043259                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86210.043259                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919565                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    335179000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    335179000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35752.426667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35752.426667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    311817500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    311817500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34485.456757                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34485.456757                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824897                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824897                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1455935                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1455935                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  99097148000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  99097148000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.199968                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.199968                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68064.266605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68064.266605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545395                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545395                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  78965386500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  78965386500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86723.687592                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86723.687592                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999775                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8240113                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919581                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960726                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999775                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206317                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206317                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1953133                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1953133                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1953133                       # number of overall hits
system.cpu1.icache.overall_hits::total        1953133                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8888                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8888                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8888                       # number of overall misses
system.cpu1.icache.overall_misses::total         8888                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    245190500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    245190500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    245190500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    245190500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1962021                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1962021                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1962021                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1962021                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004530                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004530                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004530                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004530                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27586.689919                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27586.689919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27586.689919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27586.689919                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8872                       # number of writebacks
system.cpu1.icache.writebacks::total             8872                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8888                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8888                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8888                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8888                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    236302500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    236302500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    236302500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    236302500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004530                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004530                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004530                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004530                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26586.689919                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26586.689919                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26586.689919                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26586.689919                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8872                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1953133                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1953133                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8888                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8888                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    245190500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    245190500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1962021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1962021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004530                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004530                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27586.689919                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27586.689919                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8888                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8888                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    236302500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    236302500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004530                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004530                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26586.689919                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26586.689919                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999750                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1962021                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8888                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           220.749437                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999750                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15705056                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15705056                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4339113                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4339113                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4339113                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4339113                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1181375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1181375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1181375                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1181375                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 104002319500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 104002319500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 104002319500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 104002319500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5520488                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5520488                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5520488                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5520488                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213998                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213998                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213998                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213998                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88034.975770                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88034.975770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88034.975770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88034.975770                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       585545                       # number of writebacks
system.cpu1.dcache.writebacks::total           585545                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       581472                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       581472                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       581472                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       581472                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       599903                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       599903                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       599903                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       599903                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  51606289000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51606289000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  51606289000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51606289000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108668                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108668                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108668                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108668                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86024.388943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86024.388943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86024.388943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86024.388943                       # average overall mshr miss latency
system.cpu1.dcache.replacements                599886                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       766520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         766520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    437781000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    437781000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       782926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       782926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.020955                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020955                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26684.200902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26684.200902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    408489500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    408489500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.020568                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020568                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 25367.291809                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25367.291809                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3572593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3572593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1164969                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1164969                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 103564538500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 103564538500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4737562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4737562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88898.965123                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88898.965123                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       581169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       581169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       583800                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       583800                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  51197799500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  51197799500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87697.498287                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87697.498287                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999767                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4939015                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           599902                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.233036                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999767                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44763806                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44763806                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9281                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18367                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42491                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9281                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7667                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7176                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18367                       # number of overall hits
system.l2.overall_hits::total                   42491                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1824                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911915                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            581536                       # number of demand (read+write) misses
system.l2.demand_misses::total                1496987                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1824                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911915                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1712                       # number of overall misses
system.l2.overall_misses::.cpu1.data           581536                       # number of overall misses
system.l2.overall_misses::total               1496987                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    148234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  77808873500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50441465000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     128541785000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    148234500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  77808873500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143212000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50441465000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    128541785000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          599903                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1539478                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         599903                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1539478                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.164250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.192619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.969383                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972399                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.164250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.192619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.969383                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972399                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81268.914474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85324.699670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83651.869159                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86738.336062                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85867.001517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81268.914474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85324.699670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83651.869159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86738.336062                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85867.001517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1487009                       # number of writebacks
system.l2.writebacks::total                   1487009                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       581536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1496987                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       581536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1496987                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    129994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68689733500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    126092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44626115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113571935000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    129994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68689733500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    126092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44626115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113571935000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.164250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.192619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.969383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972399                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.164250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.192619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.969383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972399                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71268.914474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75324.710636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73651.869159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76738.353258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75867.014877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71268.914474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75324.710636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73651.869159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76738.353258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75867.014877                       # average overall mshr miss latency
system.l2.replacements                        1496073                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1498468                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1498468                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1498468                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1498468                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19961                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19961                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19961                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19961                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6525                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         578683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487815                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  77578188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  50197219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127775407500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       583800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1494340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85332.149787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86743.898646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85881.246996                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       578683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68486878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  44410399500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 112897277500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75332.160786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76743.915926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75881.260439                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    148234500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    291446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.164250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.192619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.176862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81268.914474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83651.869159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82422.652715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1824                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    129994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    126092000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    256086500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.164250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.192619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.176862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71268.914474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73651.869159                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72422.652715                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    230685500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    244245500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    474931000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.307786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.177172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.224140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82890.945023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85610.059586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84267.388219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    202855500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    215715500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    418571000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.307786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.177172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.224140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72890.945023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75610.059586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74267.388219                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.587218                       # Cycle average of tags in use
system.l2.tags.total_refs                     3078871                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1497097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.056561                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.166475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.380691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      637.216751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.672334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      382.150968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.622282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.373194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999597                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26128217                       # Number of tag accesses
system.l2.tags.data_accesses                 26128217                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        116736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58362496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        109568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37218240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95807040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       116736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       109568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        226304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95168576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95168576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         581535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1496985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1487009                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1487009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2017075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1008442258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1893219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        643091858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1655444411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2017075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1893219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3910294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1644412427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1644412427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1644412427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2017075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1008442258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1893219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       643091858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3299856838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1487007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    581494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000161120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4153093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1496986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1487009                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1496986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1487009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93038                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23521147750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7484645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51588566500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15712.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34462.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1389738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1386092                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1496986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1487009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  774690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  581934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  140124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  96636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       208079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    917.760658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.869151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.900220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4508      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6298      3.03%      5.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5343      2.57%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4891      2.35%     10.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4409      2.12%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5054      2.43%     14.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4576      2.20%     16.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5019      2.41%     19.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       167981     80.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       208079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.140571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.058349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.954509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92628     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            52      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            36      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92743                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.030059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.353336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91782     98.96%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              126      0.14%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              204      0.22%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              127      0.14%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              352      0.38%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              137      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92743                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95803456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95167104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95807104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95168576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1655.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1644.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1655.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1644.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57873882500                       # Total gap between requests
system.mem_ctrls.avgGap                      19394.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       116736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58361536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       109568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37215616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95167104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2017074.723455480300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1008425670.638338327408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1893219.257980143884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 643046518.224243998528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1644386992.725970983505                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       581536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1487009                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55213750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31053522500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55764250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20424066000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1480433841250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30270.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34053.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32572.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35120.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    995578.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            742003080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            394372605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5340891360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3877995420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4568004480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23151631860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2727470400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40802369205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        705.021823                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6652533750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1932320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49289055750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            743723820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            395287200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5347181700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3884071500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4568004480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23097428850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2773115040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40808812590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        705.133158                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6766556000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1932320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49175033500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2985477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1494340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1494338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1799691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4618366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117280256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     75868608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195705920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1496073                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95168576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3035551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007350                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3035387     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    164      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3035551                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3057874000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         899873958                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13343976                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379435372                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16670474                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57873909500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
