{
    "id": "1583238167",
    "title": "Combined Formal Post- and Presynthesis Verification in High Level Synthesis",
    "venue": "formal methods in computer aided design",
    "year": 1998,
    "authors": [
        {
            "name": "Thomas Lock",
            "id": "2276555798",
            "org": "University of Passau"
        },
        {
            "name": "Michael Mendler",
            "id": "2050835401",
            "org": "SICAN Braunschweig GmbH"
        },
        {
            "name": "Matthias Mutz",
            "id": "2666969450",
            "org": "SICAN Braunschweig GmbH"
        }
    ],
    "fields_of_study": [
        "Functional specification",
        "Specification language",
        "High-level synthesis",
        "High-level verification",
        "Theoretical computer science",
        "VHDL",
        "Register-transfer level",
        "Formal specification",
        "Computer science",
        "Correctness"
    ],
    "references": [
        "109451664",
        "1490861680",
        "1516847118",
        "1517976619",
        "1544279689",
        "1546467530",
        "1594381772",
        "1603144865",
        "1841475614",
        "1843703445",
        "1959938515",
        "1994376444",
        "2040470996",
        "2118406734",
        "2125615384"
    ]
}