{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606246912393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 13:41:51 2020 " "Processing started: Tue Nov 24 13:41:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606246912396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606246912396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606246912396 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606246912477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606246913285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606246913285 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1606246913323 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1606246913323 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606246913749 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1606246913978 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606246914062 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606246914167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606246914308 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606246914308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.573 " "Worst-case setup slack is -1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573             -42.307 iCLK  " "   -1.573             -42.307 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246914350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 iCLK  " "    0.271               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246914392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.687 " "Worst-case recovery slack is 17.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.687               0.000 iCLK  " "   17.687               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246914419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.453 " "Worst-case removal slack is 1.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 iCLK  " "    1.453               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246914449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.627 " "Worst-case minimum pulse width slack is 9.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.627               0.000 iCLK  " "    9.627               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246914479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246914479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.573 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246915403 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.573 (VIOLATED) " "Path #1: Setup slack is -1.573 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "To Node      : ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.087      3.087  R        clock network delay " "     3.087      3.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.232     uTco  id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q " "     3.319      0.232     uTco  id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.000 FF  CELL  IDEX\|id_ex_ALUSrc_reg\|s_Q\|q " "     3.319      0.000 FF  CELL  IDEX\|id_ex_ALUSrc_reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.802 FF    IC  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|datac " "     4.121      0.802 FF    IC  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.381      0.260 FR  CELL  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|combout " "     4.381      0.260 FR  CELL  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.828      1.447 RR    IC  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|dataa " "     5.828      1.447 RR    IC  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.224      0.396 RF  CELL  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|combout " "     6.224      0.396 RF  CELL  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.525      0.301 FF    IC  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|dataa " "     6.525      0.301 FF    IC  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.929      0.404 FF  CELL  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|combout " "     6.929      0.404 FF  CELL  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.326      0.397 FF    IC  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|datad " "     7.326      0.397 FF    IC  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.451      0.125 FF  CELL  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|combout " "     7.451      0.125 FF  CELL  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.842      0.391 FF    IC  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|datad " "     7.842      0.391 FF    IC  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.967      0.125 FF  CELL  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|combout " "     7.967      0.125 FF  CELL  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.216      0.249 FF    IC  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|datad " "     8.216      0.249 FF    IC  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.341      0.125 FF  CELL  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|combout " "     8.341      0.125 FF  CELL  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.590      0.249 FF    IC  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|datad " "     8.590      0.249 FF    IC  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.715      0.125 FF  CELL  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|combout " "     8.715      0.125 FF  CELL  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.965      0.250 FF    IC  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|datad " "     8.965      0.250 FF    IC  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.090      0.125 FF  CELL  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|combout " "     9.090      0.125 FF  CELL  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.340      0.250 FF    IC  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|datad " "     9.340      0.250 FF    IC  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.465      0.125 FF  CELL  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|combout " "     9.465      0.125 FF  CELL  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.716      0.251 FF    IC  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|datad " "     9.716      0.251 FF    IC  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.841      0.125 FF  CELL  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|combout " "     9.841      0.125 FF  CELL  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.099      0.258 FF    IC  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|datac " "    10.099      0.258 FF    IC  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.380      0.281 FF  CELL  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|combout " "    10.380      0.281 FF  CELL  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.634      0.254 FF    IC  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|datac " "    10.634      0.254 FF    IC  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.915      0.281 FF  CELL  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|combout " "    10.915      0.281 FF  CELL  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.165      0.250 FF    IC  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|datad " "    11.165      0.250 FF    IC  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.290      0.125 FF  CELL  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|combout " "    11.290      0.125 FF  CELL  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.668      0.378 FF    IC  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|datad " "    11.668      0.378 FF    IC  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.793      0.125 FF  CELL  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|combout " "    11.793      0.125 FF  CELL  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.045      0.252 FF    IC  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|datad " "    12.045      0.252 FF    IC  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.170      0.125 FF  CELL  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|combout " "    12.170      0.125 FF  CELL  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.418      0.248 FF    IC  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|datad " "    12.418      0.248 FF    IC  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.543      0.125 FF  CELL  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|combout " "    12.543      0.125 FF  CELL  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.791      0.248 FF    IC  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|datad " "    12.791      0.248 FF    IC  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.916      0.125 FF  CELL  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|combout " "    12.916      0.125 FF  CELL  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.165      0.249 FF    IC  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|datad " "    13.165      0.249 FF    IC  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.290      0.125 FF  CELL  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|combout " "    13.290      0.125 FF  CELL  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.541      0.251 FF    IC  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|datad " "    13.541      0.251 FF    IC  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.666      0.125 FF  CELL  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|combout " "    13.666      0.125 FF  CELL  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.923      0.257 FF    IC  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|datac " "    13.923      0.257 FF    IC  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.204      0.281 FF  CELL  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|combout " "    14.204      0.281 FF  CELL  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.460      0.256 FF    IC  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|datac " "    14.460      0.256 FF    IC  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.741      0.281 FF  CELL  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|combout " "    14.741      0.281 FF  CELL  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.991      0.250 FF    IC  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|datad " "    14.991      0.250 FF    IC  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.116      0.125 FF  CELL  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|combout " "    15.116      0.125 FF  CELL  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.365      0.249 FF    IC  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|datad " "    15.365      0.249 FF    IC  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.490      0.125 FF  CELL  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|combout " "    15.490      0.125 FF  CELL  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.745      0.255 FF    IC  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|datac " "    15.745      0.255 FF    IC  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.026      0.281 FF  CELL  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|combout " "    16.026      0.281 FF  CELL  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.276      0.250 FF    IC  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|datad " "    16.276      0.250 FF    IC  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.401      0.125 FF  CELL  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|combout " "    16.401      0.125 FF  CELL  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.651      0.250 FF    IC  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|datad " "    16.651      0.250 FF    IC  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.776      0.125 FF  CELL  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|combout " "    16.776      0.125 FF  CELL  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.026      0.250 FF    IC  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|datad " "    17.026      0.250 FF    IC  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.151      0.125 FF  CELL  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|combout " "    17.151      0.125 FF  CELL  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.409      0.258 FF    IC  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|datac " "    17.409      0.258 FF    IC  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.690      0.281 FF  CELL  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|combout " "    17.690      0.281 FF  CELL  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.945      0.255 FF    IC  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|datac " "    17.945      0.255 FF    IC  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.226      0.281 FF  CELL  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|combout " "    18.226      0.281 FF  CELL  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.615      0.389 FF    IC  ALU\|g_ALU\|A32\|oOut~7\|datad " "    18.615      0.389 FF    IC  ALU\|g_ALU\|A32\|oOut~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.765      0.150 FR  CELL  ALU\|g_ALU\|A32\|oOut~7\|combout " "    18.765      0.150 FR  CELL  ALU\|g_ALU\|A32\|oOut~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.969      0.204 RR    IC  ALU\|g_ALU\|A32\|oOut~8\|datad " "    18.969      0.204 RR    IC  ALU\|g_ALU\|A32\|oOut~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.108      0.139 RF  CELL  ALU\|g_ALU\|A32\|oOut~8\|combout " "    19.108      0.139 RF  CELL  ALU\|g_ALU\|A32\|oOut~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.369      0.261 FF    IC  ALU\|g_BarrelShifter0\|data_out~3\|datad " "    19.369      0.261 FF    IC  ALU\|g_BarrelShifter0\|data_out~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.494      0.125 FF  CELL  ALU\|g_BarrelShifter0\|data_out~3\|combout " "    19.494      0.125 FF  CELL  ALU\|g_BarrelShifter0\|data_out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.720      0.226 FF    IC  ALU\|g_BarrelShifter0\|data_out~2\|datad " "    19.720      0.226 FF    IC  ALU\|g_BarrelShifter0\|data_out~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.870      0.150 FR  CELL  ALU\|g_BarrelShifter0\|data_out~2\|combout " "    19.870      0.150 FR  CELL  ALU\|g_BarrelShifter0\|data_out~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.915      1.045 RR    IC  ALU\|g_BarrelShifter0\|temp\[29\]~17\|datad " "    20.915      1.045 RR    IC  ALU\|g_BarrelShifter0\|temp\[29\]~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.054      0.139 RF  CELL  ALU\|g_BarrelShifter0\|temp\[29\]~17\|combout " "    21.054      0.139 RF  CELL  ALU\|g_BarrelShifter0\|temp\[29\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.314      0.260 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|datac " "    21.314      0.260 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.595      0.281 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|combout " "    21.595      0.281 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.326      0.731 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|datac " "    22.326      0.731 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.606      0.280 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|combout " "    22.606      0.280 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.839      0.233 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|datac " "    22.839      0.233 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.120      0.281 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|combout " "    23.120      0.281 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.094      0.974 FF    IC  ALU\|data_out\[22\]~58\|datad " "    24.094      0.974 FF    IC  ALU\|data_out\[22\]~58\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.244      0.150 FR  CELL  ALU\|data_out\[22\]~58\|combout " "    24.244      0.150 FR  CELL  ALU\|data_out\[22\]~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.479      0.235 RR    IC  ALU\|data_out\[22\]~60\|datab " "    24.479      0.235 RR    IC  ALU\|data_out\[22\]~60\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.897      0.418 RR  CELL  ALU\|data_out\[22\]~60\|combout " "    24.897      0.418 RR  CELL  ALU\|data_out\[22\]~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.897      0.000 RR    IC  EXMEM\|ex_mem_alu_OUT_IN\|s_Q\[22\]\|d " "    24.897      0.000 RR    IC  EXMEM\|ex_mem_alu_OUT_IN\|s_Q\[22\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.984      0.087 RR  CELL  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "    24.984      0.087 RR  CELL  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.405      3.405  R        clock network delay " "    23.405      3.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.413      0.008           clock pessimism removed " "    23.413      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.393     -0.020           clock uncertainty " "    23.393     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.411      0.018     uTsu  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "    23.411      0.018     uTsu  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.984 " "Data Arrival Time  :    24.984" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.411 " "Data Required Time :    23.411" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.573 (VIOLATED) " "Slack              :    -1.573 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915403 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246915403 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.271 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246915424 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.271  " "Path #1: Hold slack is 0.271 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\] " "From Node    : if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      2.974  R        clock network delay " "     2.974      2.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.206      0.232     uTco  if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\] " "     3.206      0.232     uTco  if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.206      0.000 RR  CELL  IFID\|if_id_pc4_reg\|s_Q\[18\]\|q " "     3.206      0.000 RR  CELL  IFID\|if_id_pc4_reg\|s_Q\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.846      0.640 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portadatain\[30\] " "     3.846      0.640 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portadatain\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.918      0.072 RR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "     3.918      0.072 RR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      3.457  R        clock network delay " "     3.457      3.457  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.425     -0.032           clock pessimism removed " "     3.425     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.425      0.000           clock uncertainty " "     3.425      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.647      0.222      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "     3.647      0.222      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.918 " "Data Arrival Time  :     3.918" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.647 " "Data Required Time :     3.647" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.271  " "Slack              :     0.271 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915424 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246915424 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.687 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.687" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246915430 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.687  " "Path #1: Recovery slack is 17.687 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      3.080  R        clock network delay " "     3.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.232     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     3.312      0.232     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000 RR  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.312      0.000 RR  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.292      0.980 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.292      0.980 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.572      1.280 RF  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     5.572      1.280 RF  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.305      3.305  R        clock network delay " "    23.305      3.305  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.337      0.032           clock pessimism removed " "    23.337      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.317     -0.020           clock uncertainty " "    23.317     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.259     -0.058     uTsu  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "    23.259     -0.058     uTsu  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.572 " "Data Arrival Time  :     5.572" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.259 " "Data Required Time :    23.259" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.687  " "Slack              :    17.687 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915430 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246915430 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.453 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.453" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246915436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.453  " "Path #1: Removal slack is 1.453 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.967      2.967  R        clock network delay " "     2.967      2.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.232     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     3.199      0.232     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.000 FF  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.199      0.000 FF  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.838      0.639 FF    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a11\|clr0 " "     3.838      0.639 FF    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a11\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.004      1.166 FR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "     5.004      1.166 FR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.397      3.397  R        clock network delay " "     3.397      3.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365     -0.032           clock pessimism removed " "     3.365     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365      0.000           clock uncertainty " "     3.365      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.551      0.186      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "     3.551      0.186      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.004 " "Data Arrival Time  :     5.004" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.551 " "Data Required Time :     3.551" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.453  " "Slack              :     1.453 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246915436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246915436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606246915439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606246915463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606246915906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.090 " "Worst-case setup slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 iCLK  " "    0.090               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246916179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 iCLK  " "    0.274               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246916215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.879 " "Worst-case recovery slack is 17.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.879               0.000 iCLK  " "   17.879               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246916248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.311 " "Worst-case removal slack is 1.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 iCLK  " "    1.311               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246916278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246916305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246916305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.090 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.090" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246917360 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.090  " "Path #1: Setup slack is 0.090 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "To Node      : ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.802      2.802  R        clock network delay " "     2.802      2.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.015      0.213     uTco  id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q " "     3.015      0.213     uTco  id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.015      0.000 RR  CELL  IDEX\|id_ex_ALUSrc_reg\|s_Q\|q " "     3.015      0.000 RR  CELL  IDEX\|id_ex_ALUSrc_reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729      0.714 RR    IC  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|datac " "     3.729      0.714 RR    IC  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.994      0.265 RR  CELL  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|combout " "     3.994      0.265 RR  CELL  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.345      1.351 RR    IC  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|dataa " "     5.345      1.351 RR    IC  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.691      0.346 RR  CELL  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|combout " "     5.691      0.346 RR  CELL  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.933      0.242 RR    IC  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|dataa " "     5.933      0.242 RR    IC  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.313      0.380 RR  CELL  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|combout " "     6.313      0.380 RR  CELL  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.679      0.366 RR    IC  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|datad " "     6.679      0.366 RR    IC  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.823      0.144 RR  CELL  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|combout " "     6.823      0.144 RR  CELL  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.185      0.362 RR    IC  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|datad " "     7.185      0.362 RR    IC  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.329      0.144 RR  CELL  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|combout " "     7.329      0.144 RR  CELL  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.538      0.209 RR    IC  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|datad " "     7.538      0.209 RR    IC  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.682      0.144 RR  CELL  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|combout " "     7.682      0.144 RR  CELL  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.891      0.209 RR    IC  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|datad " "     7.891      0.209 RR    IC  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.035      0.144 RR  CELL  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|combout " "     8.035      0.144 RR  CELL  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.244      0.209 RR    IC  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|datad " "     8.244      0.209 RR    IC  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.388      0.144 RR  CELL  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|combout " "     8.388      0.144 RR  CELL  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.597      0.209 RR    IC  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|datad " "     8.597      0.209 RR    IC  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.741      0.144 RR  CELL  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|combout " "     8.741      0.144 RR  CELL  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.951      0.210 RR    IC  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|datad " "     8.951      0.210 RR    IC  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.095      0.144 RR  CELL  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|combout " "     9.095      0.144 RR  CELL  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.303      0.208 RR    IC  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|datac " "     9.303      0.208 RR    IC  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.568      0.265 RR  CELL  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|combout " "     9.568      0.265 RR  CELL  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.773      0.205 RR    IC  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|datac " "     9.773      0.205 RR    IC  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.038      0.265 RR  CELL  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|combout " "    10.038      0.265 RR  CELL  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.248      0.210 RR    IC  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|datad " "    10.248      0.210 RR    IC  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.392      0.144 RR  CELL  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|combout " "    10.392      0.144 RR  CELL  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.752      0.360 RR    IC  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|datad " "    10.752      0.360 RR    IC  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.896      0.144 RR  CELL  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|combout " "    10.896      0.144 RR  CELL  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.107      0.211 RR    IC  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|datad " "    11.107      0.211 RR    IC  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.251      0.144 RR  CELL  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|combout " "    11.251      0.144 RR  CELL  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.459      0.208 RR    IC  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|datad " "    11.459      0.208 RR    IC  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.603      0.144 RR  CELL  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|combout " "    11.603      0.144 RR  CELL  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.811      0.208 RR    IC  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|datad " "    11.811      0.208 RR    IC  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.955      0.144 RR  CELL  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|combout " "    11.955      0.144 RR  CELL  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.164      0.209 RR    IC  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|datad " "    12.164      0.209 RR    IC  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.308      0.144 RR  CELL  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|combout " "    12.308      0.144 RR  CELL  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.518      0.210 RR    IC  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|datad " "    12.518      0.210 RR    IC  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.662      0.144 RR  CELL  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|combout " "    12.662      0.144 RR  CELL  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.869      0.207 RR    IC  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|datac " "    12.869      0.207 RR    IC  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.134      0.265 RR  CELL  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|combout " "    13.134      0.265 RR  CELL  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.341      0.207 RR    IC  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|datac " "    13.341      0.207 RR    IC  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.606      0.265 RR  CELL  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|combout " "    13.606      0.265 RR  CELL  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.815      0.209 RR    IC  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|datad " "    13.815      0.209 RR    IC  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.959      0.144 RR  CELL  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|combout " "    13.959      0.144 RR  CELL  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.167      0.208 RR    IC  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|datad " "    14.167      0.208 RR    IC  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.311      0.144 RR  CELL  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|combout " "    14.311      0.144 RR  CELL  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.517      0.206 RR    IC  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|datac " "    14.517      0.206 RR    IC  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.782      0.265 RR  CELL  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|combout " "    14.782      0.265 RR  CELL  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.992      0.210 RR    IC  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|datad " "    14.992      0.210 RR    IC  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.136      0.144 RR  CELL  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|combout " "    15.136      0.144 RR  CELL  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.345      0.209 RR    IC  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|datad " "    15.345      0.209 RR    IC  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.489      0.144 RR  CELL  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|combout " "    15.489      0.144 RR  CELL  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.699      0.210 RR    IC  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|datad " "    15.699      0.210 RR    IC  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.843      0.144 RR  CELL  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|combout " "    15.843      0.144 RR  CELL  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.052      0.209 RR    IC  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|datac " "    16.052      0.209 RR    IC  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.317      0.265 RR  CELL  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|combout " "    16.317      0.265 RR  CELL  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.523      0.206 RR    IC  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|datac " "    16.523      0.206 RR    IC  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.788      0.265 RR  CELL  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|combout " "    16.788      0.265 RR  CELL  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.163      0.375 RR    IC  ALU\|g_ALU\|A32\|oOut~7\|datad " "    17.163      0.375 RR    IC  ALU\|g_ALU\|A32\|oOut~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.307      0.144 RR  CELL  ALU\|g_ALU\|A32\|oOut~7\|combout " "    17.307      0.144 RR  CELL  ALU\|g_ALU\|A32\|oOut~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.495      0.188 RR    IC  ALU\|g_ALU\|A32\|oOut~8\|datad " "    17.495      0.188 RR    IC  ALU\|g_ALU\|A32\|oOut~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.620      0.125 RF  CELL  ALU\|g_ALU\|A32\|oOut~8\|combout " "    17.620      0.125 RF  CELL  ALU\|g_ALU\|A32\|oOut~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.858      0.238 FF    IC  ALU\|g_BarrelShifter0\|data_out~3\|datad " "    17.858      0.238 FF    IC  ALU\|g_BarrelShifter0\|data_out~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.968      0.110 FF  CELL  ALU\|g_BarrelShifter0\|data_out~3\|combout " "    17.968      0.110 FF  CELL  ALU\|g_BarrelShifter0\|data_out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.173      0.205 FF    IC  ALU\|g_BarrelShifter0\|data_out~2\|datad " "    18.173      0.205 FF    IC  ALU\|g_BarrelShifter0\|data_out~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.307      0.134 FR  CELL  ALU\|g_BarrelShifter0\|data_out~2\|combout " "    18.307      0.134 FR  CELL  ALU\|g_BarrelShifter0\|data_out~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.282      0.975 RR    IC  ALU\|g_BarrelShifter0\|temp\[29\]~17\|datad " "    19.282      0.975 RR    IC  ALU\|g_BarrelShifter0\|temp\[29\]~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.426      0.144 RR  CELL  ALU\|g_BarrelShifter0\|temp\[29\]~17\|combout " "    19.426      0.144 RR  CELL  ALU\|g_BarrelShifter0\|temp\[29\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.627      0.201 RR    IC  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|datac " "    19.627      0.201 RR    IC  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.892      0.265 RR  CELL  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|combout " "    19.892      0.265 RR  CELL  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.580      0.688 RR    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|datac " "    20.580      0.688 RR    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.845      0.265 RR  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|combout " "    20.845      0.265 RR  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.030      0.185 RR    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|datac " "    21.030      0.185 RR    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.295      0.265 RR  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|combout " "    21.295      0.265 RR  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.176      0.881 RR    IC  ALU\|data_out\[22\]~58\|datad " "    22.176      0.881 RR    IC  ALU\|data_out\[22\]~58\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.301      0.125 RF  CELL  ALU\|data_out\[22\]~58\|combout " "    22.301      0.125 RF  CELL  ALU\|data_out\[22\]~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.546      0.245 FF    IC  ALU\|data_out\[22\]~60\|datab " "    22.546      0.245 FF    IC  ALU\|data_out\[22\]~60\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.924      0.378 FF  CELL  ALU\|data_out\[22\]~60\|combout " "    22.924      0.378 FF  CELL  ALU\|data_out\[22\]~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.924      0.000 FF    IC  EXMEM\|ex_mem_alu_OUT_IN\|s_Q\[22\]\|d " "    22.924      0.000 FF    IC  EXMEM\|ex_mem_alu_OUT_IN\|s_Q\[22\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.014      0.090 FF  CELL  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "    23.014      0.090 FF  CELL  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.098      3.098  R        clock network delay " "    23.098      3.098  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.105      0.007           clock pessimism removed " "    23.105      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.085     -0.020           clock uncertainty " "    23.085     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.104      0.019     uTsu  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "    23.104      0.019     uTsu  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.014 " "Data Arrival Time  :    23.014" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.104 " "Data Required Time :    23.104" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.090  " "Slack              :     0.090 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917360 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246917360 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246917378 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.274  " "Path #1: Hold slack is 0.274 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\] " "From Node    : if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.703      2.703  R        clock network delay " "     2.703      2.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.213     uTco  if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\] " "     2.916      0.213     uTco  if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.000 FF  CELL  IFID\|if_id_pc4_reg\|s_Q\[18\]\|q " "     2.916      0.000 FF  CELL  IFID\|if_id_pc4_reg\|s_Q\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.502      0.586 FF    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portadatain\[30\] " "     3.502      0.586 FF    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portadatain\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.581      0.079 FF  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "     3.581      0.079 FF  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      3.134  R        clock network delay " "     3.134      3.134  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.106     -0.028           clock pessimism removed " "     3.106     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.106      0.000           clock uncertainty " "     3.106      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.307      0.201      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "     3.307      0.201      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.581 " "Data Arrival Time  :     3.581" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.307 " "Data Required Time :     3.307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.274  " "Slack              :     0.274 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917378 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246917378 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.879 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.879" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246917384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.879  " "Path #1: Recovery slack is 17.879 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.797      2.797  R        clock network delay " "     2.797      2.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.010      0.213     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     3.010      0.213     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.010      0.000 RR  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.010      0.000 RR  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.925      0.915 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.925      0.915 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.073      1.148 RF  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     5.073      1.148 RF  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.993      2.993  R        clock network delay " "    22.993      2.993  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.021      0.028           clock pessimism removed " "    23.021      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.001     -0.020           clock uncertainty " "    23.001     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.952     -0.049     uTsu  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "    22.952     -0.049     uTsu  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.073 " "Data Arrival Time  :     5.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.952 " "Data Required Time :    22.952" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.879  " "Slack              :    17.879 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917384 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246917384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.311 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.311" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246917390 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.311  " "Path #1: Removal slack is 1.311 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.697      2.697  R        clock network delay " "     2.697      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      0.213     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     2.910      0.213     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      0.000 FF  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.910      0.000 FF  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.572 FF    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a11\|clr0 " "     3.482      0.572 FF    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a11\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.531      1.049 FR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "     4.531      1.049 FR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      3.080  R        clock network delay " "     3.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052     -0.028           clock pessimism removed " "     3.052     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      0.000           clock uncertainty " "     3.052      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      0.168      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "     3.220      0.168      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.531 " "Data Arrival Time  :     4.531" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.220 " "Data Required Time :     3.220" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.311  " "Slack              :     1.311 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246917390 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246917390 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606246917393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.318 " "Worst-case setup slack is 9.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.318               0.000 iCLK  " "    9.318               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246917626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 iCLK  " "    0.093               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246917665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.842 " "Worst-case recovery slack is 18.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.842               0.000 iCLK  " "   18.842               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246917695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.697 " "Worst-case removal slack is 0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 iCLK  " "    0.697               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246917728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246917758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246917758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.318 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.318" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246918845 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.318  " "Path #1: Setup slack is 9.318 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "To Node      : ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      1.655  R        clock network delay " "     1.655      1.655  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      0.105     uTco  id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q " "     1.760      0.105     uTco  id_ex:IDEX\|Register_1bit:id_ex_ALUSrc_reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      0.000 FF  CELL  IDEX\|id_ex_ALUSrc_reg\|s_Q\|q " "     1.760      0.000 FF  CELL  IDEX\|id_ex_ALUSrc_reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.168      0.408 FF    IC  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|datac " "     2.168      0.408 FF    IC  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.301      0.133 FF  CELL  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|combout " "     2.301      0.133 FF  CELL  ALUSrc_Mux\|\\G1:3:g_OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      0.784 FF    IC  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|dataa " "     3.085      0.784 FF    IC  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.278      0.193 FF  CELL  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|combout " "     3.278      0.193 FF  CELL  ALU\|g_ALU\|\\G1:3:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.426      0.148 FF    IC  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|dataa " "     3.426      0.148 FF    IC  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.619      0.193 FF  CELL  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|combout " "     3.619      0.193 FF  CELL  ALU\|g_ALU\|\\G1:4:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.202 FF    IC  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|datad " "     3.821      0.202 FF    IC  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.884      0.063 FF  CELL  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|combout " "     3.884      0.063 FF  CELL  ALU\|g_ALU\|\\G1:5:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.198 FF    IC  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|datad " "     4.082      0.198 FF    IC  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.145      0.063 FF  CELL  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|combout " "     4.145      0.063 FF  CELL  ALU\|g_ALU\|\\G1:6:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.265      0.120 FF    IC  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|datad " "     4.265      0.120 FF    IC  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.328      0.063 FF  CELL  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|combout " "     4.328      0.063 FF  CELL  ALU\|g_ALU\|\\G1:7:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446      0.118 FF    IC  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|datad " "     4.446      0.118 FF    IC  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.509      0.063 FF  CELL  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|combout " "     4.509      0.063 FF  CELL  ALU\|g_ALU\|\\G1:8:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.629      0.120 FF    IC  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|datad " "     4.629      0.120 FF    IC  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.692      0.063 FF  CELL  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|combout " "     4.692      0.063 FF  CELL  ALU\|g_ALU\|\\G1:9:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.811      0.119 FF    IC  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|datad " "     4.811      0.119 FF    IC  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.874      0.063 FF  CELL  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|combout " "     4.874      0.063 FF  CELL  ALU\|g_ALU\|\\G1:10:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.994      0.120 FF    IC  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|datad " "     4.994      0.120 FF    IC  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.057      0.063 FF  CELL  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|combout " "     5.057      0.063 FF  CELL  ALU\|g_ALU\|\\G1:11:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.182      0.125 FF    IC  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|datac " "     5.182      0.125 FF    IC  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.315      0.133 FF  CELL  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|combout " "     5.315      0.133 FF  CELL  ALU\|g_ALU\|\\G1:12:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.437      0.122 FF    IC  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|datac " "     5.437      0.122 FF    IC  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.570      0.133 FF  CELL  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|combout " "     5.570      0.133 FF  CELL  ALU\|g_ALU\|\\G1:13:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.690      0.120 FF    IC  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|datad " "     5.690      0.120 FF    IC  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.753      0.063 FF  CELL  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|combout " "     5.753      0.063 FF  CELL  ALU\|g_ALU\|\\G1:14:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.943      0.190 FF    IC  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|datad " "     5.943      0.190 FF    IC  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.006      0.063 FF  CELL  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|combout " "     6.006      0.063 FF  CELL  ALU\|g_ALU\|\\G1:15:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.128      0.122 FF    IC  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|datad " "     6.128      0.122 FF    IC  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.191      0.063 FF  CELL  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|combout " "     6.191      0.063 FF  CELL  ALU\|g_ALU\|\\G1:16:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.309      0.118 FF    IC  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|datad " "     6.309      0.118 FF    IC  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.372      0.063 FF  CELL  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|combout " "     6.372      0.063 FF  CELL  ALU\|g_ALU\|\\G1:17:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.490      0.118 FF    IC  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|datad " "     6.490      0.118 FF    IC  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.553      0.063 FF  CELL  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|combout " "     6.553      0.063 FF  CELL  ALU\|g_ALU\|\\G1:18:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.673      0.120 FF    IC  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|datad " "     6.673      0.120 FF    IC  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.736      0.063 FF  CELL  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|combout " "     6.736      0.063 FF  CELL  ALU\|g_ALU\|\\G1:19:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.856      0.120 FF    IC  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|datad " "     6.856      0.120 FF    IC  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.919      0.063 FF  CELL  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|combout " "     6.919      0.063 FF  CELL  ALU\|g_ALU\|\\G1:20:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.043      0.124 FF    IC  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|datac " "     7.043      0.124 FF    IC  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.176      0.133 FF  CELL  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|combout " "     7.176      0.133 FF  CELL  ALU\|g_ALU\|\\G1:21:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.299      0.123 FF    IC  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|datac " "     7.299      0.123 FF    IC  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.432      0.133 FF  CELL  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|combout " "     7.432      0.133 FF  CELL  ALU\|g_ALU\|\\G1:22:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.551      0.119 FF    IC  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|datad " "     7.551      0.119 FF    IC  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.614      0.063 FF  CELL  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|combout " "     7.614      0.063 FF  CELL  ALU\|g_ALU\|\\G1:23:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.732      0.118 FF    IC  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|datad " "     7.732      0.118 FF    IC  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.795      0.063 FF  CELL  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|combout " "     7.795      0.063 FF  CELL  ALU\|g_ALU\|\\G1:24:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.917      0.122 FF    IC  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|datac " "     7.917      0.122 FF    IC  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.050      0.133 FF  CELL  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|combout " "     8.050      0.133 FF  CELL  ALU\|g_ALU\|\\G1:25:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.170      0.120 FF    IC  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|datad " "     8.170      0.120 FF    IC  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.233      0.063 FF  CELL  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|combout " "     8.233      0.063 FF  CELL  ALU\|g_ALU\|\\G1:26:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.353      0.120 FF    IC  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|datad " "     8.353      0.120 FF    IC  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.416      0.063 FF  CELL  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|combout " "     8.416      0.063 FF  CELL  ALU\|g_ALU\|\\G1:27:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.536      0.120 FF    IC  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|datad " "     8.536      0.120 FF    IC  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.599      0.063 FF  CELL  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|combout " "     8.599      0.063 FF  CELL  ALU\|g_ALU\|\\G1:28:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.725      0.126 FF    IC  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|datac " "     8.725      0.126 FF    IC  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.858      0.133 FF  CELL  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|combout " "     8.858      0.133 FF  CELL  ALU\|g_ALU\|\\G1:29:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.981      0.123 FF    IC  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|datac " "     8.981      0.123 FF    IC  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.114      0.133 FF  CELL  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|combout " "     9.114      0.133 FF  CELL  ALU\|g_ALU\|\\G1:30:ALUs\|oC~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.308      0.194 FF    IC  ALU\|g_ALU\|A32\|oOut~7\|datad " "     9.308      0.194 FF    IC  ALU\|g_ALU\|A32\|oOut~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.371      0.063 FF  CELL  ALU\|g_ALU\|A32\|oOut~7\|combout " "     9.371      0.063 FF  CELL  ALU\|g_ALU\|A32\|oOut~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.479      0.108 FF    IC  ALU\|g_ALU\|A32\|oOut~8\|datad " "     9.479      0.108 FF    IC  ALU\|g_ALU\|A32\|oOut~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.551      0.072 FR  CELL  ALU\|g_ALU\|A32\|oOut~8\|combout " "     9.551      0.072 FR  CELL  ALU\|g_ALU\|A32\|oOut~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.657      0.106 RR    IC  ALU\|g_BarrelShifter0\|data_out~3\|datad " "     9.657      0.106 RR    IC  ALU\|g_BarrelShifter0\|data_out~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.725      0.068 RR  CELL  ALU\|g_BarrelShifter0\|data_out~3\|combout " "     9.725      0.068 RR  CELL  ALU\|g_BarrelShifter0\|data_out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.814      0.089 RR    IC  ALU\|g_BarrelShifter0\|data_out~2\|datad " "     9.814      0.089 RR    IC  ALU\|g_BarrelShifter0\|data_out~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.880      0.066 RF  CELL  ALU\|g_BarrelShifter0\|data_out~2\|combout " "     9.880      0.066 RF  CELL  ALU\|g_BarrelShifter0\|data_out~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.435      0.555 FF    IC  ALU\|g_BarrelShifter0\|temp\[29\]~17\|datad " "    10.435      0.555 FF    IC  ALU\|g_BarrelShifter0\|temp\[29\]~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.498      0.063 FF  CELL  ALU\|g_BarrelShifter0\|temp\[29\]~17\|combout " "    10.498      0.063 FF  CELL  ALU\|g_BarrelShifter0\|temp\[29\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.626      0.128 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|datac " "    10.626      0.128 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.759      0.133 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|combout " "    10.759      0.133 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_2ndMuxRow:26:First30Muxes:M0_30\|Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.143      0.384 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|datac " "    11.143      0.384 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.276      0.133 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|combout " "    11.276      0.133 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.385      0.109 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|datac " "    11.385      0.109 FF    IC  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.518      0.133 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|combout " "    11.518      0.133 FF  CELL  ALU\|g_BarrelShifter0\|\\GEN_4thMuxRow:22:First30Muxes:M0_30\|Q~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.063      0.545 FF    IC  ALU\|data_out\[22\]~58\|datad " "    12.063      0.545 FF    IC  ALU\|data_out\[22\]~58\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.135      0.072 FR  CELL  ALU\|data_out\[22\]~58\|combout " "    12.135      0.072 FR  CELL  ALU\|data_out\[22\]~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.239      0.104 RR    IC  ALU\|data_out\[22\]~60\|datab " "    12.239      0.104 RR    IC  ALU\|data_out\[22\]~60\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.435      0.196 RR  CELL  ALU\|data_out\[22\]~60\|combout " "    12.435      0.196 RR  CELL  ALU\|data_out\[22\]~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.435      0.000 RR    IC  EXMEM\|ex_mem_alu_OUT_IN\|s_Q\[22\]\|d " "    12.435      0.000 RR    IC  EXMEM\|ex_mem_alu_OUT_IN\|s_Q\[22\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.472      0.037 RR  CELL  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "    12.472      0.037 RR  CELL  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.798      1.798  R        clock network delay " "    21.798      1.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.803      0.005           clock pessimism removed " "    21.803      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.783     -0.020           clock uncertainty " "    21.783     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.790      0.007     uTsu  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\] " "    21.790      0.007     uTsu  ex_mem:EXMEM\|Register_Nbits:ex_mem_alu_OUT_IN\|s_Q\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.472 " "Data Arrival Time  :    12.472" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.790 " "Data Required Time :    21.790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.318  " "Slack              :     9.318 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918845 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246918845 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.093 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.093" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918863 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246918863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.093  " "Path #1: Hold slack is 0.093 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\] " "From Node    : if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.589      1.589  R        clock network delay " "     1.589      1.589  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.105     uTco  if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\] " "     1.694      0.105     uTco  if_id:IFID\|Register_Nbits:if_id_pc4_reg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.000 RR  CELL  IFID\|if_id_pc4_reg\|s_Q\[18\]\|q " "     1.694      0.000 RR  CELL  IFID\|if_id_pc4_reg\|s_Q\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.289 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portadatain\[30\] " "     1.983      0.289 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portadatain\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.036 RR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "     2.019      0.036 RR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.842      1.842  R        clock network delay " "     1.842      1.842  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822     -0.020           clock pessimism removed " "     1.822     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822      0.000           clock uncertainty " "     1.822      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.104      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0 " "     1.926      0.104      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.019 " "Data Arrival Time  :     2.019" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.926 " "Data Required Time :     1.926" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.093  " "Slack              :     0.093 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246918866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.842 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.842" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246918872 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.842  " "Path #1: Recovery slack is 18.842 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.648      1.648  R        clock network delay " "     1.648      1.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.105     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     1.753      0.105     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.000 FF  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.753      0.000 FF  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.276      0.523 FF    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.276      0.523 FF    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.887      0.611 FR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     2.887      0.611 FR  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.754      1.754  R        clock network delay " "    21.754      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.774      0.020           clock pessimism removed " "    21.774      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.754     -0.020           clock uncertainty " "    21.754     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.729     -0.025     uTsu  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "    21.729     -0.025     uTsu  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.887 " "Data Arrival Time  :     2.887" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.729 " "Data Required Time :    21.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.842  " "Slack              :    18.842 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918872 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246918872 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.697 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.697" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918875 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246918875 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.697  " "Path #1: Removal slack is 0.697 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "To Node      : id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.586      1.586  R        clock network delay " "     1.586      1.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      0.105     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     1.691      0.105     uTco  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      0.000 RR  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.691      0.000 RR  CELL  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      0.309 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a11\|clr0 " "     2.000      0.309 RR    IC  IDEX\|id_ex_memToReg_reg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a11\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.580      0.580 RF  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "     2.580      0.580 RF  CELL  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      1.813  R        clock network delay " "     1.813      1.813  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.793     -0.020           clock pessimism removed " "     1.793     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.793      0.000           clock uncertainty " "     1.793      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.883      0.090      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11 " "     1.883      0.090      uTh  id_ex:IDEX\|Register_1bit:id_ex_memToReg_reg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.580 " "Data Arrival Time  :     2.580" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.883 " "Data Required Time :     1.883" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.697  " "Slack              :     0.697 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606246918878 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246918878 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606246919580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606246919595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606246920020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 13:42:00 2020 " "Processing ended: Tue Nov 24 13:42:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606246920020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606246920020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606246920020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606246920020 ""}
