# vsim -t ps -wlf ./fir_filter/fir2.v1/scverify/concat_sim_rtl_v_msim/vsim.wlf -l ./fir_filter/fir2.v1/scverify/concat_sim_rtl_v_msim/sim.log -L ./fir_filter/fir2.v1/scverify/concat_sim_rtl_v_msim/work scverify_top_opt -c -do "do {./fir_filter/fir2.v1/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 17:44:58 on Feb 09,2021
# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1127.18.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir2.v1/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir2.v1/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# Loading work.fir2(fast)
# Loading work.fir2_core(fast)
# Loading work.ccs_in_v1(fast)
# Loading work.ccs_out_v1(fast)
# Loading work.mgc_io_sync_v2(fast)
# Loading work.ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2(fast)
# Loading work.ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2(fast)
# Loading work.fir2_core_core_fsm(fast)
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/return_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./fir_filter/fir2.v1/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './fir_filter/fir2.v1/scverify/ccs_wave_signals.dat'
# Logging WAVE signals...
#                 DONE
# 0
# Full simulation run
# run -all
# Info: HW reset: TLS_rst active @ 0 s
# Error in the code: 1 != 0
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = -1
# 
# Info: Collecting data completed
#    captured 1 values of x
#    captured 1 values of return
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'return'
#    capture count        = 1
#    comparison count     = 1
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
# 
# Error: C++ Testbench 'main()' returned a non-zero exit code (-1). Check your testbench.
# Info: scverify_top/user_tb: Simulation FAILED @ 36 ns
# ** Note: (vsim-6574) SystemC simulation stopped by user.
# Info: scverify_top/Monitor: runs with constant clock period 1 ns
# Warning: scverify_top/Monitor: Signal scverify_top/trios_monitor_x_rsc_triosy_lz_INST has period 31 ns instead of expected 0 s
# Info: scverify_top/Monitor: Throughput: 1 transaction per 0 s
# Info: scverify_top/Monitor: Only 1 transaction observed.  Latency and throughput numbers may be inaccurate.
# Warning: scverify_top/Monitor: Throughput period: 0 cycles does not match expected 34 cycles (1 transactions).
# Info: scverify_top/Monitor: Latency: 2 ns
# Warning: scverify_top/Monitor: Latency: 2 cycles does not match expected 34 cycles.
# End time: 17:44:59 on Feb 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 8, Suppressed Warnings: 2
