Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "processor"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/register.v" into library work
Parsing module <register>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux32to1.v" into library work
Parsing module <mux32to1>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/PCregister.v" into library work
Parsing module <PCregister>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1_5bit.v" into library work
Parsing module <mux2to1_5bit>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1.v" into library work
Parsing module <mux2to1>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/memstage.v" into library work
Parsing module <memstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage.v" into library work
Parsing module <ifstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decstage.v" into library work
Parsing module <decstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alustage.v" into library work
Parsing module <alustage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v" into library work
Parsing module <control>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/processor.v" into library work
Parsing module <processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <processor>.

Elaborating module <datapath>.

Elaborating module <ifstage>.

Elaborating module <mux2to1>.

Elaborating module <PCregister>.

Elaborating module <rom>.
Reading initialization file \"rom3.data\".

Elaborating module <decstage>.

Elaborating module <mux2to1_5bit>.

Elaborating module <regfile>.

Elaborating module <decoder>.

Elaborating module <register>.

Elaborating module <mux32to1>.

Elaborating module <alustage>.

Elaborating module <alu>.

Elaborating module <memstage>.

Elaborating module <ram>.

Elaborating module <control>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <processor>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/processor.v".
    Summary:
	no macro.
Unit <processor> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/datapath.v".
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <ifstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage.v".
    Found 32-bit adder for signal <PCplus4> created at line 40.
    Found 32-bit adder for signal <n0015> created at line 41.
    Found 32-bit adder for signal <adder> created at line 41.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <ifstage> synthesized.

Synthesizing Unit <mux2to1>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1> synthesized.

Synthesizing Unit <PCregister>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/PCregister.v".
    Found 32-bit register for signal <res>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PCregister> synthesized.

Synthesizing Unit <rom>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/rom.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'rom', is tied to its initial value.
    Found 1024x32-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Summary:
	inferred   1 RAM(s).
Unit <rom> synthesized.

Synthesizing Unit <decstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decstage.v".
    Summary:
	inferred  51 Multiplexer(s).
Unit <decstage> synthesized.

Synthesizing Unit <mux2to1_5bit>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1_5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1_5bit> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/regfile.v".
    Summary:
	no macro.
Unit <regfile> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decoder.v".
    Found 32x32-bit Read Only RAM for signal <res>
    Summary:
	inferred   1 RAM(s).
Unit <decoder> synthesized.

Synthesizing Unit <register>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/register.v".
    Found 32-bit register for signal <res>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <mux32to1>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux32to1.v".
    Found 32-bit 32-to-1 multiplexer for signal <res> created at line 62.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32to1> synthesized.

Synthesizing Unit <alustage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alustage.v".
    Summary:
	no macro.
Unit <alustage> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alu.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_3_OUT> created at line 38.
    Found 32-bit adder for signal <A[31]_B[31]_add_6_OUT> created at line 55.
    Found 32-bit 14-to-1 multiplexer for signal <Res> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <memstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/memstage.v".
WARNING:Xst:647 - Input <ALU_MEM_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALU_MEM_Addr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <memstage> synthesized.

Synthesizing Unit <ram>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ram.v".
    Found 1024x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <ram> synthesized.

Synthesizing Unit <control>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <rRF_WrEn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rRF_WrData_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rRF_B_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_Bin_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_func<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_func<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_func<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_func<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rMem_WrEn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rPC_Sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  10 Latch(s).
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port RAM                           : 1
 1024x32-bit single-port Read Only RAM                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
# Registers                                            : 33
 32-bit register                                       : 33
# Latches                                              : 10
 1-bit latch                                           : 10
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 48
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_res> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Awr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <res>           |          |
    -----------------------------------------------------------------------
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port block RAM                     : 1
 1024x32-bit single-port distributed Read Only RAM     : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 48
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit processor : the following signal(s) form a combinatorial loop: clk.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clk:clk'
Last warning will be issued only once.

Optimizing unit <PCregister> ...

Optimizing unit <processor> ...

Optimizing unit <alu> ...

Optimizing unit <decstage> ...

Optimizing unit <regfile> ...

Optimizing unit <control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block processor, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1541
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 34
#      LUT3                        : 127
#      LUT4                        : 75
#      LUT5                        : 139
#      LUT6                        : 812
#      MUXCY                       : 122
#      MUXF7                       : 73
#      VCC                         : 1
#      XORCY                       : 126
# FlipFlops/Latches                : 1034
#      FDE                         : 992
#      FDRE                        : 32
#      LD                          : 10
# RAMS                             : 2
#      RAMB16BWER                  : 2
# IO Buffers                       : 97
#      IBUF                        : 1
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1034  out of  54576     1%  
 Number of Slice LUTs:                 1218  out of  27288     4%  
    Number used as Logic:              1218  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2141
   Number with an unused Flip Flop:    1107  out of   2141    51%  
   Number with an unused LUT:           923  out of   2141    43%  
   Number of fully used LUT-FF pairs:   111  out of   2141     5%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          97
 Number of bonded IOBs:                  97  out of    296    32%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    116     1%  
    Number using Block RAM only:          2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk(clk_inv_INV_0:O)               | NONE(*)(datap/ifs/PC/res_31)| 1026  |
ctrl/_n0154(ctrl/out2:O)           | NONE(*)(ctrl/rALU_Bin_sel)  | 10    |
-----------------------------------+-----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.282ns (Maximum Frequency: 81.422MHz)
   Minimum input arrival time before clock: 2.943ns
   Maximum output required time after clock: 15.778ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.282ns (frequency: 81.422MHz)
  Total number of paths / destination ports: 71624223 / 2068
-------------------------------------------------------------------------
Delay:               12.282ns (Levels of Logic = 27)
  Source:            datap/ifs/PC/res_5 (FF)
  Destination:       datap/decs/RF/reg1/res_31 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: datap/ifs/PC/res_5 to datap/decs/RF/reg1/res_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            31   0.447   1.622  datap/ifs/PC/res_5 (datap/ifs/PC/res_5)
     LUT6:I1->O            1   0.203   0.580  datap/ifs/memRom/Mram_ROM33115_SW0 (N26)
     LUT5:I4->O           47   0.205   1.505  datap/ifs/memRom/Mram_ROM33115 (wInstr<16>)
     LUT3:I2->O           22   0.205   1.238  datap/decs/mux0/Mmux_res11_3 (datap/decs/mux0/Mmux_res112)
     LUT6:I4->O            1   0.203   0.684  datap/decs/RF/mux2/Mmux_res_922 (datap/decs/RF/mux2/Mmux_res_922)
     LUT6:I4->O            1   0.203   0.684  datap/decs/RF/mux2/Mmux_res_47 (datap/decs/RF/mux2/Mmux_res_47)
     LUT6:I4->O            4   0.203   0.684  datap/decs/Mmux_rRF_B<16>11 (datap/rfb<16>)
     LUT4:I3->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<16>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.684  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<31> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<31>)
     LUT6:I4->O            1   0.203   0.580  datap/alus/alu/Mmux_Res511 (datap/alus/alu/Mmux_Res51)
     LUT6:I5->O            1   0.205   0.000  datap/alus/alu/Mmux_Res515_F (N74)
     MUXF7:I0->O           4   0.131   0.684  datap/alus/alu/Mmux_Res515 (ALU_Out_31_OBUF)
     LUT4:I3->O           17   0.205   0.000  datap/decs/mux1/Mmux_res251 (RFrd_31_OBUF)
     FDE:D                     0.102          datap/decs/RF/reg31/res_31
    ----------------------------------------
    Total                     12.282ns (3.338ns logic, 8.944ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ctrl/_n0154'
  Clock period: 11.227ns (frequency: 89.072MHz)
  Total number of paths / destination ports: 48049 / 1
-------------------------------------------------------------------------
Delay:               11.227ns (Levels of Logic = 14)
  Source:            ctrl/rRF_B_sel (LATCH)
  Destination:       ctrl/rPC_Sel (LATCH)
  Source Clock:      ctrl/_n0154 falling
  Destination Clock: ctrl/_n0154 falling

  Data Path: ctrl/rRF_B_sel to ctrl/rPC_Sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              62   0.498   1.855  ctrl/rRF_B_sel (ctrl/rRF_B_sel)
     LUT3:I0->O           18   0.205   1.154  datap/decs/mux0/Mmux_res11_11 (datap/decs/mux0/Mmux_res1110)
     LUT6:I4->O            1   0.203   0.808  datap/decs/RF/mux2/Mmux_res_91 (datap/decs/RF/mux2/Mmux_res_91)
     LUT6:I3->O            1   0.205   0.000  datap/decs/RF/mux2/Mmux_res_2_f7_G (N57)
     MUXF7:I1->O           4   0.140   0.684  datap/decs/RF/mux2/Mmux_res_2_f7 (datap/rfb<0>)
     LUT5:I4->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<0> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<0> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<1> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<1>)
     XORCY:CI->O           1   0.180   0.684  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<2> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<2>)
     LUT6:I4->O            1   0.203   0.580  datap/alus/alu/Mmux_Res462 (datap/alus/alu/Mmux_Res461)
     LUT6:I5->O            1   0.205   0.000  datap/alus/alu/Mmux_Res464_F (N132)
     MUXF7:I0->O           5   0.131   0.943  datap/alus/alu/Mmux_Res464 (ALU_Out_2_OBUF)
     LUT5:I2->O            1   0.205   0.580  datap/alus/alu/ze<31>2 (datap/alus/alu/ze<31>1)
     LUT6:I5->O            1   0.205   0.924  datap/alus/alu/ze<31>3 (datap/alus/alu/ze<31>2)
     LUT6:I1->O            1   0.203   0.000  ctrl/opcode[5]_GND_17_o_Select_35_o (ctrl/opcode[5]_GND_17_o_Select_35_o)
     LD:D                      0.037          ctrl/rPC_Sel
    ----------------------------------------
    Total                     11.227ns (3.016ns logic, 8.211ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.943ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       datap/ifs/PC/res_31 (FF)
  Destination Clock: clk falling

  Data Path: Reset to datap/ifs/PC/res_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  Reset_IBUF (Reset_IBUF)
     FDRE:R                    0.430          datap/ifs/PC/res_0
    ----------------------------------------
    Total                      2.943ns (1.652ns logic, 1.291ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ctrl/_n0154'
  Total number of paths / destination ports: 96130 / 64
-------------------------------------------------------------------------
Offset:              13.569ns (Levels of Logic = 26)
  Source:            ctrl/rRF_B_sel (LATCH)
  Destination:       RFrd<31> (PAD)
  Source Clock:      ctrl/_n0154 falling

  Data Path: ctrl/rRF_B_sel to RFrd<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              62   0.498   1.855  ctrl/rRF_B_sel (ctrl/rRF_B_sel)
     LUT3:I0->O           22   0.205   1.238  datap/decs/mux0/Mmux_res11_3 (datap/decs/mux0/Mmux_res112)
     LUT6:I4->O            1   0.203   0.684  datap/decs/RF/mux2/Mmux_res_922 (datap/decs/RF/mux2/Mmux_res_922)
     LUT6:I4->O            1   0.203   0.684  datap/decs/RF/mux2/Mmux_res_47 (datap/decs/RF/mux2/Mmux_res_47)
     LUT6:I4->O            4   0.203   0.684  datap/decs/Mmux_rRF_B<16>11 (datap/rfb<16>)
     LUT4:I3->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<16>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.684  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<31> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<31>)
     LUT6:I4->O            1   0.203   0.580  datap/alus/alu/Mmux_Res511 (datap/alus/alu/Mmux_Res51)
     LUT6:I5->O            1   0.205   0.000  datap/alus/alu/Mmux_Res515_F (N74)
     MUXF7:I0->O           4   0.131   0.684  datap/alus/alu/Mmux_Res515 (ALU_Out_31_OBUF)
     LUT4:I3->O           17   0.205   1.027  datap/decs/mux1/Mmux_res251 (RFrd_31_OBUF)
     OBUF:I->O                 2.571          RFrd_31_OBUF (RFrd<31>)
    ----------------------------------------
    Total                     13.569ns (5.450ns logic, 8.119ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4566374 / 96
-------------------------------------------------------------------------
Offset:              15.778ns (Levels of Logic = 28)
  Source:            datap/ifs/PC/res_5 (FF)
  Destination:       RFrd<31> (PAD)
  Source Clock:      clk falling

  Data Path: datap/ifs/PC/res_5 to RFrd<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            31   0.447   1.622  datap/ifs/PC/res_5 (datap/ifs/PC/res_5)
     LUT6:I1->O            1   0.203   0.580  datap/ifs/memRom/Mram_ROM33115_SW0 (N26)
     LUT5:I4->O           47   0.205   1.505  datap/ifs/memRom/Mram_ROM33115 (wInstr<16>)
     LUT3:I2->O           22   0.205   1.238  datap/decs/mux0/Mmux_res11_3 (datap/decs/mux0/Mmux_res112)
     LUT6:I4->O            1   0.203   0.684  datap/decs/RF/mux2/Mmux_res_922 (datap/decs/RF/mux2/Mmux_res_922)
     LUT6:I4->O            1   0.203   0.684  datap/decs/RF/mux2/Mmux_res_47 (datap/decs/RF/mux2/Mmux_res_47)
     LUT6:I4->O            4   0.203   0.684  datap/decs/Mmux_rRF_B<16>11 (datap/rfb<16>)
     LUT4:I3->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<16>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.684  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<31> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<31>)
     LUT6:I4->O            1   0.203   0.580  datap/alus/alu/Mmux_Res511 (datap/alus/alu/Mmux_Res51)
     LUT6:I5->O            1   0.205   0.000  datap/alus/alu/Mmux_Res515_F (N74)
     MUXF7:I0->O           4   0.131   0.684  datap/alus/alu/Mmux_Res515 (ALU_Out_31_OBUF)
     LUT4:I3->O           17   0.205   1.027  datap/decs/mux1/Mmux_res251 (RFrd_31_OBUF)
     OBUF:I->O                 2.571          RFrd_31_OBUF (RFrd<31>)
    ----------------------------------------
    Total                     15.778ns (5.807ns logic, 9.971ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   12.282|         |
ctrl/_n0154    |         |         |   10.073|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ctrl/_n0154
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   13.436|         |
ctrl/_n0154    |         |         |   11.227|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 22.51 secs
 
--> 


Total memory usage is 490668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    4 (   0 filtered)

