#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec  6 21:10:14 2018
# Process ID: 29260
# Current directory: /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/top.vds
# Journal file: /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bmull/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bmull/vip/brewery/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.258 ; gain = 147.305 ; free physical = 1434 ; free virtual = 12777
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1453.082 ; gain = 105.918 ; free physical = 1296 ; free virtual = 12643
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/bmull/PYNQ/boards/Pynq-Z1/base/vivado/top.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'system' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:26250]
INFO: [Synth 8-638] synthesizing module 'system_audio_direct_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_audio_direct_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_audio_direct_0_0' (2#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_audio_direct_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_audio_path_sel_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_audio_path_sel_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_audio_path_sel_0' (3#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_audio_path_sel_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:28955]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_LCIC31' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9421]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (4#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_0' (5#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_LCIC31' (6#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9421]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_Y9JEWS' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24891]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_0' (7#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_Y9JEWS' (8#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24891]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1N4HKML' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25101]
INFO: [Synth 8-638] synthesizing module 'system_s01_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s01_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s01_regslice_0' (9#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s01_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1N4HKML' (10#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25101]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1Y5U2QN' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25718]
INFO: [Synth 8-638] synthesizing module 'system_s02_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s02_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s02_regslice_0' (11#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s02_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1Y5U2QN' (12#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25718]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (13#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_0' (14#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:28955]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31328]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TEAG88' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8495]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (15#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_1' (16#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TEAG88' (17#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8495]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24008]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (18#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_0' requires 40 connections, but only 39 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24178]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_1' (19#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (20#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24008]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_VQ497S' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25525]
INFO: [Synth 8-638] synthesizing module 'system_s01_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s01_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s01_regslice_1' (21#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s01_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 's01_regslice' of module 'system_s01_regslice_1' requires 40 connections, but only 39 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25676]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_VQ497S' (22#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25525]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (23#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_1' requires 78 connections, but only 71 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31878]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_0' (24#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31328]
INFO: [Synth 8-638] synthesizing module 'system_btns_gpio_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_btns_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_btns_gpio_0' (25#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_btns_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_concat_arduino_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_concat_arduino_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_concat_arduino_0' (26#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_concat_arduino_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_concat_interrupts_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_concat_interrupts_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_concat_interrupts_0' (27#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_concat_interrupts_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_concat_pmoda_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_concat_pmoda_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_concat_pmoda_0' (28#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_concat_pmoda_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_constant_10bit_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_constant_10bit_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_constant_10bit_0_0' (29#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_constant_10bit_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_constant_8bit_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_constant_8bit_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_constant_8bit_0_0' (30#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_constant_8bit_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_design1_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_design1_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_design1_0_0' (31#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_design1_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iop_arduino_imp_1IUOJZS' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2703]
INFO: [Synth 8-638] synthesizing module 'system_dff_en_reset_vector_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dff_en_reset_vector_0_0' (32#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'gpio_subsystem_imp_ZABPZ7' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:789]
INFO: [Synth 8-638] synthesizing module 'system_arduino_gpio_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_arduino_gpio_0' (33#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ck_gpio_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ck_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ck_gpio_0' (34#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ck_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gpio_subsystem_imp_ZABPZ7' (35#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:789]
INFO: [Synth 8-638] synthesizing module 'iic_subsystem_imp_1VRBWT8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2567]
INFO: [Synth 8-638] synthesizing module 'system_iic_direct_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_iic_direct_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_iic_direct_0' (36#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_iic_direct_0_stub.v:6]
WARNING: [Synth 8-350] instance 'iic_direct' of module 'system_iic_direct_0' requires 27 connections, but only 26 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2674]
INFO: [Synth 8-256] done synthesizing module 'iic_subsystem_imp_1VRBWT8' (37#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2567]
INFO: [Synth 8-638] synthesizing module 'system_intc_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intc_0' (38#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_0' (39#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_concat_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_concat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_concat_0' (40#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_concat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_io_switch_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_io_switch_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_io_switch_0_0' (41#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_io_switch_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_1J0DO9M' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6475]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (42#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6619]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (43#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6644]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (44#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_0' requires 16 connections, but only 14 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6669]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_if_cntlr_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_if_cntlr_0' (45#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_1J0DO9M' (46#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6475]
INFO: [Synth 8-638] synthesizing module 'system_logic_1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_logic_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_logic_1_0' (47#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_logic_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_0' (48#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mb' of module 'system_mb_0' requires 52 connections, but only 51 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:3718]
INFO: [Synth 8-638] synthesizing module 'system_mb_bram_ctrl_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_bram_ctrl_0' (49#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32565]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_GYSBN3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2129]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_GYSBN3' (50#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2129]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_14VCYV2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2275]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_14VCYV2' (51#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2275]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_1FR4LU4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2421]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_1FR4LU4' (52#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2421]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_F4WAG9' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9221]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_2' (53#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_2' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9380]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_F4WAG9' (54#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9221]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_16F8Q60' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10007]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_0' (55#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10166]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_16F8Q60' (56#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10007]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1D5RNNU' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11642]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_0' (57#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1D5RNNU' (58#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11642]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_8OD997' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13713]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_0' (59#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13872]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_8OD997' (60#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13713]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1QWSR5A' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14713]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_0' (61#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14872]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1QWSR5A' (62#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14713]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_LBFZSV' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16267]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_0' (63#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16426]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_LBFZSV' (64#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16267]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_S1YYOD' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17697]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_0' (65#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17856]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_S1YYOD' (66#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17697]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1KG9RQ4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18107]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_0' (67#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1KG9RQ4' (68#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18107]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_JBEN52' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19777]
INFO: [Synth 8-638] synthesizing module 'system_m08_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m08_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m08_regslice_0' (69#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m08_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm08_regslice' of module 'system_m08_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19936]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_JBEN52' (70#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19777]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1TGY88N' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19977]
INFO: [Synth 8-638] synthesizing module 'system_m09_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m09_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m09_regslice_0' (71#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m09_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm09_regslice' of module 'system_m09_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20136]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1TGY88N' (72#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19977]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1D5PPRE' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20741]
INFO: [Synth 8-638] synthesizing module 'system_m10_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m10_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m10_regslice_0' (73#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m10_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm10_regslice' of module 'system_m10_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20900]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1D5PPRE' (74#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20741]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_8O9WSB' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21251]
INFO: [Synth 8-638] synthesizing module 'system_m11_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m11_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m11_regslice_0' (75#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m11_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm11_regslice' of module 'system_m11_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21410]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_8O9WSB' (76#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21251]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_F4UNK9' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21451]
INFO: [Synth 8-638] synthesizing module 'system_m12_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m12_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m12_regslice_0' (77#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m12_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm12_regslice' of module 'system_m12_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21610]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_F4UNK9' (78#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21451]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_16F5OPK' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21651]
INFO: [Synth 8-638] synthesizing module 'system_m13_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m13_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m13_regslice_0' (79#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m13_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm13_regslice' of module 'system_m13_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21810]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_16F5OPK' (80#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21651]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_S1WD2L' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21851]
INFO: [Synth 8-638] synthesizing module 'system_m14_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m14_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m14_regslice_0' (81#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m14_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm14_regslice' of module 'system_m14_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22010]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_S1WD2L' (82#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21851]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_1KG5RJW' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22051]
INFO: [Synth 8-638] synthesizing module 'system_m15_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m15_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m15_regslice_0' (83#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m15_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm15_regslice' of module 'system_m15_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22210]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_1KG5RJW' (84#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22051]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_1QWQJPQ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22251]
INFO: [Synth 8-638] synthesizing module 'system_m16_regslice_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m16_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m16_regslice_0' (85#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m16_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm16_regslice' of module 'system_m16_regslice_0' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22410]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_1QWQJPQ' (86#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22251]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_A49DK' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24261]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_2' (87#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_A49DK' (88#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24261]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_0_0' (89#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_1_0' (90#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_2_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_2_0' (91#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xbar_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_2' (92#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (93#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32565]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (94#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4168]
INFO: [Synth 8-638] synthesizing module 'spi_subsystem_imp_Z7WCGE' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25928]
INFO: [Synth 8-638] synthesizing module 'system_spi_direct_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_spi_direct_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_spi_direct_0' (95#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_spi_direct_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_spi_shared_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_spi_shared_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_spi_shared_0' (96#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_spi_shared_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'spi_subsystem_imp_Z7WCGE' (97#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25928]
INFO: [Synth 8-638] synthesizing module 'timers_subsystem_imp_KI37Z4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:41613]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_0_0' (98#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_1_0' (99#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_2_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_2_0' (100#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_3_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_3_0' (101#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_4_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_4_0' (102#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_5_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_5_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_5_0' (103#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_5_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_6_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_6_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_6_0' (104#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_6_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_7_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_7_0' (105#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_capture_7_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_generate_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_generate_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_generate_0' (106#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_generate_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_pwm_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_pwm_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_pwm_0' (107#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timer_pwm_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timers_interrupt_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timers_interrupt_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timers_interrupt_0' (108#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb3_timers_interrupt_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_0_0' (109#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer_0' of module 'system_timer_0_0' requires 26 connections, but only 25 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42126]
INFO: [Synth 8-638] synthesizing module 'system_timer_1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_1_0' (110#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_2_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_2_0' (111#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_3_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_3_0' (112#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer_3' of module 'system_timer_3_0' requires 26 connections, but only 25 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42206]
INFO: [Synth 8-638] synthesizing module 'system_timer_4_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_4_0' (113#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_4_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer_4' of module 'system_timer_4_0' requires 26 connections, but only 25 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42232]
INFO: [Synth 8-638] synthesizing module 'system_timer_5_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_5_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_5_0' (114#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_5_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer_5' of module 'system_timer_5_0' requires 26 connections, but only 25 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42258]
INFO: [Synth 8-256] done synthesizing module 'timers_subsystem_imp_KI37Z4' (115#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:41613]
INFO: [Synth 8-638] synthesizing module 'system_uartlite_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_uartlite_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_uartlite_0' (116#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_uartlite_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xadc_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0' (117#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xadc_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc' of module 'system_xadc_0' requires 45 connections, but only 39 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4373]
INFO: [Synth 8-256] done synthesizing module 'iop_arduino_imp_1IUOJZS' (118#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2703]
INFO: [Synth 8-638] synthesizing module 'system_iop_interrupts_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_iop_interrupts_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_iop_interrupts_0' (119#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_iop_interrupts_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iop_pmoda_imp_FEB2YU' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4415]
INFO: [Synth 8-638] synthesizing module 'system_dff_en_reset_vector_0_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dff_en_reset_vector_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dff_en_reset_vector_0_1' (120#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dff_en_reset_vector_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_gpio_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_gpio_0' (121#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_iic_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_iic_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_iic_0' (122#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_iic_0_stub.v:6]
WARNING: [Synth 8-350] instance 'iic' of module 'system_iic_0' requires 27 connections, but only 26 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4938]
INFO: [Synth 8-638] synthesizing module 'system_intc_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intc_1' (123#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_1' (124#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_concat_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_concat_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_concat_1' (125#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_concat_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_io_switch_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_io_switch_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_io_switch_0' (126#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_io_switch_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_TJENT6' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6965]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_1' (127#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_1' requires 25 connections, but only 24 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7109]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_1' (128#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_1' requires 25 connections, but only 24 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7134]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_1' (129#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_1' requires 16 connections, but only 14 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7159]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_if_cntlr_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_if_cntlr_1' (130#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_TJENT6' (131#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6965]
INFO: [Synth 8-638] synthesizing module 'system_logic_1_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_logic_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_logic_1_1' (132#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_logic_1_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_1' (133#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_1_stub.v:6]
WARNING: [Synth 8-350] instance 'mb' of module 'system_mb_1' requires 52 connections, but only 51 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5094]
INFO: [Synth 8-638] synthesizing module 'system_mb_bram_ctrl_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_bram_ctrl_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_bram_ctrl_1' (134#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_bram_ctrl_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:35463]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_U0I8OB' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9807]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_3' (135#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_3' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9966]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_U0I8OB' (136#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9807]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1HWHNNE' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10407]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_1' (137#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_1' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10566]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1HWHNNE' (138#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10407]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1TCTBT4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11852]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_1' (139#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1TCTBT4' (140#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11852]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JE4YAH' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14113]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_1' (141#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_1' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14272]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JE4YAH' (142#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14113]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1F32ORW' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14313]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_1' (143#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_1' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14472]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1F32ORW' (144#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14313]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_68COZH' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16067]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_1' (145#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_1' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16226]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_68COZH' (146#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16067]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_HOOEXB' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17297]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_1' (147#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_1' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17456]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_HOOEXB' (148#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17297]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_14GPFRY' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17897]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_1' (149#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_14GPFRY' (150#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17897]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_PFBA4A' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24681]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_3' (151#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_PFBA4A' (152#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24681]
INFO: [Synth 8-638] synthesizing module 'system_xbar_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_3' (153#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_1' (154#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:35463]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_1' (155#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_1' requires 10 connections, but only 9 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5373]
INFO: [Synth 8-638] synthesizing module 'system_spi_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_spi_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_spi_0' (156#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_spi_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_0' (157#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer' of module 'system_timer_0' requires 26 connections, but only 25 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5417]
INFO: [Synth 8-256] done synthesizing module 'iop_pmoda_imp_FEB2YU' (158#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4415]
INFO: [Synth 8-638] synthesizing module 'iop_pmodb_imp_1TSQQJ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5445]
INFO: [Synth 8-638] synthesizing module 'system_dff_en_reset_vector_0_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dff_en_reset_vector_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dff_en_reset_vector_0_2' (159#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dff_en_reset_vector_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_gpio_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_gpio_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_gpio_1' (160#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_gpio_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_iic_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_iic_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_iic_1' (161#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_iic_1_stub.v:6]
WARNING: [Synth 8-350] instance 'iic' of module 'system_iic_1' requires 27 connections, but only 26 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5968]
INFO: [Synth 8-638] synthesizing module 'system_intc_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intc_2' (162#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intc_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_2' (163#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_concat_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_concat_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_concat_2' (164#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_intr_concat_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_io_switch_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_io_switch_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_io_switch_1' (165#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_io_switch_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_1VL68EJ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6720]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dlmb_v10_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_2' (166#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dlmb_v10_2_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_2' requires 25 connections, but only 24 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6864]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ilmb_v10_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_2' (167#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ilmb_v10_2_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_2' requires 25 connections, but only 24 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6889]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_2' (168#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_2_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_2' requires 16 connections, but only 14 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6914]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_if_cntlr_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_if_cntlr_2' (169#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_lmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_1VL68EJ' (170#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6720]
INFO: [Synth 8-638] synthesizing module 'system_logic_1_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_logic_1_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_logic_1_2' (171#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_logic_1_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_2' (172#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_2_stub.v:6]
WARNING: [Synth 8-350] instance 'mb' of module 'system_mb_2' requires 52 connections, but only 51 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6124]
INFO: [Synth 8-638] synthesizing module 'system_mb_bram_ctrl_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_bram_ctrl_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_bram_ctrl_2' (173#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_bram_ctrl_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:36771]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_533D8T' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9021]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_4' (174#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_4' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9180]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_533D8T' (175#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9021]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1G898WS' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10207]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_2' (176#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_2' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10366]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1G898WS' (177#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10207]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_15LUQB2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11432]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_2' (178#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_15LUQB2' (179#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11432]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_GJG9Q7' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13913]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_2' (180#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_2' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14072]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_GJG9Q7' (181#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13913]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1J1PQOA' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14513]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_2' (182#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_2' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14672]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1J1PQOA' (183#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14513]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_SVCX5N' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16467]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_2' (184#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_2' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16626]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_SVCX5N' (185#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16467]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_I8YFXL' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17497]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_2' (186#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_2' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17656]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_I8YFXL' (187#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17497]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1UI2OXK' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18317]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_2' (188#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1UI2OXK' (189#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18317]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_AI3GWS' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24471]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_4' (190#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_AI3GWS' (191#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24471]
INFO: [Synth 8-638] synthesizing module 'system_xbar_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_4' (192#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_2' (193#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:36771]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_clk_wiz_1_100M_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_2' (194#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_clk_wiz_1_100M_2_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_2' requires 10 connections, but only 9 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6403]
INFO: [Synth 8-638] synthesizing module 'system_spi_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_spi_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_spi_1' (195#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_spi_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_1' (196#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_timer_1_stub.v:6]
WARNING: [Synth 8-350] instance 'timer' of module 'system_timer_1' requires 26 connections, but only 25 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6447]
INFO: [Synth 8-256] done synthesizing module 'iop_pmodb_imp_1TSQQJ' (197#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5445]
INFO: [Synth 8-638] synthesizing module 'system_leds_gpio_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_leds_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_leds_gpio_0' (198#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_leds_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_logic_1_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_logic_1_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_logic_1_3' (199#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_logic_1_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_arduino_intr_ack_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_arduino_intr_ack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_arduino_intr_ack_0' (200#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_arduino_intr_ack_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_arduino_reset_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_arduino_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_arduino_reset_0' (201#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_arduino_reset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_pmoda_intr_ack_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_pmoda_intr_ack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_pmoda_intr_ack_0' (202#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_pmoda_intr_ack_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_pmoda_reset_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_pmoda_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_pmoda_reset_0' (203#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_pmoda_reset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_pmodb_intr_ack_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_pmodb_intr_ack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_pmodb_intr_ack_0' (204#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_pmodb_intr_ack_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_pmodb_reset_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_pmodb_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_pmodb_reset_0' (205#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mb_iop_pmodb_reset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (206#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ow_master_top_1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ow_master_top_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ow_master_top_1_0' (207#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ow_master_top_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_fclk1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_proc_sys_reset_fclk1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_fclk1_0' (208#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_proc_sys_reset_fclk1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_fclk1' of module 'system_proc_sys_reset_fclk1_0' requires 10 connections, but only 7 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:27955]
INFO: [Synth 8-638] synthesizing module 'system_ps7_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ps7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ps7_0_0' (209#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_ps7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ps7_0' of module 'system_ps7_0_0' requires 246 connections, but only 233 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:27965]
INFO: [Synth 8-638] synthesizing module 'system_ps7_0_axi_periph_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:38079]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1H7AUOX' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7931]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_2' (210#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_5' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_5' (211#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_5_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_5' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8254]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1H7AUOX' (212#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7931]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_4Y7TYO' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10607]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_3' (213#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_3' (214#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_3' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10930]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_4Y7TYO' (215#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10607]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_FKL2TE' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12328]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_3' (216#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'system_m02_regslice_3' requires 80 connections, but only 76 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12639]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_FKL2TE' (217#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12328]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_15QZ4LV' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12918]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_3' (218#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_3' requires 80 connections, but only 76 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13229]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_15QZ4LV' (219#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12918]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_TUCI1Y' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15113]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_3' (220#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_3' requires 80 connections, but only 76 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15424]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_TUCI1Y' (221#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15113]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1IWS6WN' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15503]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_4' (222#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_3' (223#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_3' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15826]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1IWS6WN' (224#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15503]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1TJ5H51' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16933]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_5' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_5' (225#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_5_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_3' (226#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_3' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17256]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1TJ5H51' (227#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16933]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_IE0TQS' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18527]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_6' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_6' (228#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_6_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_3' (229#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_IE0TQS' (230#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18527]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1KSFJCE' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19167]
INFO: [Synth 8-638] synthesizing module 'system_m08_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m08_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m08_regslice_1' (231#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m08_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1KSFJCE' (232#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19167]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_REJNZZ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20377]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_7' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_7' (233#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_7_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m09_regslice_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m09_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m09_regslice_1' (234#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m09_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm09_regslice' of module 'system_m09_regslice_1' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20700]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_REJNZZ' (235#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20377]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_FKDLSY' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20941]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_8' (236#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_FKDLSY' (237#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20941]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_11SE3QO' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22644]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_9' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_9_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_9' (238#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_9_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_9' requires 79 connections, but only 77 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22997]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_5' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_5' (239#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_11SE3QO' (240#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22644]
INFO: [Synth 8-638] synthesizing module 'system_xbar_5' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_5' (241#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ps7_0_axi_periph_0' (242#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:38079]
INFO: [Synth 8-638] synthesizing module 'system_ps7_0_axi_periph_1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:40784]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RM6CX9' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8295]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_6' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_6' (243#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_6_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_6' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8454]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RM6CX9' (244#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8295]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_KUYE0S' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11237]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_4' (245#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_4' requires 40 connections, but only 37 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11392]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_KUYE0S' (246#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11237]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_RFW58U' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12718]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_4' (247#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'system_m02_regslice_4' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12877]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_RFW58U' (248#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12718]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1KR8P3Z' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13518]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_4' (249#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_4' requires 40 connections, but only 37 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13673]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1KR8P3Z' (250#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13518]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1MHH0N0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23586]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_10' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_10_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_10' (251#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_10_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_6' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_6' (252#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1MHH0N0' (253#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23586]
INFO: [Synth 8-638] synthesizing module 'system_xbar_6' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_6' (254#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ps7_0_axi_periph_1_0' (255#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:40784]
INFO: [Synth 8-638] synthesizing module 'system_rgbleds_gpio_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rgbleds_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rgbleds_gpio_0' (256#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rgbleds_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_fclk0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_ps7_0_fclk0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_fclk0_0' (257#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_ps7_0_fclk0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_fclk0' of module 'system_rst_ps7_0_fclk0_0' requires 10 connections, but only 8 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:28669]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_fclk3_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_ps7_0_fclk3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_fclk3_0' (258#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rst_ps7_0_fclk3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_fclk3' of module 'system_rst_ps7_0_fclk3_0' requires 10 connections, but only 7 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:28678]
INFO: [Synth 8-638] synthesizing module 'system_switches_gpio_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_switches_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_switches_gpio_0' (259#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_switches_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_system_interrupts_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_system_interrupts_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_system_interrupts_0' (260#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_system_interrupts_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'trace_analyzer_arduino_imp_13GEQRJ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42286]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_0_0' (261#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'system_axi_dma_0_0' requires 43 connections, but only 41 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42520]
INFO: [Synth 8-638] synthesizing module 'system_axis_data_fifo_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_data_fifo_0_0' (262#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'system_axis_data_fifo_0_0' requires 23 connections, but only 16 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42562]
INFO: [Synth 8-638] synthesizing module 'system_constant_tkeep_tstrb_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_constant_tkeep_tstrb_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_constant_tkeep_tstrb_0' (263#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_constant_tkeep_tstrb_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_trace_cntrl_64_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_trace_cntrl_64_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_trace_cntrl_64_0_0' (264#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_trace_cntrl_64_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'trace_cntrl_64_0' of module 'system_trace_cntrl_64_0_0' requires 38 connections, but only 36 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42581]
INFO: [Synth 8-256] done synthesizing module 'trace_analyzer_arduino_imp_13GEQRJ' (265#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42286]
INFO: [Synth 8-638] synthesizing module 'trace_analyzer_pmoda_imp_14216QF' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42620]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_0_1' (266#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'system_axi_dma_0_1' requires 43 connections, but only 41 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42854]
INFO: [Synth 8-638] synthesizing module 'system_axis_data_fifo_0_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axis_data_fifo_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_data_fifo_0_1' (267#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axis_data_fifo_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'system_axis_data_fifo_0_1' requires 23 connections, but only 16 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42896]
INFO: [Synth 8-638] synthesizing module 'system_constant_tkeep_tstrb_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_constant_tkeep_tstrb_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_constant_tkeep_tstrb_1' (268#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_constant_tkeep_tstrb_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_trace_cntrl_32_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_trace_cntrl_32_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_trace_cntrl_32_0_0' (269#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_trace_cntrl_32_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'trace_cntrl_32_0' of module 'system_trace_cntrl_32_0_0' requires 38 connections, but only 36 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42915]
INFO: [Synth 8-256] done synthesizing module 'trace_analyzer_pmoda_imp_14216QF' (270#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42620]
INFO: [Synth 8-638] synthesizing module 'video_imp_1EQPUBJ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42954]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:29663]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17F0U9H' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7210]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_7' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_7' (271#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_7_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_7' requires 40 connections, but only 37 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7365]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17F0U9H' (272#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7210]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_DW50H0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10971]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_0' (273#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_5' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_5' (274#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m01_regslice_5_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_5' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11196]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_DW50H0' (275#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10971]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7Q885Y' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12062]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_cc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_1' (276#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_cc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_5' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_5' (277#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m02_regslice_5_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'system_m02_regslice_5' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12287]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7Q885Y' (278#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12062]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1EEWPTZ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13308]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_5' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_5' (279#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m03_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1EEWPTZ' (280#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13308]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_K25AYA' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14913]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_4' (281#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m04_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_4' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15072]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_K25AYA' (282#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14913]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1RUS6CJ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15867]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_4' (283#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m05_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_4' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16026]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1RUS6CJ' (284#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15867]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1LOVFTD' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16667]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_cc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_2' (285#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_cc_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_4' (286#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m06_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_4' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16892]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1LOVFTD' (287#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16667]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_R217WG' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18901]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_3' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_cc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_3' (288#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_cc_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_4' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_4' (289#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m07_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm07_regslice' of module 'system_m07_regslice_4' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19126]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_R217WG' (290#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18901]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1UFEID6' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19577]
INFO: [Synth 8-638] synthesizing module 'system_m08_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m08_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m08_regslice_2' (291#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m08_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm08_regslice' of module 'system_m08_regslice_2' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19736]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1UFEID6' (292#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19577]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_I1BV1N' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20177]
INFO: [Synth 8-638] synthesizing module 'system_m09_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m09_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m09_regslice_2' (293#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m09_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm09_regslice' of module 'system_m09_regslice_2' requires 40 connections, but only 38 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20336]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_I1BV1N' (294#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20177]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1BPMI78' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23156]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_11' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_11' (295#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_11_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_7' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_7' (296#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1BPMI78' (297#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23156]
INFO: [Synth 8-638] synthesizing module 'system_xbar_7' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_7' (298#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_1' (299#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:29663]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31952]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1D9ZDWS' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7405]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_12' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_12_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_12' (300#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_pc_12_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_8' (301#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_m00_regslice_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1D9ZDWS' (302#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7405]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_117EIM5' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22451]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_8' (303#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s00_regslice_8_stub.v:6]
WARNING: [Synth 8-350] instance 's00_regslice' of module 'system_s00_regslice_8' requires 40 connections, but only 39 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22602]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_117EIM5' (304#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22451]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_B8JDWS' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25311]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_1' (305#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_1' requires 34 connections, but only 33 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25454]
INFO: [Synth 8-638] synthesizing module 'system_s01_regslice_2' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s01_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s01_regslice_2' (306#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_s01_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_B8JDWS' (307#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25311]
INFO: [Synth 8-638] synthesizing module 'system_xbar_8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_8' (308#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xbar_8_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'system_xbar_8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32547]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'system_xbar_8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32551]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'system_xbar_8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32552]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'system_xbar_8' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32560]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_8' requires 78 connections, but only 76 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32486]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_1' (309#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31952]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_vdma_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0' (310#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_vdma_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma' of module 'system_axi_vdma_0' requires 67 connections, but only 64 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:43896]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_imp_NQ29ND' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:1013]
INFO: [Synth 8-638] synthesizing module 'system_axis_register_slice_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axis_register_slice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_register_slice_0_0' (311#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axis_register_slice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_color_convert_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_color_convert_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_color_convert_0' (312#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_color_convert_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'frontend_imp_1IDM840' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_hdmiin_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_gpio_hdmiin_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_hdmiin_0' (313#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_gpio_hdmiin_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_color_swap_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_color_swap_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_color_swap_0_0' (314#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_color_swap_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_dvi2rgb_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dvi2rgb_0_0' (315#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_v_vid_in_axi4s_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_vid_in_axi4s_0_0' (316#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'system_v_vid_in_axi4s_0_0' requires 28 connections, but only 22 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:318]
INFO: [Synth 8-638] synthesizing module 'system_vtc_in_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_vtc_in_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_vtc_in_0' (317#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_vtc_in_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vtc_in' of module 'system_vtc_in_0' requires 29 connections, but only 28 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:341]
INFO: [Synth 8-256] done synthesizing module 'frontend_imp_1IDM840' (318#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_pixel_pack_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_pixel_pack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_pixel_pack_0' (319#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_pixel_pack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_imp_NQ29ND' (320#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:1013]
INFO: [Synth 8-638] synthesizing module 'hdmi_out_imp_1JATQKJ' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:1551]
INFO: [Synth 8-638] synthesizing module 'system_axis_register_slice_0_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axis_register_slice_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_register_slice_0_1' (321#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axis_register_slice_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_color_convert_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_color_convert_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_color_convert_1' (322#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_color_convert_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'frontend_imp_58W1JN' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:372]
INFO: [Synth 8-638] synthesizing module 'system_axi_dynclk_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_dynclk_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dynclk_0' (323#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_axi_dynclk_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_color_swap_0_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_color_swap_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_color_swap_0_1' (324#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_color_swap_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_hdmi_out_hpd_video_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_hdmi_out_hpd_video_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_hdmi_out_hpd_video_0' (325#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_hdmi_out_hpd_video_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_rgb2dvi_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rgb2dvi_0_0' (326#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_v_axi4s_vid_out_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_axi4s_vid_out_0_0' (327#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'system_v_axi4s_vid_out_0_0' requires 30 connections, but only 22 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:732]
INFO: [Synth 8-638] synthesizing module 'system_vtc_out_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_vtc_out_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_vtc_out_0' (328#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_vtc_out_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vtc_out' of module 'system_vtc_out_0' requires 32 connections, but only 31 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:755]
INFO: [Synth 8-256] done synthesizing module 'frontend_imp_58W1JN' (329#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:372]
INFO: [Synth 8-638] synthesizing module 'system_pixel_unpack_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_pixel_unpack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_pixel_unpack_0' (330#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_pixel_unpack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hdmi_out_imp_1JATQKJ' (331#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:1551]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_pixelclk_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_proc_sys_reset_pixelclk_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_pixelclk_0' (332#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_proc_sys_reset_pixelclk_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_pixelclk' of module 'system_proc_sys_reset_pixelclk_0' requires 10 connections, but only 7 given [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:44161]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (333#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'video_imp_1EQPUBJ' (334#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42954]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_1' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xlconcat_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_1' (335#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xlconcat_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_0_0' (336#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_1_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_1_0' (337#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/realtime/system_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (338#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:26250]
WARNING: [Synth 8-689] width (19) of port connection 'shield2sw_data_i' does not match port width (20) of module 'system' [/home/bmull/PYNQ/boards/Pynq-Z1/base/vivado/top.v:499]
WARNING: [Synth 8-689] width (19) of port connection 'sw2shield_data_o' does not match port width (20) of module 'system' [/home/bmull/PYNQ/boards/Pynq-Z1/base/vivado/top.v:500]
WARNING: [Synth 8-689] width (19) of port connection 'sw2shield_tri_o' does not match port width (20) of module 'system' [/home/bmull/PYNQ/boards/Pynq-Z1/base/vivado/top.v:501]
INFO: [Synth 8-256] done synthesizing module 'top' (339#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/vivado/top.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_B8JDWS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_B8JDWS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_117EIM5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_117EIM5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_1BPMI78 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1BPMI78 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1546.613 ; gain = 199.449 ; free physical = 1266 ; free virtual = 12617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1546.613 ; gain = 199.449 ; free physical = 1283 ; free virtual = 12634
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp233/system_audio_direct_0_0_in_context.xdc] for cell 'system_i/audio_direct_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp233/system_audio_direct_0_0_in_context.xdc] for cell 'system_i/audio_direct_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp234/system_audio_path_sel_0_in_context.xdc] for cell 'system_i/audio_path_sel'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp234/system_audio_path_sel_0_in_context.xdc] for cell 'system_i/audio_path_sel'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp235/system_btns_gpio_0_in_context.xdc] for cell 'system_i/btns_gpio'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp235/system_btns_gpio_0_in_context.xdc] for cell 'system_i/btns_gpio'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp236/system_concat_arduino_0_in_context.xdc] for cell 'system_i/concat_arduino'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp236/system_concat_arduino_0_in_context.xdc] for cell 'system_i/concat_arduino'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp237/system_concat_interrupts_0_in_context.xdc] for cell 'system_i/concat_interrupts'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp237/system_concat_interrupts_0_in_context.xdc] for cell 'system_i/concat_interrupts'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp238/system_concat_pmoda_0_in_context.xdc] for cell 'system_i/concat_pmoda'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp238/system_concat_pmoda_0_in_context.xdc] for cell 'system_i/concat_pmoda'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp239/system_constant_10bit_0_0_in_context.xdc] for cell 'system_i/constant_10bit_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp239/system_constant_10bit_0_0_in_context.xdc] for cell 'system_i/constant_10bit_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp240/system_constant_8bit_0_0_in_context.xdc] for cell 'system_i/constant_8bit_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp240/system_constant_8bit_0_0_in_context.xdc] for cell 'system_i/constant_8bit_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp241/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_interrupts'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp241/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_interrupts'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp242/system_leds_gpio_0_in_context.xdc] for cell 'system_i/leds_gpio'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp242/system_leds_gpio_0_in_context.xdc] for cell 'system_i/leds_gpio'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp243/system_logic_1_3_in_context.xdc] for cell 'system_i/logic_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp243/system_logic_1_3_in_context.xdc] for cell 'system_i/logic_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp244/system_mb_iop_arduino_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_arduino_intr_ack'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp244/system_mb_iop_arduino_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_arduino_intr_ack'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp245/system_mb_iop_arduino_reset_0_in_context.xdc] for cell 'system_i/mb_iop_arduino_reset'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp245/system_mb_iop_arduino_reset_0_in_context.xdc] for cell 'system_i/mb_iop_arduino_reset'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp246/system_mb_iop_pmoda_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_pmoda_intr_ack'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp246/system_mb_iop_pmoda_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_pmoda_intr_ack'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp247/system_mb_iop_pmoda_reset_0_in_context.xdc] for cell 'system_i/mb_iop_pmoda_reset'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp247/system_mb_iop_pmoda_reset_0_in_context.xdc] for cell 'system_i/mb_iop_pmoda_reset'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp248/system_mb_iop_pmodb_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_pmodb_intr_ack'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp248/system_mb_iop_pmodb_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_pmodb_intr_ack'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp249/system_mb_iop_pmodb_reset_0_in_context.xdc] for cell 'system_i/mb_iop_pmodb_reset'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp249/system_mb_iop_pmodb_reset_0_in_context.xdc] for cell 'system_i/mb_iop_pmodb_reset'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp250/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp250/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp251/system_proc_sys_reset_fclk1_0_in_context.xdc] for cell 'system_i/proc_sys_reset_fclk1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp251/system_proc_sys_reset_fclk1_0_in_context.xdc] for cell 'system_i/proc_sys_reset_fclk1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc] for cell 'system_i/ps7_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc] for cell 'system_i/ps7_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp253/system_rgbleds_gpio_0_in_context.xdc] for cell 'system_i/rgbleds_gpio'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp253/system_rgbleds_gpio_0_in_context.xdc] for cell 'system_i/rgbleds_gpio'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp254/system_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'system_i/rst_ps7_0_fclk0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp254/system_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'system_i/rst_ps7_0_fclk0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp255/system_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'system_i/rst_ps7_0_fclk3'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp255/system_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'system_i/rst_ps7_0_fclk3'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp256/system_switches_gpio_0_in_context.xdc] for cell 'system_i/switches_gpio'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp256/system_switches_gpio_0_in_context.xdc] for cell 'system_i/switches_gpio'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp257/system_system_interrupts_0_in_context.xdc] for cell 'system_i/system_interrupts'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp257/system_system_interrupts_0_in_context.xdc] for cell 'system_i/system_interrupts'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp258/system_axi_vdma_0_in_context.xdc] for cell 'system_i/video/axi_vdma'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp258/system_axi_vdma_0_in_context.xdc] for cell 'system_i/video/axi_vdma'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp259/system_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'system_i/video/proc_sys_reset_pixelclk'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp259/system_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'system_i/video/proc_sys_reset_pixelclk'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp260/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/video/xlconcat_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp260/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/video/xlconcat_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp261/system_axis_register_slice_0_1_in_context.xdc] for cell 'system_i/video/hdmi_out/axis_register_slice_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp261/system_axis_register_slice_0_1_in_context.xdc] for cell 'system_i/video/hdmi_out/axis_register_slice_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp262/system_color_convert_1_in_context.xdc] for cell 'system_i/video/hdmi_out/color_convert'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp262/system_color_convert_1_in_context.xdc] for cell 'system_i/video/hdmi_out/color_convert'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp263/system_pixel_unpack_0_in_context.xdc] for cell 'system_i/video/hdmi_out/pixel_unpack'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp263/system_pixel_unpack_0_in_context.xdc] for cell 'system_i/video/hdmi_out/pixel_unpack'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp264/system_axi_dynclk_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/axi_dynclk'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp264/system_axi_dynclk_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/axi_dynclk'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp265/system_color_swap_0_1_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/color_swap_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp265/system_color_swap_0_1_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/color_swap_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp266/system_hdmi_out_hpd_video_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp266/system_hdmi_out_hpd_video_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/rgb2dvi_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/rgb2dvi_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp268/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp268/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp269/system_vtc_out_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/vtc_out'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp269/system_vtc_out_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/vtc_out'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp270/system_axis_register_slice_0_1_in_context.xdc] for cell 'system_i/video/hdmi_in/axis_register_slice_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp270/system_axis_register_slice_0_1_in_context.xdc] for cell 'system_i/video/hdmi_in/axis_register_slice_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp271/system_color_convert_1_in_context.xdc] for cell 'system_i/video/hdmi_in/color_convert'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp271/system_color_convert_1_in_context.xdc] for cell 'system_i/video/hdmi_in/color_convert'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp272/system_pixel_pack_0_in_context.xdc] for cell 'system_i/video/hdmi_in/pixel_pack'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp272/system_pixel_pack_0_in_context.xdc] for cell 'system_i/video/hdmi_in/pixel_pack'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp273/system_axi_gpio_hdmiin_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp273/system_axi_gpio_hdmiin_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp274/system_color_swap_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/color_swap_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp274/system_color_swap_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/color_swap_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/dvi2rgb_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/dvi2rgb_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp276/system_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp276/system_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp277/system_vtc_in_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/vtc_in'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp277/system_vtc_in_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/vtc_in'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp278/system_xbar_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp278/system_xbar_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp279/system_xbar_7_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp279/system_xbar_7_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp280/system_axi_dma_0_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/axi_dma_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp280/system_axi_dma_0_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/axi_dma_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp281/system_axis_data_fifo_0_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/axis_data_fifo_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp281/system_axis_data_fifo_0_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/axis_data_fifo_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp282/system_constant_tkeep_tstrb_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/constant_tkeep_tstrb'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp282/system_constant_tkeep_tstrb_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/constant_tkeep_tstrb'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp283/system_trace_cntrl_32_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/trace_cntrl_32_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp283/system_trace_cntrl_32_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/trace_cntrl_32_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp284/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/axi_dma_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp284/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/axi_dma_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp285/system_axis_data_fifo_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/axis_data_fifo_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp285/system_axis_data_fifo_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/axis_data_fifo_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp286/system_constant_tkeep_tstrb_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/constant_tkeep_tstrb'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp286/system_constant_tkeep_tstrb_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/constant_tkeep_tstrb'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp287/system_trace_cntrl_64_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/trace_cntrl_64_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp287/system_trace_cntrl_64_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/trace_cntrl_64_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp288/system_xbar_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp288/system_xbar_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp289/system_xbar_5_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp289/system_xbar_5_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp290/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_pmodb/dff_en_reset_vector_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp290/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_pmodb/dff_en_reset_vector_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp291/system_gpio_1_in_context.xdc] for cell 'system_i/iop_pmodb/gpio'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp291/system_gpio_1_in_context.xdc] for cell 'system_i/iop_pmodb/gpio'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp292/system_iic_1_in_context.xdc] for cell 'system_i/iop_pmodb/iic'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp292/system_iic_1_in_context.xdc] for cell 'system_i/iop_pmodb/iic'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp293/system_intc_2_in_context.xdc] for cell 'system_i/iop_pmodb/intc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp293/system_intc_2_in_context.xdc] for cell 'system_i/iop_pmodb/intc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp294/system_intr_2_in_context.xdc] for cell 'system_i/iop_pmodb/intr'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp294/system_intr_2_in_context.xdc] for cell 'system_i/iop_pmodb/intr'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp295/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_pmodb/intr_concat'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp295/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_pmodb/intr_concat'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp296/system_io_switch_1_in_context.xdc] for cell 'system_i/iop_pmodb/io_switch'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp296/system_io_switch_1_in_context.xdc] for cell 'system_i/iop_pmodb/io_switch'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp297/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_pmodb/logic_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp297/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_pmodb/logic_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp298/system_mb_2_in_context.xdc] for cell 'system_i/iop_pmodb/mb'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp298/system_mb_2_in_context.xdc] for cell 'system_i/iop_pmodb/mb'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp299/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_pmodb/mb_bram_ctrl'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp299/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_pmodb/mb_bram_ctrl'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp300/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_pmodb/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp300/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_pmodb/rst_clk_wiz_1_100M'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp301/system_spi_1_in_context.xdc] for cell 'system_i/iop_pmodb/spi'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp301/system_spi_1_in_context.xdc] for cell 'system_i/iop_pmodb/spi'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp302/system_timer_1_in_context.xdc] for cell 'system_i/iop_pmodb/timer'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp302/system_timer_1_in_context.xdc] for cell 'system_i/iop_pmodb/timer'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp303/system_xbar_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp303/system_xbar_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp304/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/dlmb_v10'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp304/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/dlmb_v10'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp305/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/ilmb_v10'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp305/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/ilmb_v10'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp306/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/lmb_bram'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp306/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/lmb_bram'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp307/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp307/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp308/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_pmoda/dff_en_reset_vector_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp308/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_pmoda/dff_en_reset_vector_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp309/system_gpio_1_in_context.xdc] for cell 'system_i/iop_pmoda/gpio'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp309/system_gpio_1_in_context.xdc] for cell 'system_i/iop_pmoda/gpio'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp310/system_iic_1_in_context.xdc] for cell 'system_i/iop_pmoda/iic'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp310/system_iic_1_in_context.xdc] for cell 'system_i/iop_pmoda/iic'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp311/system_intc_2_in_context.xdc] for cell 'system_i/iop_pmoda/intc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp311/system_intc_2_in_context.xdc] for cell 'system_i/iop_pmoda/intc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp312/system_intr_2_in_context.xdc] for cell 'system_i/iop_pmoda/intr'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp312/system_intr_2_in_context.xdc] for cell 'system_i/iop_pmoda/intr'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp313/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_pmoda/intr_concat'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp313/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_pmoda/intr_concat'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp314/system_io_switch_1_in_context.xdc] for cell 'system_i/iop_pmoda/io_switch'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp314/system_io_switch_1_in_context.xdc] for cell 'system_i/iop_pmoda/io_switch'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp315/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_pmoda/logic_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp315/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_pmoda/logic_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp316/system_mb_2_in_context.xdc] for cell 'system_i/iop_pmoda/mb'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp316/system_mb_2_in_context.xdc] for cell 'system_i/iop_pmoda/mb'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp317/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_pmoda/mb_bram_ctrl'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp317/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_pmoda/mb_bram_ctrl'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp318/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_pmoda/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp318/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_pmoda/rst_clk_wiz_1_100M'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp319/system_spi_1_in_context.xdc] for cell 'system_i/iop_pmoda/spi'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp319/system_spi_1_in_context.xdc] for cell 'system_i/iop_pmoda/spi'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp320/system_timer_1_in_context.xdc] for cell 'system_i/iop_pmoda/timer'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp320/system_timer_1_in_context.xdc] for cell 'system_i/iop_pmoda/timer'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp321/system_xbar_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp321/system_xbar_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp322/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/dlmb_v10'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp322/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/dlmb_v10'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp323/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/ilmb_v10'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp323/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/ilmb_v10'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp324/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/lmb_bram'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp324/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/lmb_bram'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp325/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp325/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp326/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_arduino/dff_en_reset_vector_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp326/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_arduino/dff_en_reset_vector_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp327/system_intc_0_in_context.xdc] for cell 'system_i/iop_arduino/intc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp327/system_intc_0_in_context.xdc] for cell 'system_i/iop_arduino/intc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp328/system_intr_2_in_context.xdc] for cell 'system_i/iop_arduino/intr'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp328/system_intr_2_in_context.xdc] for cell 'system_i/iop_arduino/intr'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp329/system_intr_concat_0_in_context.xdc] for cell 'system_i/iop_arduino/intr_concat'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp329/system_intr_concat_0_in_context.xdc] for cell 'system_i/iop_arduino/intr_concat'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp330/system_io_switch_0_0_in_context.xdc] for cell 'system_i/iop_arduino/io_switch_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp330/system_io_switch_0_0_in_context.xdc] for cell 'system_i/iop_arduino/io_switch_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp331/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_arduino/logic_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp331/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_arduino/logic_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp332/system_mb_2_in_context.xdc] for cell 'system_i/iop_arduino/mb'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp332/system_mb_2_in_context.xdc] for cell 'system_i/iop_arduino/mb'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp333/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_arduino/mb_bram_ctrl'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp333/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_arduino/mb_bram_ctrl'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp334/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_arduino/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp334/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_arduino/rst_clk_wiz_1_100M'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp335/system_uartlite_0_in_context.xdc] for cell 'system_i/iop_arduino/uartlite'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp335/system_uartlite_0_in_context.xdc] for cell 'system_i/iop_arduino/uartlite'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp336/system_xadc_0_in_context.xdc] for cell 'system_i/iop_arduino/xadc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp336/system_xadc_0_in_context.xdc] for cell 'system_i/iop_arduino/xadc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp337/system_mb3_timer_capture_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp337/system_mb3_timer_capture_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp338/system_mb3_timer_capture_1_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp338/system_mb3_timer_capture_1_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp339/system_mb3_timer_capture_2_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_2'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp339/system_mb3_timer_capture_2_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_2'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp340/system_mb3_timer_capture_3_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_3'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp340/system_mb3_timer_capture_3_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_3'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp341/system_mb3_timer_capture_4_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_4'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp341/system_mb3_timer_capture_4_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_4'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp342/system_mb3_timer_capture_5_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_5'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp342/system_mb3_timer_capture_5_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_5'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp343/system_mb3_timer_capture_6_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_6'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp343/system_mb3_timer_capture_6_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_6'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp344/system_mb3_timer_capture_7_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_7'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp344/system_mb3_timer_capture_7_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_7'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp345/system_mb3_timer_generate_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_generate'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp345/system_mb3_timer_generate_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_generate'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp346/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_pwm'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp346/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_pwm'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp347/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timers_interrupt'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp347/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timers_interrupt'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp348/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp348/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp349/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp349/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp350/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_2'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp350/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_2'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp351/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_3'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp351/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_3'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp352/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_4'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp352/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_4'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp353/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_5'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp353/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_5'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp354/system_spi_1_in_context.xdc] for cell 'system_i/iop_arduino/spi_subsystem/spi_direct'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp354/system_spi_1_in_context.xdc] for cell 'system_i/iop_arduino/spi_subsystem/spi_direct'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp355/system_spi_1_in_context.xdc] for cell 'system_i/iop_arduino/spi_subsystem/spi_shared'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp355/system_spi_1_in_context.xdc] for cell 'system_i/iop_arduino/spi_subsystem/spi_shared'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp356/system_xbar_2_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp356/system_xbar_2_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp357/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/dlmb_v10'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp357/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/dlmb_v10'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp358/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/ilmb_v10'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp358/system_dlmb_v10_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/ilmb_v10'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp359/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/lmb_bram'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp359/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/lmb_bram'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp360/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp360/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp361/system_iic_1_in_context.xdc] for cell 'system_i/iop_arduino/iic_subsystem/iic_direct'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp361/system_iic_1_in_context.xdc] for cell 'system_i/iop_arduino/iic_subsystem/iic_direct'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp362/system_arduino_gpio_0_in_context.xdc] for cell 'system_i/iop_arduino/gpio_subsystem/arduino_gpio'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp362/system_arduino_gpio_0_in_context.xdc] for cell 'system_i/iop_arduino/gpio_subsystem/arduino_gpio'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp363/system_ck_gpio_0_in_context.xdc] for cell 'system_i/iop_arduino/gpio_subsystem/ck_gpio'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp363/system_ck_gpio_0_in_context.xdc] for cell 'system_i/iop_arduino/gpio_subsystem/ck_gpio'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp364/system_xbar_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp364/system_xbar_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp365/system_xbar_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp365/system_xbar_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp366/system_mb3_timer_capture_0_0_in_context.xdc] for cell 'system_i/xlslice_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp366/system_mb3_timer_capture_0_0_in_context.xdc] for cell 'system_i/xlslice_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp367/system_xlslice_1_0_in_context.xdc] for cell 'system_i/xlslice_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp367/system_xlslice_1_0_in_context.xdc] for cell 'system_i/xlslice_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp368/system_xlconcat_0_1_in_context.xdc] for cell 'system_i/xlconcat_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp368/system_xlconcat_0_1_in_context.xdc] for cell 'system_i/xlconcat_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp369/system_design1_0_0_in_context.xdc] for cell 'system_i/design1_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp369/system_design1_0_0_in_context.xdc] for cell 'system_i/design1_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp370/system_ow_master_top_0_0_in_context.xdc] for cell 'system_i/ow_master_top_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp370/system_ow_master_top_0_0_in_context.xdc] for cell 'system_i/ow_master_top_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp371/system_m00_regslice_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp371/system_m00_regslice_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp372/system_auto_pc_11_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp372/system_auto_pc_11_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp373/system_s01_regslice_2_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp373/system_s01_regslice_2_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp374/system_auto_us_1_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp374/system_auto_us_1_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp375/system_s00_regslice_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp375/system_s00_regslice_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp376/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp376/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp377/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp377/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp378/system_m07_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp378/system_m07_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp379/system_auto_cc_3_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp379/system_auto_cc_3_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp380/system_m06_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp380/system_m06_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp381/system_auto_cc_2_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp381/system_auto_cc_2_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp382/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp382/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp383/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp383/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp384/system_m03_regslice_5_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp384/system_m03_regslice_5_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp385/system_m06_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp385/system_m06_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp386/system_auto_cc_2_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp386/system_auto_cc_2_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp387/system_m07_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp387/system_m07_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp388/system_auto_cc_3_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp388/system_auto_cc_3_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp389/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp389/system_m04_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp390/system_s00_regslice_7_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp390/system_s00_regslice_7_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp391/system_auto_pc_10_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp391/system_auto_pc_10_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp392/system_m03_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp392/system_m03_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp393/system_m02_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp393/system_m02_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp394/system_m03_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp394/system_m03_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp395/system_m03_regslice_5_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp395/system_m03_regslice_5_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp396/system_s00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp396/system_s00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp397/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp397/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp398/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m10_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp398/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m10_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp399/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp399/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp400/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp400/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp401/system_s00_regslice_7_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp401/system_s00_regslice_7_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp402/system_m03_regslice_5_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp402/system_m03_regslice_5_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp403/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp403/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp404/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp404/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp405/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp405/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp406/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp406/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp407/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp407/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp408/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp408/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp409/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp409/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp410/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp410/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp411/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp411/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp412/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp412/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp413/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp413/system_m04_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp414/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp414/system_auto_pc_10_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp415/system_s00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp415/system_s00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp416/system_auto_pc_8_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp416/system_auto_pc_8_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp417/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp417/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp418/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp418/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp419/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp419/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp420/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp420/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp421/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp421/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp422/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp422/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp423/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp423/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp424/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp424/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp425/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp425/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp426/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp426/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp427/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp427/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp428/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp428/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp429/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp429/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp430/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp430/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp431/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp431/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp432/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp432/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp433/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp433/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp434/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp434/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp435/system_tier2_xbar_0_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp435/system_tier2_xbar_0_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp436/system_tier2_xbar_1_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp436/system_tier2_xbar_1_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp437/system_tier2_xbar_2_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp437/system_tier2_xbar_2_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp438/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp438/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp439/system_m15_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp439/system_m15_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp440/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp440/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp441/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp441/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp442/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp442/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp443/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp443/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp444/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp444/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp445/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp445/system_m03_regslice_5_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp446/system_m08_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp446/system_m08_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp447/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp447/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp448/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp448/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp449/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp449/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp450/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp450/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp451/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp451/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp452/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp452/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp453/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp453/system_m04_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp454/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp454/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp455/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp455/system_m07_regslice_2_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp456/system_m00_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp456/system_m00_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp457/system_auto_pc_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp457/system_auto_pc_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp458/system_s01_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp458/system_s01_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp459/system_s00_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp459/system_s00_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp460/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp460/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp461/system_m00_regslice_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp461/system_m00_regslice_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp462/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp462/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp463/system_m07_regslice_2_in_context.xdc] for cell 'system_i/axi_interconnect_0/s02_couplers/s02_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp463/system_m07_regslice_2_in_context.xdc] for cell 'system_i/axi_interconnect_0/s02_couplers/s02_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp464/system_m07_regslice_2_in_context.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp464/system_m07_regslice_2_in_context.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp465/system_m07_regslice_2_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp465/system_m07_regslice_2_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/vivado/constraints/top.xdc]
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/vivado/constraints/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bmull/PYNQ/boards/Pynq-Z1/base/vivado/constraints/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 62 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1919.457 ; gain = 0.000 ; free physical = 933 ; free virtual = 12300
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_arduino/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_arduino/spi_subsystem/spi_direct' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_arduino/spi_subsystem/spi_shared' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_pmoda/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_pmoda/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_pmodb/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_pmodb/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_i/trace_analyzer_arduino/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_i/trace_analyzer_pmoda/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/video/axi_vdma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/video/proc_sys_reset_pixelclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/video/hdmi_in/frontend/vtc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 1060 ; free virtual = 12429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 1060 ; free virtual = 12429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp252/system_ps7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp267/system_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-29260-bmull-thinkpad-l540/dcp275/system_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/audio_direct_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/audio_path_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/btns_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/concat_arduino. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/concat_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/concat_pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/constant_10bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/constant_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/gpio_subsystem/arduino_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/gpio_subsystem/ck_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/iic_subsystem/iic_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/io_switch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/spi_subsystem/spi_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/spi_subsystem/spi_shared. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_generate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/leds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_arduino_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_arduino_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_pmoda_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_pmoda_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_pmodb_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_pmodb_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ow_master_top_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m10_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rgbleds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_fclk0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_fclk3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/switches_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_arduino/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_arduino/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_arduino/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_arduino/trace_cntrl_64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_pmoda/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_pmoda/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_pmoda/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_pmoda/trace_cntrl_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_vdma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/axi_gpio_hdmiin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/vtc_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/pixel_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/axi_dynclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/hdmi_out_hpd_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/vtc_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/pixel_unpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/proc_sys_reset_pixelclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 1059 ; free virtual = 12428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 1057 ; free virtual = 12427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 1046 ; free virtual = 12417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_1' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_2' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_1' to pin 'system_i/mdm_1/bbstub_Dbg_Update_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_2' to pin 'system_i/mdm_1/bbstub_Dbg_Update_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ps7_0/FCLK_CLK0' to pin 'system_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ps7_0/FCLK_CLK1' to pin 'system_i/ps7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ps7_0/FCLK_CLK2' to pin 'system_i/ps7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ps7_0/FCLK_CLK3' to pin 'system_i/ps7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/video/hdmi_out/frontend/rgb2dvi_0/SerialClk' to pin 'system_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/video/hdmi_out/frontend/rgb2dvi_0/PixelClk' to 'system_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/video/hdmi_in/frontend/dvi2rgb_0/PixelClk' to pin 'system_i/video/hdmi_in/frontend/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_pmodb/mb_bram_ctrl/bram_clk_a' to pin 'system_i/iop_pmodb/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/iop_pmodb/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_pmoda/mb_bram_ctrl/bram_clk_a' to pin 'system_i/iop_pmoda/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/iop_pmoda/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_arduino/mb_bram_ctrl/bram_clk_a' to pin 'system_i/iop_arduino/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/iop_arduino/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/design1_0/clk' to pin 'system_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 20 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 919 ; free virtual = 12298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 918 ; free virtual = 12297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 916 ; free virtual = 12294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 915 ; free virtual = 12294
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 915 ; free virtual = 12293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 909 ; free virtual = 12287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 909 ; free virtual = 12287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 909 ; free virtual = 12287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 909 ; free virtual = 12287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |system_xbar_0                    |         1|
|2     |system_auto_pc_0                 |         1|
|3     |system_m00_regslice_0            |         1|
|4     |system_s00_regslice_0            |         1|
|5     |system_s01_regslice_0            |         1|
|6     |system_s02_regslice_0            |         1|
|7     |system_xbar_1                    |         1|
|8     |system_auto_pc_1                 |         1|
|9     |system_m00_regslice_1            |         1|
|10    |system_auto_us_0                 |         1|
|11    |system_s00_regslice_1            |         1|
|12    |system_s01_regslice_1            |         1|
|13    |system_xbar_5                    |         1|
|14    |system_auto_pc_2                 |         1|
|15    |system_m00_regslice_5            |         1|
|16    |system_auto_pc_3                 |         1|
|17    |system_m01_regslice_3            |         1|
|18    |system_m02_regslice_3            |         1|
|19    |system_m03_regslice_3            |         1|
|20    |system_m04_regslice_3            |         1|
|21    |system_auto_pc_4                 |         1|
|22    |system_m05_regslice_3            |         1|
|23    |system_auto_pc_5                 |         1|
|24    |system_m06_regslice_3            |         1|
|25    |system_auto_pc_6                 |         1|
|26    |system_m07_regslice_3            |         1|
|27    |system_m08_regslice_1            |         1|
|28    |system_auto_pc_7                 |         1|
|29    |system_m09_regslice_1            |         1|
|30    |system_auto_pc_8                 |         1|
|31    |system_auto_pc_9                 |         1|
|32    |system_s00_regslice_5            |         1|
|33    |system_xbar_6                    |         1|
|34    |system_m00_regslice_6            |         1|
|35    |system_m01_regslice_4            |         1|
|36    |system_m02_regslice_4            |         1|
|37    |system_m03_regslice_4            |         1|
|38    |system_auto_pc_10                |         1|
|39    |system_s00_regslice_6            |         1|
|40    |system_audio_direct_0_0          |         1|
|41    |system_audio_path_sel_0          |         1|
|42    |system_btns_gpio_0               |         1|
|43    |system_concat_arduino_0          |         1|
|44    |system_concat_interrupts_0       |         1|
|45    |system_concat_pmoda_0            |         1|
|46    |system_constant_10bit_0_0        |         1|
|47    |system_constant_8bit_0_0         |         1|
|48    |system_design1_0_0               |         1|
|49    |system_iop_interrupts_0          |         1|
|50    |system_leds_gpio_0               |         1|
|51    |system_logic_1_3                 |         1|
|52    |system_mb_iop_arduino_intr_ack_0 |         1|
|53    |system_mb_iop_arduino_reset_0    |         1|
|54    |system_mb_iop_pmoda_intr_ack_0   |         1|
|55    |system_mb_iop_pmoda_reset_0      |         1|
|56    |system_mb_iop_pmodb_intr_ack_0   |         1|
|57    |system_mb_iop_pmodb_reset_0      |         1|
|58    |system_mdm_1_0                   |         1|
|59    |system_ow_master_top_1_0         |         1|
|60    |system_proc_sys_reset_fclk1_0    |         1|
|61    |system_ps7_0_0                   |         1|
|62    |system_rgbleds_gpio_0            |         1|
|63    |system_rst_ps7_0_fclk0_0         |         1|
|64    |system_rst_ps7_0_fclk3_0         |         1|
|65    |system_switches_gpio_0           |         1|
|66    |system_system_interrupts_0       |         1|
|67    |system_xlconcat_0_1              |         1|
|68    |system_xlslice_0_0               |         1|
|69    |system_xlslice_1_0               |         1|
|70    |system_tier2_xbar_0_0            |         1|
|71    |system_tier2_xbar_1_0            |         1|
|72    |system_tier2_xbar_2_0            |         1|
|73    |system_xbar_2                    |         1|
|74    |system_m00_regslice_2            |         1|
|75    |system_m01_regslice_0            |         1|
|76    |system_m02_regslice_0            |         1|
|77    |system_m03_regslice_0            |         1|
|78    |system_m04_regslice_0            |         1|
|79    |system_m05_regslice_0            |         1|
|80    |system_m06_regslice_0            |         1|
|81    |system_m07_regslice_0            |         1|
|82    |system_m08_regslice_0            |         1|
|83    |system_m09_regslice_0            |         1|
|84    |system_m10_regslice_0            |         1|
|85    |system_m11_regslice_0            |         1|
|86    |system_m12_regslice_0            |         1|
|87    |system_m13_regslice_0            |         1|
|88    |system_m14_regslice_0            |         1|
|89    |system_m15_regslice_0            |         1|
|90    |system_m16_regslice_0            |         1|
|91    |system_s00_regslice_2            |         1|
|92    |system_dff_en_reset_vector_0_0   |         1|
|93    |system_intc_0                    |         1|
|94    |system_intr_0                    |         1|
|95    |system_intr_concat_0             |         1|
|96    |system_io_switch_0_0             |         1|
|97    |system_logic_1_0                 |         1|
|98    |system_mb_0                      |         1|
|99    |system_mb_bram_ctrl_0            |         1|
|100   |system_rst_clk_wiz_1_100M_0      |         1|
|101   |system_uartlite_0                |         1|
|102   |system_xadc_0                    |         1|
|103   |system_arduino_gpio_0            |         1|
|104   |system_ck_gpio_0                 |         1|
|105   |system_iic_direct_0              |         1|
|106   |system_dlmb_v10_0                |         1|
|107   |system_ilmb_v10_0                |         1|
|108   |system_lmb_bram_0                |         1|
|109   |system_lmb_bram_if_cntlr_0       |         1|
|110   |system_spi_direct_0              |         1|
|111   |system_spi_shared_0              |         1|
|112   |system_mb3_timer_capture_0_0     |         1|
|113   |system_mb3_timer_capture_1_0     |         1|
|114   |system_mb3_timer_capture_2_0     |         1|
|115   |system_mb3_timer_capture_3_0     |         1|
|116   |system_mb3_timer_capture_4_0     |         1|
|117   |system_mb3_timer_capture_5_0     |         1|
|118   |system_mb3_timer_capture_6_0     |         1|
|119   |system_mb3_timer_capture_7_0     |         1|
|120   |system_mb3_timer_generate_0      |         1|
|121   |system_mb3_timer_pwm_0           |         1|
|122   |system_mb3_timers_interrupt_0    |         1|
|123   |system_timer_0_0                 |         1|
|124   |system_timer_1_0                 |         1|
|125   |system_timer_2_0                 |         1|
|126   |system_timer_3_0                 |         1|
|127   |system_timer_4_0                 |         1|
|128   |system_timer_5_0                 |         1|
|129   |system_xbar_3                    |         1|
|130   |system_m00_regslice_3            |         1|
|131   |system_m01_regslice_1            |         1|
|132   |system_m02_regslice_1            |         1|
|133   |system_m03_regslice_1            |         1|
|134   |system_m04_regslice_1            |         1|
|135   |system_m05_regslice_1            |         1|
|136   |system_m06_regslice_1            |         1|
|137   |system_m07_regslice_1            |         1|
|138   |system_s00_regslice_3            |         1|
|139   |system_dff_en_reset_vector_0_1   |         1|
|140   |system_gpio_0                    |         1|
|141   |system_iic_0                     |         1|
|142   |system_intc_1                    |         1|
|143   |system_intr_1                    |         1|
|144   |system_intr_concat_1             |         1|
|145   |system_io_switch_0               |         1|
|146   |system_logic_1_1                 |         1|
|147   |system_mb_1                      |         1|
|148   |system_mb_bram_ctrl_1            |         1|
|149   |system_rst_clk_wiz_1_100M_1      |         1|
|150   |system_spi_0                     |         1|
|151   |system_timer_0                   |         1|
|152   |system_dlmb_v10_1                |         1|
|153   |system_ilmb_v10_1                |         1|
|154   |system_lmb_bram_1                |         1|
|155   |system_lmb_bram_if_cntlr_1       |         1|
|156   |system_xbar_4                    |         1|
|157   |system_m00_regslice_4            |         1|
|158   |system_m01_regslice_2            |         1|
|159   |system_m02_regslice_2            |         1|
|160   |system_m03_regslice_2            |         1|
|161   |system_m04_regslice_2            |         1|
|162   |system_m05_regslice_2            |         1|
|163   |system_m06_regslice_2            |         1|
|164   |system_m07_regslice_2            |         1|
|165   |system_s00_regslice_4            |         1|
|166   |system_dff_en_reset_vector_0_2   |         1|
|167   |system_gpio_1                    |         1|
|168   |system_iic_1                     |         1|
|169   |system_intc_2                    |         1|
|170   |system_intr_2                    |         1|
|171   |system_intr_concat_2             |         1|
|172   |system_io_switch_1               |         1|
|173   |system_logic_1_2                 |         1|
|174   |system_mb_2                      |         1|
|175   |system_mb_bram_ctrl_2            |         1|
|176   |system_rst_clk_wiz_1_100M_2      |         1|
|177   |system_spi_1                     |         1|
|178   |system_timer_1                   |         1|
|179   |system_dlmb_v10_2                |         1|
|180   |system_ilmb_v10_2                |         1|
|181   |system_lmb_bram_2                |         1|
|182   |system_lmb_bram_if_cntlr_2       |         1|
|183   |system_axi_dma_0_0               |         1|
|184   |system_axis_data_fifo_0_0        |         1|
|185   |system_constant_tkeep_tstrb_0    |         1|
|186   |system_trace_cntrl_64_0_0        |         1|
|187   |system_axi_dma_0_1               |         1|
|188   |system_axis_data_fifo_0_1        |         1|
|189   |system_constant_tkeep_tstrb_1    |         1|
|190   |system_trace_cntrl_32_0_0        |         1|
|191   |system_xbar_7                    |         1|
|192   |system_m00_regslice_7            |         1|
|193   |system_auto_cc_0                 |         1|
|194   |system_m01_regslice_5            |         1|
|195   |system_auto_cc_1                 |         1|
|196   |system_m02_regslice_5            |         1|
|197   |system_m03_regslice_5            |         1|
|198   |system_m04_regslice_4            |         1|
|199   |system_m05_regslice_4            |         1|
|200   |system_auto_cc_2                 |         1|
|201   |system_m06_regslice_4            |         1|
|202   |system_auto_cc_3                 |         1|
|203   |system_m07_regslice_4            |         1|
|204   |system_m08_regslice_2            |         1|
|205   |system_m09_regslice_2            |         1|
|206   |system_auto_pc_11                |         1|
|207   |system_s00_regslice_7            |         1|
|208   |system_xbar_8                    |         1|
|209   |system_auto_pc_12                |         1|
|210   |system_m00_regslice_8            |         1|
|211   |system_s00_regslice_8            |         1|
|212   |system_auto_us_1                 |         1|
|213   |system_s01_regslice_2            |         1|
|214   |system_axi_vdma_0                |         1|
|215   |system_proc_sys_reset_pixelclk_0 |         1|
|216   |system_xlconcat_0_0              |         1|
|217   |system_axis_register_slice_0_0   |         1|
|218   |system_color_convert_0           |         1|
|219   |system_pixel_pack_0              |         1|
|220   |system_axi_gpio_hdmiin_0         |         1|
|221   |system_color_swap_0_0            |         1|
|222   |system_dvi2rgb_0_0               |         1|
|223   |system_v_vid_in_axi4s_0_0        |         1|
|224   |system_vtc_in_0                  |         1|
|225   |system_axis_register_slice_0_1   |         1|
|226   |system_color_convert_1           |         1|
|227   |system_pixel_unpack_0            |         1|
|228   |system_axi_dynclk_0              |         1|
|229   |system_color_swap_0_1            |         1|
|230   |system_hdmi_out_hpd_video_0      |         1|
|231   |system_rgb2dvi_0_0               |         1|
|232   |system_v_axi4s_vid_out_0_0       |         1|
|233   |system_vtc_out_0                 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |system_arduino_gpio_0            |     1|
|2     |system_audio_direct_0_0          |     1|
|3     |system_audio_path_sel_0          |     1|
|4     |system_auto_cc_0                 |     1|
|5     |system_auto_cc_1                 |     1|
|6     |system_auto_cc_2                 |     1|
|7     |system_auto_cc_3                 |     1|
|8     |system_auto_pc_0                 |     1|
|9     |system_auto_pc_1                 |     1|
|10    |system_auto_pc_10                |     1|
|11    |system_auto_pc_11                |     1|
|12    |system_auto_pc_12                |     1|
|13    |system_auto_pc_2                 |     1|
|14    |system_auto_pc_3                 |     1|
|15    |system_auto_pc_4                 |     1|
|16    |system_auto_pc_5                 |     1|
|17    |system_auto_pc_6                 |     1|
|18    |system_auto_pc_7                 |     1|
|19    |system_auto_pc_8                 |     1|
|20    |system_auto_pc_9                 |     1|
|21    |system_auto_us_0                 |     1|
|22    |system_auto_us_1                 |     1|
|23    |system_axi_dma_0_0               |     1|
|24    |system_axi_dma_0_1               |     1|
|25    |system_axi_dynclk_0              |     1|
|26    |system_axi_gpio_hdmiin_0         |     1|
|27    |system_axi_vdma_0                |     1|
|28    |system_axis_data_fifo_0_0        |     1|
|29    |system_axis_data_fifo_0_1        |     1|
|30    |system_axis_register_slice_0_0   |     1|
|31    |system_axis_register_slice_0_1   |     1|
|32    |system_btns_gpio_0               |     1|
|33    |system_ck_gpio_0                 |     1|
|34    |system_color_convert_0           |     1|
|35    |system_color_convert_1           |     1|
|36    |system_color_swap_0_0            |     1|
|37    |system_color_swap_0_1            |     1|
|38    |system_concat_arduino_0          |     1|
|39    |system_concat_interrupts_0       |     1|
|40    |system_concat_pmoda_0            |     1|
|41    |system_constant_10bit_0_0        |     1|
|42    |system_constant_8bit_0_0         |     1|
|43    |system_constant_tkeep_tstrb_0    |     1|
|44    |system_constant_tkeep_tstrb_1    |     1|
|45    |system_design1_0_0               |     1|
|46    |system_dff_en_reset_vector_0_0   |     1|
|47    |system_dff_en_reset_vector_0_1   |     1|
|48    |system_dff_en_reset_vector_0_2   |     1|
|49    |system_dlmb_v10_0                |     1|
|50    |system_dlmb_v10_1                |     1|
|51    |system_dlmb_v10_2                |     1|
|52    |system_dvi2rgb_0_0               |     1|
|53    |system_gpio_0                    |     1|
|54    |system_gpio_1                    |     1|
|55    |system_hdmi_out_hpd_video_0      |     1|
|56    |system_iic_0                     |     1|
|57    |system_iic_1                     |     1|
|58    |system_iic_direct_0              |     1|
|59    |system_ilmb_v10_0                |     1|
|60    |system_ilmb_v10_1                |     1|
|61    |system_ilmb_v10_2                |     1|
|62    |system_intc_0                    |     1|
|63    |system_intc_1                    |     1|
|64    |system_intc_2                    |     1|
|65    |system_intr_0                    |     1|
|66    |system_intr_1                    |     1|
|67    |system_intr_2                    |     1|
|68    |system_intr_concat_0             |     1|
|69    |system_intr_concat_1             |     1|
|70    |system_intr_concat_2             |     1|
|71    |system_io_switch_0               |     1|
|72    |system_io_switch_0_0             |     1|
|73    |system_io_switch_1               |     1|
|74    |system_iop_interrupts_0          |     1|
|75    |system_leds_gpio_0               |     1|
|76    |system_lmb_bram_0                |     1|
|77    |system_lmb_bram_1                |     1|
|78    |system_lmb_bram_2                |     1|
|79    |system_lmb_bram_if_cntlr_0       |     1|
|80    |system_lmb_bram_if_cntlr_1       |     1|
|81    |system_lmb_bram_if_cntlr_2       |     1|
|82    |system_logic_1_0                 |     1|
|83    |system_logic_1_1                 |     1|
|84    |system_logic_1_2                 |     1|
|85    |system_logic_1_3                 |     1|
|86    |system_m00_regslice_0            |     1|
|87    |system_m00_regslice_1            |     1|
|88    |system_m00_regslice_2            |     1|
|89    |system_m00_regslice_3            |     1|
|90    |system_m00_regslice_4            |     1|
|91    |system_m00_regslice_5            |     1|
|92    |system_m00_regslice_6            |     1|
|93    |system_m00_regslice_7            |     1|
|94    |system_m00_regslice_8            |     1|
|95    |system_m01_regslice_0            |     1|
|96    |system_m01_regslice_1            |     1|
|97    |system_m01_regslice_2            |     1|
|98    |system_m01_regslice_3            |     1|
|99    |system_m01_regslice_4            |     1|
|100   |system_m01_regslice_5            |     1|
|101   |system_m02_regslice_0            |     1|
|102   |system_m02_regslice_1            |     1|
|103   |system_m02_regslice_2            |     1|
|104   |system_m02_regslice_3            |     1|
|105   |system_m02_regslice_4            |     1|
|106   |system_m02_regslice_5            |     1|
|107   |system_m03_regslice_0            |     1|
|108   |system_m03_regslice_1            |     1|
|109   |system_m03_regslice_2            |     1|
|110   |system_m03_regslice_3            |     1|
|111   |system_m03_regslice_4            |     1|
|112   |system_m03_regslice_5            |     1|
|113   |system_m04_regslice_0            |     1|
|114   |system_m04_regslice_1            |     1|
|115   |system_m04_regslice_2            |     1|
|116   |system_m04_regslice_3            |     1|
|117   |system_m04_regslice_4            |     1|
|118   |system_m05_regslice_0            |     1|
|119   |system_m05_regslice_1            |     1|
|120   |system_m05_regslice_2            |     1|
|121   |system_m05_regslice_3            |     1|
|122   |system_m05_regslice_4            |     1|
|123   |system_m06_regslice_0            |     1|
|124   |system_m06_regslice_1            |     1|
|125   |system_m06_regslice_2            |     1|
|126   |system_m06_regslice_3            |     1|
|127   |system_m06_regslice_4            |     1|
|128   |system_m07_regslice_0            |     1|
|129   |system_m07_regslice_1            |     1|
|130   |system_m07_regslice_2            |     1|
|131   |system_m07_regslice_3            |     1|
|132   |system_m07_regslice_4            |     1|
|133   |system_m08_regslice_0            |     1|
|134   |system_m08_regslice_1            |     1|
|135   |system_m08_regslice_2            |     1|
|136   |system_m09_regslice_0            |     1|
|137   |system_m09_regslice_1            |     1|
|138   |system_m09_regslice_2            |     1|
|139   |system_m10_regslice_0            |     1|
|140   |system_m11_regslice_0            |     1|
|141   |system_m12_regslice_0            |     1|
|142   |system_m13_regslice_0            |     1|
|143   |system_m14_regslice_0            |     1|
|144   |system_m15_regslice_0            |     1|
|145   |system_m16_regslice_0            |     1|
|146   |system_mb3_timer_capture_0_0     |     1|
|147   |system_mb3_timer_capture_1_0     |     1|
|148   |system_mb3_timer_capture_2_0     |     1|
|149   |system_mb3_timer_capture_3_0     |     1|
|150   |system_mb3_timer_capture_4_0     |     1|
|151   |system_mb3_timer_capture_5_0     |     1|
|152   |system_mb3_timer_capture_6_0     |     1|
|153   |system_mb3_timer_capture_7_0     |     1|
|154   |system_mb3_timer_generate_0      |     1|
|155   |system_mb3_timer_pwm_0           |     1|
|156   |system_mb3_timers_interrupt_0    |     1|
|157   |system_mb_0                      |     1|
|158   |system_mb_1                      |     1|
|159   |system_mb_2                      |     1|
|160   |system_mb_bram_ctrl_0            |     1|
|161   |system_mb_bram_ctrl_1            |     1|
|162   |system_mb_bram_ctrl_2            |     1|
|163   |system_mb_iop_arduino_intr_ack_0 |     1|
|164   |system_mb_iop_arduino_reset_0    |     1|
|165   |system_mb_iop_pmoda_intr_ack_0   |     1|
|166   |system_mb_iop_pmoda_reset_0      |     1|
|167   |system_mb_iop_pmodb_intr_ack_0   |     1|
|168   |system_mb_iop_pmodb_reset_0      |     1|
|169   |system_mdm_1_0                   |     1|
|170   |system_ow_master_top_1_0         |     1|
|171   |system_pixel_pack_0              |     1|
|172   |system_pixel_unpack_0            |     1|
|173   |system_proc_sys_reset_fclk1_0    |     1|
|174   |system_proc_sys_reset_pixelclk_0 |     1|
|175   |system_ps7_0_0                   |     1|
|176   |system_rgb2dvi_0_0               |     1|
|177   |system_rgbleds_gpio_0            |     1|
|178   |system_rst_clk_wiz_1_100M_0      |     1|
|179   |system_rst_clk_wiz_1_100M_1      |     1|
|180   |system_rst_clk_wiz_1_100M_2      |     1|
|181   |system_rst_ps7_0_fclk0_0         |     1|
|182   |system_rst_ps7_0_fclk3_0         |     1|
|183   |system_s00_regslice_0            |     1|
|184   |system_s00_regslice_1            |     1|
|185   |system_s00_regslice_2            |     1|
|186   |system_s00_regslice_3            |     1|
|187   |system_s00_regslice_4            |     1|
|188   |system_s00_regslice_5            |     1|
|189   |system_s00_regslice_6            |     1|
|190   |system_s00_regslice_7            |     1|
|191   |system_s00_regslice_8            |     1|
|192   |system_s01_regslice_0            |     1|
|193   |system_s01_regslice_1            |     1|
|194   |system_s01_regslice_2            |     1|
|195   |system_s02_regslice_0            |     1|
|196   |system_spi_0                     |     1|
|197   |system_spi_1                     |     1|
|198   |system_spi_direct_0              |     1|
|199   |system_spi_shared_0              |     1|
|200   |system_switches_gpio_0           |     1|
|201   |system_system_interrupts_0       |     1|
|202   |system_tier2_xbar_0_0            |     1|
|203   |system_tier2_xbar_1_0            |     1|
|204   |system_tier2_xbar_2_0            |     1|
|205   |system_timer_0                   |     1|
|206   |system_timer_0_0                 |     1|
|207   |system_timer_1                   |     1|
|208   |system_timer_1_0                 |     1|
|209   |system_timer_2_0                 |     1|
|210   |system_timer_3_0                 |     1|
|211   |system_timer_4_0                 |     1|
|212   |system_timer_5_0                 |     1|
|213   |system_trace_cntrl_32_0_0        |     1|
|214   |system_trace_cntrl_64_0_0        |     1|
|215   |system_uartlite_0                |     1|
|216   |system_v_axi4s_vid_out_0_0       |     1|
|217   |system_v_vid_in_axi4s_0_0        |     1|
|218   |system_vtc_in_0                  |     1|
|219   |system_vtc_out_0                 |     1|
|220   |system_xadc_0                    |     1|
|221   |system_xbar_0                    |     1|
|222   |system_xbar_1                    |     1|
|223   |system_xbar_2                    |     1|
|224   |system_xbar_3                    |     1|
|225   |system_xbar_4                    |     1|
|226   |system_xbar_5                    |     1|
|227   |system_xbar_6                    |     1|
|228   |system_xbar_7                    |     1|
|229   |system_xbar_8                    |     1|
|230   |system_xlconcat_0_0              |     1|
|231   |system_xlconcat_0_1              |     1|
|232   |system_xlslice_0_0               |     1|
|233   |system_xlslice_1_0               |     1|
|234   |IBUF                             |    27|
|235   |IOBUF                            |    62|
|236   |OBUF                             |    15|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------+------+
|      |Instance                      |Module                             |Cells |
+------+------------------------------+-----------------------------------+------+
|1     |top                           |                                   | 28800|
|2     |  system_i                    |system                             | 28696|
|3     |    axi_interconnect_0        |system_axi_interconnect_0_0        |  1073|
|4     |      m00_couplers            |m00_couplers_imp_LCIC31            |   383|
|5     |      s00_couplers            |s00_couplers_imp_Y9JEWS            |   152|
|6     |      s01_couplers            |s01_couplers_imp_1N4HKML           |   152|
|7     |      s02_couplers            |s02_couplers_imp_1Y5U2QN           |   152|
|8     |    axi_mem_intercon          |system_axi_mem_intercon_0          |  1274|
|9     |      m00_couplers            |m00_couplers_imp_1TEAG88           |   530|
|10    |      s00_couplers            |s00_couplers_imp_1P403ZT           |   248|
|11    |      s01_couplers            |s01_couplers_imp_VQ497S            |   142|
|12    |    ps7_0_axi_periph          |system_ps7_0_axi_periph_0          |  5427|
|13    |      m00_couplers            |m00_couplers_imp_1H7AUOX           |   283|
|14    |      m01_couplers            |m01_couplers_imp_4Y7TYO            |   283|
|15    |      m02_couplers            |m02_couplers_imp_FKL2TE            |   222|
|16    |      m03_couplers            |m03_couplers_imp_15QZ4LV           |   222|
|17    |      m04_couplers            |m04_couplers_imp_TUCI1Y            |   222|
|18    |      m05_couplers            |m05_couplers_imp_1IWS6WN           |   283|
|19    |      m06_couplers            |m06_couplers_imp_1TJ5H51           |   283|
|20    |      m07_couplers            |m07_couplers_imp_IE0TQS            |   275|
|21    |      m08_couplers            |m08_couplers_imp_1KSFJCE           |   254|
|22    |      m09_couplers            |m09_couplers_imp_REJNZZ            |   283|
|23    |      m10_couplers            |m10_couplers_imp_FKDLSY            |   177|
|24    |      s00_couplers            |s00_couplers_imp_11SE3QO           |   506|
|25    |    ps7_0_axi_periph_1        |system_ps7_0_axi_periph_1_0        |  1328|
|26    |      m00_couplers            |m00_couplers_imp_1RM6CX9           |    98|
|27    |      m01_couplers            |m01_couplers_imp_KUYE0S            |   108|
|28    |      m02_couplers            |m02_couplers_imp_RFW58U            |   100|
|29    |      m03_couplers            |m03_couplers_imp_1KR8P3Z           |   108|
|30    |      s00_couplers            |s00_couplers_imp_1MHH0N0           |   429|
|31    |    iop_arduino               |iop_arduino_imp_1IUOJZS            |  5990|
|32    |      microblaze_0_axi_periph |system_microblaze_0_axi_periph_0   |  4316|
|33    |        m00_couplers          |m00_couplers_imp_F4WAG9            |   102|
|34    |        m01_couplers          |m01_couplers_imp_16F8Q60           |   106|
|35    |        m02_couplers          |m02_couplers_imp_1D5RNNU           |   100|
|36    |        m03_couplers          |m03_couplers_imp_8OD997            |   106|
|37    |        m04_couplers          |m04_couplers_imp_1QWSR5A           |   106|
|38    |        m05_couplers          |m05_couplers_imp_LBFZSV            |   106|
|39    |        m06_couplers          |m06_couplers_imp_S1YYOD            |   102|
|40    |        m07_couplers          |m07_couplers_imp_1KG9RQ4           |   152|
|41    |        m08_couplers          |m08_couplers_imp_JBEN52            |    96|
|42    |        m09_couplers          |m09_couplers_imp_1TGY88N           |    98|
|43    |        m10_couplers          |m10_couplers_imp_1D5PPRE           |    98|
|44    |        m11_couplers          |m11_couplers_imp_8O9WSB            |    98|
|45    |        m12_couplers          |m12_couplers_imp_F4UNK9            |    98|
|46    |        m13_couplers          |m13_couplers_imp_16F5OPK           |    98|
|47    |        m14_couplers          |m14_couplers_imp_S1WD2L            |   106|
|48    |        m15_couplers          |m15_couplers_imp_1KG5RJW           |   110|
|49    |        m16_couplers          |m16_couplers_imp_1QWQJPQ           |    98|
|50    |        s00_couplers          |s00_couplers_imp_A49DK             |   152|
|51    |      gpio_subsystem          |gpio_subsystem_imp_ZABPZ7          |   155|
|52    |      iic_subsystem           |iic_subsystem_imp_1VRBWT8          |    47|
|53    |      lmb                     |lmb_imp_1J0DO9M                    |   425|
|54    |      spi_subsystem           |spi_subsystem_imp_Z7WCGE           |   100|
|55    |      timers_subsystem        |timers_subsystem_imp_KI37Z4        |   298|
|56    |    iop_pmoda                 |iop_pmoda_imp_FEB2YU               |  3086|
|57    |      microblaze_0_axi_periph |system_microblaze_0_axi_periph_1   |  1957|
|58    |        m00_couplers          |m00_couplers_imp_U0I8OB            |   102|
|59    |        m01_couplers          |m01_couplers_imp_1HWHNNE           |   106|
|60    |        m02_couplers          |m02_couplers_imp_1TCTBT4           |   100|
|61    |        m03_couplers          |m03_couplers_imp_JE4YAH            |   106|
|62    |        m04_couplers          |m04_couplers_imp_1F32ORW           |    98|
|63    |        m05_couplers          |m05_couplers_imp_68COZH            |   106|
|64    |        m06_couplers          |m06_couplers_imp_HOOEXB            |   106|
|65    |        m07_couplers          |m07_couplers_imp_14GPFRY           |   152|
|66    |        s00_couplers          |s00_couplers_imp_PFBA4A            |   152|
|67    |      lmb                     |lmb_imp_TJENT6                     |   425|
|68    |    iop_pmodb                 |iop_pmodb_imp_1TSQQJ               |  3086|
|69    |      microblaze_0_axi_periph |system_microblaze_0_axi_periph_2   |  1957|
|70    |        m00_couplers          |m00_couplers_imp_533D8T            |   102|
|71    |        m01_couplers          |m01_couplers_imp_1G898WS           |   106|
|72    |        m02_couplers          |m02_couplers_imp_15LUQB2           |   100|
|73    |        m03_couplers          |m03_couplers_imp_GJG9Q7            |   106|
|74    |        m04_couplers          |m04_couplers_imp_1J1PQOA           |    98|
|75    |        m05_couplers          |m05_couplers_imp_SVCX5N            |   106|
|76    |        m06_couplers          |m06_couplers_imp_I8YFXL            |   106|
|77    |        m07_couplers          |m07_couplers_imp_1UI2OXK           |   152|
|78    |        s00_couplers          |s00_couplers_imp_AI3GWS            |   152|
|79    |      lmb                     |lmb_imp_1VL68EJ                    |   425|
|80    |    trace_analyzer_arduino    |trace_analyzer_arduino_imp_13GEQRJ |   522|
|81    |    trace_analyzer_pmoda      |trace_analyzer_pmoda_imp_14216QF   |   402|
|82    |    video                     |video_imp_1EQPUBJ                  |  5314|
|83    |      axi_interconnect_0      |system_axi_interconnect_0_1        |  3010|
|84    |        m00_couplers          |m00_couplers_imp_17F0U9H           |   106|
|85    |        m01_couplers          |m01_couplers_imp_DW50H0            |   196|
|86    |        m02_couplers          |m02_couplers_imp_7Q885Y            |   204|
|87    |        m03_couplers          |m03_couplers_imp_1EEWPTZ           |    98|
|88    |        m04_couplers          |m04_couplers_imp_K25AYA            |   106|
|89    |        m05_couplers          |m05_couplers_imp_1RUS6CJ           |   106|
|90    |        m06_couplers          |m06_couplers_imp_1LOVFTD           |   204|
|91    |        m07_couplers          |m07_couplers_imp_R217WG            |   196|
|92    |        m08_couplers          |m08_couplers_imp_1UFEID6           |   106|
|93    |        m09_couplers          |m09_couplers_imp_I1BV1N            |   106|
|94    |        s00_couplers          |s00_couplers_imp_1BPMI78           |   431|
|95    |      axi_mem_intercon        |system_axi_mem_intercon_1          |  1226|
|96    |        m00_couplers          |m00_couplers_imp_1D9ZDWS           |   530|
|97    |        s00_couplers          |s00_couplers_imp_117EIM5           |   142|
|98    |        s01_couplers          |s01_couplers_imp_B8JDWS            |   200|
|99    |      hdmi_in                 |hdmi_in_imp_NQ29ND                 |   387|
|100   |        frontend              |frontend_imp_1IDM840               |   213|
|101   |      hdmi_out                |hdmi_out_imp_1JATQKJ               |   403|
|102   |        frontend              |frontend_imp_58W1JN                |   237|
+------+------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1919.457 ; gain = 572.293 ; free physical = 909 ; free virtual = 12287
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1919.457 ; gain = 199.449 ; free physical = 965 ; free virtual = 12343
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1919.465 ; gain = 572.293 ; free physical = 973 ; free virtual = 12351
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 62 instances

INFO: [Common 17-83] Releasing license: Synthesis
718 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1919.465 ; gain = 598.207 ; free physical = 934 ; free virtual = 12312
INFO: [Common 17-1381] The checkpoint '/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1919.465 ; gain = 0.000 ; free physical = 930 ; free virtual = 12311
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 21:11:59 2018...
