Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 19 11:56:47 2025
| Host         : Ayub running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_vga_control_sets_placed.rpt
| Design       : top_vga
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            8 |
| No           | No                    | Yes                    |              12 |            8 |
| No           | Yes                   | No                     |              12 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------+---------------------------------+------------------+----------------+--------------+
|      Clock Signal     |   Enable Signal  |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------+---------------------------------+------------------+----------------+--------------+
|  u_clk_div/clk_25MHz  |                  | u_h_counter/h_count_reg[6]_5[0] |                1 |              1 |         1.00 |
|  u_clk_div/clk_25MHz  |                  | u_v_counter/h_count_reg[7]      |                1 |              2 |         2.00 |
|  clk_100MHz_IBUF_BUFG |                  | reset_IBUF                      |                1 |              2 |         2.00 |
|  u_clk_div/clk_25MHz  |                  | u_h_counter/SR[0]               |                5 |              9 |         1.80 |
|  u_clk_div/clk_25MHz  |                  | reset_IBUF                      |                7 |             10 |         1.43 |
|  u_clk_div/clk_25MHz  | u_h_counter/E[0] | reset_IBUF                      |                6 |             10 |         1.67 |
|  u_clk_div/clk_25MHz  |                  |                                 |                8 |             30 |         3.75 |
+-----------------------+------------------+---------------------------------+------------------+----------------+--------------+


