//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.05"
//Fri Jul 08 20:46:51 2022

//Source file index table:
//file0 "\G:/Git/oscilloscope-fpga/fpga_project/src/adc_controller.vhd"
//file1 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_dcs/clock_sel.vhd"
//file2 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_osc/gowin_osc.vhd"
//file3 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_rpll/gowin_rpll.vhd"
//file4 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_sdpb/dual_bram.vhd"
//file5 "\G:/Git/oscilloscope-fpga/fpga_project/src/top_level.vhd"
//file6 "\G:/Git/oscilloscope-fpga/fpga_project/src/vga_controller.vhd"
//file7 "\G:/Git/oscilloscope-fpga/fpga_project/src/dual_adc_bram/dual_adc_bram.vhd"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  CLOCK_IN_d,
  LCD_CLOCK_d,
  sys_clock
)
;
input CLOCK_IN_d;
output LCD_CLOCK_d;
output sys_clock;
wire main_clock;
wire clkoutp_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(main_clock),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(LCD_CLOCK_d),
    .CLKOUTD3(sys_clock),
    .LOCK(lock_o),
    .CLKIN(CLOCK_IN_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1N-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=12;
defparam rpll_inst.FBDIV_SEL=49;
defparam rpll_inst.FCLKIN="24";
defparam rpll_inst.IDIV_SEL=2;
defparam rpll_inst.ODIV_SEL=2;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module dual_bram (
  sys_clock,
  LCD_CLOCK_d,
  rst_data_wren,
  bram_rd_clk_en,
  bram_wr_addr,
  bram_rd_addr,
  bram_qout
)
;
input sys_clock;
input LCD_CLOCK_d;
input rst_data_wren;
input bram_rd_clk_en;
input [14:0] bram_wr_addr;
input [14:0] bram_rd_addr;
output [0:0] bram_qout;
wire dff_q_0;
wire [0:0] sdpb_inst_0_DO_o;
wire [0:0] sdpb_inst_1_DO_o;
wire [31:1] DO;
wire [31:1] DO_0;
wire VCC;
wire GND;
  DFFE dff_inst_0 (
    .Q(dff_q_0),
    .D(bram_rd_addr[14]),
    .CLK(LCD_CLOCK_d),
    .CE(bram_rd_clk_en) 
);
  SDPB sdpb_inst_0 (
    .DO({DO[31:1],sdpb_inst_0_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,bram_wr_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(bram_wr_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(rst_data_wren),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=1;
defparam sdpb_inst_0.BIT_WIDTH_1=1;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:1],sdpb_inst_1_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .BLKSELA({GND,GND,bram_wr_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(bram_wr_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(rst_data_wren),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=1;
defparam sdpb_inst_1.BIT_WIDTH_1=1;
defparam sdpb_inst_1.BLK_SEL_0=3'b001;
defparam sdpb_inst_1.BLK_SEL_1=3'b001;
defparam sdpb_inst_1.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  MUX2 mux_inst_0 (
    .O(bram_qout[0]),
    .I0(sdpb_inst_0_DO_o[0]),
    .I1(sdpb_inst_1_DO_o[0]),
    .S0(dff_q_0) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_bram */
module vga_controller (
  LCD_CLOCK_d,
  sys_clock,
  rst_bram_start_Z,
  rst_bram_complete_Z,
  LCD_DEN_d,
  lcd_r_1_3,
  sig_hsync_5,
  sig_vsync_5,
  bram_qout
)
;
input LCD_CLOCK_d;
input sys_clock;
input rst_bram_start_Z;
output rst_bram_complete_Z;
output LCD_DEN_d;
output lcd_r_1_3;
output sig_hsync_5;
output sig_vsync_5;
output [0:0] bram_qout;
wire n542_3;
wire n388_5;
wire n70_5;
wire n68_5;
wire n67_5;
wire n66_5;
wire n65_5;
wire n64_5;
wire n63_5;
wire n62_5;
wire n524_5;
wire n524_6;
wire n524_7;
wire LCD_DEN_d_5;
wire LCD_DEN_d_6;
wire LCD_DEN_d_7;
wire LCD_DEN_d_8;
wire n542_4;
wire x_Pixel_3_9;
wire n69_6;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire LCD_G_d_1_4;
wire LCD_G_d_1_5;
wire bram_rd_addr_1_6;
wire sig_hsync_6;
wire sig_hsync_7;
wire sig_vsync_7;
wire n524_8;
wire LCD_DEN_d_9;
wire LCD_DEN_d_10;
wire n542_5;
wire n542_6;
wire LCD_G_d_1_6;
wire LCD_G_d_1_7;
wire LCD_G_d_1_8;
wire LCD_G_d_1_9;
wire LCD_G_d_1_10;
wire LCD_G_d_1_11;
wire sig_hsync_8;
wire n542_7;
wire n542_8;
wire n542_9;
wire LCD_G_d_1_12;
wire LCD_G_d_1_13;
wire sig_vsync_10;
wire n68_8;
wire n69_8;
wire n524_11;
wire n117_18;
wire n337_11;
wire n321_68;
wire n71_8;
wire n524_13;
wire bram_rd_clk_en;
wire bram_rd_clk_en_9;
wire rst_data_wren;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_0_COUT;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n237_1;
wire n237_2;
wire n236_1;
wire n236_2;
wire n235_1;
wire n235_2;
wire n234_1;
wire n234_2;
wire n233_1;
wire n233_2;
wire n232_1;
wire n232_2;
wire n231_1;
wire n231_2;
wire n230_1;
wire n230_2;
wire n336_1;
wire n336_2;
wire n335_1;
wire n335_2;
wire n334_1;
wire n334_2;
wire n333_1;
wire n333_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_0_COUT;
wire y_Pixel_6_4;
wire mult_1032_DOUT_1_1;
wire mult_1032_DOUT_1_2;
wire mult_1032_DOUT_2_1;
wire mult_1032_DOUT_2_2;
wire mult_1032_DOUT_3_1;
wire mult_1032_DOUT_3_2;
wire mult_1032_DOUT_4_1;
wire mult_1032_DOUT_4_2;
wire mult_1032_DOUT_5_1;
wire mult_1032_DOUT_5_2;
wire mult_1032_DOUT_6_1;
wire mult_1032_DOUT_6_2;
wire mult_1032_DOUT_7_1;
wire mult_1032_DOUT_8_3;
wire y_Pixel_7_4;
wire y_Pixel_8_4;
wire y_Pixel_9_4;
wire y_Pixel_10_4;
wire y_Pixel_11_4;
wire y_Pixel_12_4;
wire y_Pixel_13_4;
wire mult_1033_DOUT_8_3;
wire n259_1_SUM;
wire n259_3;
wire n260_1_SUM;
wire n260_3;
wire n261_1_SUM;
wire n261_3;
wire n262_1_SUM;
wire n262_3;
wire n263_1_SUM;
wire n263_3;
wire n264_1_SUM;
wire n264_3;
wire n265_1_SUM;
wire n265_3;
wire n266_1_SUM;
wire n266_3;
wire n267_1_SUM;
wire n267_3;
wire n268_1_SUM;
wire n268_3;
wire n269_1_SUM;
wire n269_3;
wire n270_1_SUM;
wire n270_3;
wire n271_1_SUM;
wire n271_3;
wire n272_1_SUM;
wire n272_3;
wire n387_5;
wire n39_6;
wire [8:3] x_Pixel;
wire [14:0] bram_rd_addr;
wire [14:0] bram_wr_addr;
wire [10:0] x_Count;
wire [14:0] rst_data_addr;
wire [14:0] rst_frame_buffer_count;
wire [9:0] y_Count;
wire [14:3] y_Pixel;
wire VCC;
wire GND;
  LUT4 LCD_DEN_d_s (
    .F(LCD_DEN_d),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_8) 
);
defparam LCD_DEN_d_s.INIT=16'h0B00;
  LUT3 n542_s0 (
    .F(n542_3),
    .I0(n542_4),
    .I1(rst_frame_buffer_count[14]),
    .I2(rst_bram_start_Z) 
);
defparam n542_s0.INIT=8'hB0;
  LUT2 n388_s2 (
    .F(n388_5),
    .I0(n542_4),
    .I1(rst_frame_buffer_count[14]) 
);
defparam n388_s2.INIT=4'h4;
  LUT2 x_Pixel_3_s3 (
    .F(x_Pixel[3]),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9) 
);
defparam x_Pixel_3_s3.INIT=4'h6;
  LUT3 n70_s1 (
    .F(n70_5),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(n524_7) 
);
defparam n70_s1.INIT=8'h60;
  LUT3 n68_s1 (
    .F(n68_5),
    .I0(y_Pixel[4]),
    .I1(n68_8),
    .I2(n524_7) 
);
defparam n68_s1.INIT=8'h60;
  LUT4 n67_s1 (
    .F(n67_5),
    .I0(y_Pixel[4]),
    .I1(n68_8),
    .I2(y_Pixel[5]),
    .I3(n524_7) 
);
defparam n67_s1.INIT=16'h7800;
  LUT3 n66_s1 (
    .F(n66_5),
    .I0(y_Count[5]),
    .I1(n66_6),
    .I2(n524_7) 
);
defparam n66_s1.INIT=8'h60;
  LUT4 n65_s1 (
    .F(n65_5),
    .I0(y_Count[5]),
    .I1(n66_6),
    .I2(y_Count[6]),
    .I3(n524_7) 
);
defparam n65_s1.INIT=16'h7800;
  LUT4 n64_s1 (
    .F(n64_5),
    .I0(n64_6),
    .I1(n66_6),
    .I2(y_Count[7]),
    .I3(n524_7) 
);
defparam n64_s1.INIT=16'h7800;
  LUT2 n63_s1 (
    .F(n63_5),
    .I0(n63_6),
    .I1(n524_7) 
);
defparam n63_s1.INIT=4'h8;
  LUT4 n62_s1 (
    .F(n62_5),
    .I0(n62_6),
    .I1(n66_6),
    .I2(y_Count[9]),
    .I3(n524_7) 
);
defparam n62_s1.INIT=16'h7800;
  LUT3 LCD_G_d_1_s (
    .F(lcd_r_1_3),
    .I0(LCD_G_d_1_4),
    .I1(LCD_G_d_1_5),
    .I2(bram_qout[0]) 
);
defparam LCD_G_d_1_s.INIT=8'h0D;
  LUT3 bram_rd_addr_0_s1 (
    .F(bram_rd_addr[0]),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(LCD_DEN_d) 
);
defparam bram_rd_addr_0_s1.INIT=8'h60;
  LUT4 bram_rd_addr_2_s1 (
    .F(bram_rd_addr[2]),
    .I0(x_Count[3]),
    .I1(bram_rd_addr_1_6),
    .I2(x_Count[4]),
    .I3(LCD_DEN_d) 
);
defparam bram_rd_addr_2_s1.INIT=16'h1E00;
  LUT2 bram_rd_addr_3_s1 (
    .F(bram_rd_addr[3]),
    .I0(n240_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_3_s1.INIT=4'h8;
  LUT2 bram_rd_addr_4_s1 (
    .F(bram_rd_addr[4]),
    .I0(n239_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_4_s1.INIT=4'h8;
  LUT2 bram_rd_addr_5_s1 (
    .F(bram_rd_addr[5]),
    .I0(n238_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_5_s1.INIT=4'h8;
  LUT2 bram_rd_addr_6_s1 (
    .F(bram_rd_addr[6]),
    .I0(n237_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_6_s1.INIT=4'h8;
  LUT2 bram_rd_addr_7_s1 (
    .F(bram_rd_addr[7]),
    .I0(n236_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_7_s1.INIT=4'h8;
  LUT2 bram_rd_addr_8_s1 (
    .F(bram_rd_addr[8]),
    .I0(n235_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_8_s1.INIT=4'h8;
  LUT2 bram_rd_addr_9_s1 (
    .F(bram_rd_addr[9]),
    .I0(n234_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_9_s1.INIT=4'h8;
  LUT2 bram_rd_addr_10_s1 (
    .F(bram_rd_addr[10]),
    .I0(n233_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_10_s1.INIT=4'h8;
  LUT2 bram_rd_addr_11_s1 (
    .F(bram_rd_addr[11]),
    .I0(n232_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_11_s1.INIT=4'h8;
  LUT2 bram_rd_addr_12_s1 (
    .F(bram_rd_addr[12]),
    .I0(n231_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_12_s1.INIT=4'h8;
  LUT2 bram_rd_addr_13_s1 (
    .F(bram_rd_addr[13]),
    .I0(n230_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_13_s1.INIT=4'h8;
  LUT2 bram_wr_addr_0_s1 (
    .F(bram_wr_addr[0]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[0]) 
);
defparam bram_wr_addr_0_s1.INIT=4'h8;
  LUT2 bram_wr_addr_1_s1 (
    .F(bram_wr_addr[1]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[1]) 
);
defparam bram_wr_addr_1_s1.INIT=4'h8;
  LUT2 bram_wr_addr_2_s1 (
    .F(bram_wr_addr[2]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[2]) 
);
defparam bram_wr_addr_2_s1.INIT=4'h8;
  LUT2 bram_wr_addr_3_s1 (
    .F(bram_wr_addr[3]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[3]) 
);
defparam bram_wr_addr_3_s1.INIT=4'h8;
  LUT2 bram_wr_addr_4_s1 (
    .F(bram_wr_addr[4]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[4]) 
);
defparam bram_wr_addr_4_s1.INIT=4'h8;
  LUT2 bram_wr_addr_5_s1 (
    .F(bram_wr_addr[5]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[5]) 
);
defparam bram_wr_addr_5_s1.INIT=4'h8;
  LUT2 bram_wr_addr_6_s1 (
    .F(bram_wr_addr[6]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[6]) 
);
defparam bram_wr_addr_6_s1.INIT=4'h8;
  LUT2 bram_wr_addr_7_s1 (
    .F(bram_wr_addr[7]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[7]) 
);
defparam bram_wr_addr_7_s1.INIT=4'h8;
  LUT2 bram_wr_addr_8_s1 (
    .F(bram_wr_addr[8]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[8]) 
);
defparam bram_wr_addr_8_s1.INIT=4'h8;
  LUT2 bram_wr_addr_9_s1 (
    .F(bram_wr_addr[9]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[9]) 
);
defparam bram_wr_addr_9_s1.INIT=4'h8;
  LUT2 bram_wr_addr_10_s1 (
    .F(bram_wr_addr[10]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[10]) 
);
defparam bram_wr_addr_10_s1.INIT=4'h8;
  LUT2 bram_wr_addr_11_s1 (
    .F(bram_wr_addr[11]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[11]) 
);
defparam bram_wr_addr_11_s1.INIT=4'h8;
  LUT2 bram_wr_addr_12_s1 (
    .F(bram_wr_addr[12]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[12]) 
);
defparam bram_wr_addr_12_s1.INIT=4'h8;
  LUT2 bram_wr_addr_13_s1 (
    .F(bram_wr_addr[13]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[13]) 
);
defparam bram_wr_addr_13_s1.INIT=4'h8;
  LUT2 bram_wr_addr_14_s1 (
    .F(bram_wr_addr[14]),
    .I0(rst_data_wren),
    .I1(rst_data_addr[14]) 
);
defparam bram_wr_addr_14_s1.INIT=4'h8;
  LUT4 sig_hsync_s2 (
    .F(sig_hsync_5),
    .I0(sig_hsync_6),
    .I1(sig_hsync_7),
    .I2(LCD_DEN_d_7),
    .I3(x_Count[10]) 
);
defparam sig_hsync_s2.INIT=16'hFFF8;
  LUT4 sig_vsync_s2 (
    .F(sig_vsync_5),
    .I0(sig_vsync_10),
    .I1(sig_vsync_7),
    .I2(n524_5),
    .I3(y_Count[9]) 
);
defparam sig_vsync_s2.INIT=16'hCF20;
  LUT2 x_Pixel_6_s4 (
    .F(x_Pixel[6]),
    .I0(x_Count[8]),
    .I1(LCD_DEN_d_5) 
);
defparam x_Pixel_6_s4.INIT=4'h9;
  LUT3 x_Pixel_7_s4 (
    .F(x_Pixel[7]),
    .I0(x_Count[8]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[9]) 
);
defparam x_Pixel_7_s4.INIT=8'hE1;
  LUT2 n524_s1 (
    .F(n524_5),
    .I0(y_Pixel[5]),
    .I1(n524_8) 
);
defparam n524_s1.INIT=4'h4;
  LUT4 n524_s2 (
    .F(n524_6),
    .I0(y_Count[1]),
    .I1(y_Pixel[3]),
    .I2(y_Pixel[4]),
    .I3(y_Count[9]) 
);
defparam n524_s2.INIT=16'h4000;
  LUT4 n524_s3 (
    .F(n524_7),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(sig_hsync_7),
    .I3(n524_11) 
);
defparam n524_s3.INIT=16'h8000;
  LUT4 LCD_DEN_d_s0 (
    .F(LCD_DEN_d_5),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam LCD_DEN_d_s0.INIT=16'hF800;
  LUT2 LCD_DEN_d_s1 (
    .F(LCD_DEN_d_6),
    .I0(x_Count[8]),
    .I1(x_Count[9]) 
);
defparam LCD_DEN_d_s1.INIT=4'h1;
  LUT4 LCD_DEN_d_s2 (
    .F(LCD_DEN_d_7),
    .I0(LCD_DEN_d_9),
    .I1(x_Pixel_3_9),
    .I2(x_Count[5]),
    .I3(LCD_DEN_d_10) 
);
defparam LCD_DEN_d_s2.INIT=16'hF400;
  LUT3 LCD_DEN_d_s3 (
    .F(LCD_DEN_d_8),
    .I0(x_Count[10]),
    .I1(y_Count[9]),
    .I2(n62_6) 
);
defparam LCD_DEN_d_s3.INIT=8'h01;
  LUT4 n542_s1 (
    .F(n542_4),
    .I0(rst_frame_buffer_count[9]),
    .I1(n542_5),
    .I2(n542_6),
    .I3(rst_frame_buffer_count[13]) 
);
defparam n542_s1.INIT=16'h001F;
  LUT4 x_Pixel_3_s4 (
    .F(x_Pixel_3_9),
    .I0(x_Count[2]),
    .I1(x_Count[1]),
    .I2(x_Count[3]),
    .I3(x_Count[4]) 
);
defparam x_Pixel_3_s4.INIT=16'hF800;
  LUT2 n69_s2 (
    .F(n69_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]) 
);
defparam n69_s2.INIT=4'h8;
  LUT4 n66_s2 (
    .F(n66_6),
    .I0(y_Pixel[3]),
    .I1(y_Pixel[4]),
    .I2(y_Pixel[5]),
    .I3(n69_6) 
);
defparam n66_s2.INIT=16'h8000;
  LUT2 n64_s2 (
    .F(n64_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]) 
);
defparam n64_s2.INIT=4'h8;
  LUT4 n63_s2 (
    .F(n63_6),
    .I0(y_Count[7]),
    .I1(n64_6),
    .I2(n66_6),
    .I3(y_Count[8]) 
);
defparam n63_s2.INIT=16'h7F80;
  LUT4 n62_s2 (
    .F(n62_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam n62_s2.INIT=16'h8000;
  LUT4 LCD_G_d_1_s0 (
    .F(LCD_G_d_1_4),
    .I0(LCD_G_d_1_6),
    .I1(LCD_G_d_1_7),
    .I2(LCD_G_d_1_8),
    .I3(LCD_G_d_1_9) 
);
defparam LCD_G_d_1_s0.INIT=16'h0BBB;
  LUT3 LCD_G_d_1_s1 (
    .F(LCD_G_d_1_5),
    .I0(x_Count[10]),
    .I1(LCD_G_d_1_10),
    .I2(LCD_G_d_1_11) 
);
defparam LCD_G_d_1_s1.INIT=8'h10;
  LUT2 bram_rd_addr_1_s2 (
    .F(bram_rd_addr_1_6),
    .I0(x_Count[1]),
    .I1(x_Count[2]) 
);
defparam bram_rd_addr_1_s2.INIT=4'h8;
  LUT4 sig_hsync_s3 (
    .F(sig_hsync_6),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[7]),
    .I3(LCD_DEN_d_6) 
);
defparam sig_hsync_s3.INIT=16'h0100;
  LUT2 sig_hsync_s4 (
    .F(sig_hsync_7),
    .I0(x_Count[0]),
    .I1(sig_hsync_8) 
);
defparam sig_hsync_s4.INIT=4'h4;
  LUT3 sig_vsync_s4 (
    .F(sig_vsync_7),
    .I0(y_Count[1]),
    .I1(y_Pixel[3]),
    .I2(y_Pixel[4]) 
);
defparam sig_vsync_s4.INIT=8'h80;
  LUT4 n524_s4 (
    .F(n524_8),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam n524_s4.INIT=16'h0001;
  LUT2 LCD_DEN_d_s4 (
    .F(LCD_DEN_d_9),
    .I0(x_Count[0]),
    .I1(x_Count[3]) 
);
defparam LCD_DEN_d_s4.INIT=4'h1;
  LUT4 LCD_DEN_d_s5 (
    .F(LCD_DEN_d_10),
    .I0(x_Count[6]),
    .I1(x_Count[7]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam LCD_DEN_d_s5.INIT=16'h8000;
  LUT4 n542_s2 (
    .F(n542_5),
    .I0(n542_7),
    .I1(n542_8),
    .I2(rst_frame_buffer_count[6]),
    .I3(n542_9) 
);
defparam n542_s2.INIT=16'hF800;
  LUT3 n542_s3 (
    .F(n542_6),
    .I0(rst_frame_buffer_count[12]),
    .I1(rst_frame_buffer_count[11]),
    .I2(rst_frame_buffer_count[10]) 
);
defparam n542_s3.INIT=8'h80;
  LUT3 LCD_G_d_1_s2 (
    .F(LCD_G_d_1_6),
    .I0(x_Count[4]),
    .I1(x_Count[7]),
    .I2(x_Count[8]) 
);
defparam LCD_G_d_1_s2.INIT=8'h7E;
  LUT4 LCD_G_d_1_s3 (
    .F(LCD_G_d_1_7),
    .I0(x_Count[10]),
    .I1(x_Count[9]),
    .I2(bram_rd_addr_1_6),
    .I3(LCD_G_d_1_12) 
);
defparam LCD_G_d_1_s3.INIT=16'h4000;
  LUT4 LCD_G_d_1_s4 (
    .F(LCD_G_d_1_8),
    .I0(y_Count[1]),
    .I1(y_Pixel[5]),
    .I2(y_Count[8]),
    .I3(LCD_G_d_1_13) 
);
defparam LCD_G_d_1_s4.INIT=16'h1400;
  LUT4 LCD_G_d_1_s5 (
    .F(LCD_G_d_1_9),
    .I0(y_Pixel[3]),
    .I1(y_Count[6]),
    .I2(y_Pixel[4]),
    .I3(y_Count[7]) 
);
defparam LCD_G_d_1_s5.INIT=16'h0EE0;
  LUT4 LCD_G_d_1_s6 (
    .F(LCD_G_d_1_10),
    .I0(x_Count[4]),
    .I1(x_Count[5]),
    .I2(x_Count[6]),
    .I3(x_Count[9]) 
);
defparam LCD_G_d_1_s6.INIT=16'hFE7F;
  LUT4 LCD_G_d_1_s7 (
    .F(LCD_G_d_1_11),
    .I0(x_Count[7]),
    .I1(x_Count[3]),
    .I2(x_Count[8]),
    .I3(bram_rd_addr_1_6) 
);
defparam LCD_G_d_1_s7.INIT=16'h4000;
  LUT4 sig_hsync_s5 (
    .F(sig_hsync_8),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(x_Count[4]),
    .I3(x_Count[6]) 
);
defparam sig_hsync_s5.INIT=16'h0001;
  LUT4 n542_s4 (
    .F(n542_7),
    .I0(rst_frame_buffer_count[3]),
    .I1(rst_frame_buffer_count[2]),
    .I2(rst_frame_buffer_count[1]),
    .I3(rst_frame_buffer_count[0]) 
);
defparam n542_s4.INIT=16'h8000;
  LUT2 n542_s5 (
    .F(n542_8),
    .I0(rst_frame_buffer_count[5]),
    .I1(rst_frame_buffer_count[4]) 
);
defparam n542_s5.INIT=4'h8;
  LUT2 n542_s6 (
    .F(n542_9),
    .I0(rst_frame_buffer_count[8]),
    .I1(rst_frame_buffer_count[7]) 
);
defparam n542_s6.INIT=4'h8;
  LUT3 LCD_G_d_1_s8 (
    .F(LCD_G_d_1_12),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[6]) 
);
defparam LCD_G_d_1_s8.INIT=8'h10;
  LUT4 LCD_G_d_1_s9 (
    .F(LCD_G_d_1_13),
    .I0(y_Count[6]),
    .I1(y_Pixel[3]),
    .I2(y_Count[9]),
    .I3(y_Count[5]) 
);
defparam LCD_G_d_1_s9.INIT=16'h0700;
  LUT4 sig_vsync_s6 (
    .F(sig_vsync_10),
    .I0(y_Pixel[4]),
    .I1(y_Count[1]),
    .I2(y_Count[0]),
    .I3(y_Pixel[3]) 
);
defparam sig_vsync_s6.INIT=16'h0155;
  LUT3 x_Pixel_4_s5 (
    .F(x_Pixel[4]),
    .I0(x_Count[6]),
    .I1(x_Count[5]),
    .I2(x_Pixel_3_9) 
);
defparam x_Pixel_4_s5.INIT=8'h95;
  LUT4 x_Pixel_5_s5 (
    .F(x_Pixel[5]),
    .I0(x_Count[6]),
    .I1(x_Count[5]),
    .I2(x_Pixel_3_9),
    .I3(x_Count[7]) 
);
defparam x_Pixel_5_s5.INIT=16'h15EA;
  LUT3 n68_s3 (
    .F(n68_8),
    .I0(y_Pixel[3]),
    .I1(y_Count[0]),
    .I2(y_Count[1]) 
);
defparam n68_s3.INIT=8'h80;
  LUT4 n69_s3 (
    .F(n69_8),
    .I0(y_Pixel[3]),
    .I1(y_Count[0]),
    .I2(y_Count[1]),
    .I3(n524_7) 
);
defparam n69_s3.INIT=16'h6A00;
  LUT4 bram_rd_addr_1_s3 (
    .F(bram_rd_addr[1]),
    .I0(x_Count[3]),
    .I1(x_Count[1]),
    .I2(x_Count[2]),
    .I3(LCD_DEN_d) 
);
defparam bram_rd_addr_1_s3.INIT=16'h9500;
  LUT4 n524_s6 (
    .F(n524_11),
    .I0(x_Count[7]),
    .I1(x_Count[10]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam n524_s6.INIT=16'h0008;
  LUT4 x_Pixel_8_s5 (
    .F(x_Pixel[8]),
    .I0(LCD_DEN_d_5),
    .I1(x_Count[8]),
    .I2(x_Count[9]),
    .I3(x_Count[10]) 
);
defparam x_Pixel_8_s5.INIT=16'hFE01;
  LUT4 n117_s11 (
    .F(n117_18),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam n117_s11.INIT=16'h0001;
  LUT3 n337_s3 (
    .F(n337_11),
    .I0(rst_frame_buffer_count[0]),
    .I1(n542_4),
    .I2(rst_frame_buffer_count[14]) 
);
defparam n337_s3.INIT=8'h65;
  LUT2 n321_s47 (
    .F(n321_68),
    .I0(n542_4),
    .I1(rst_frame_buffer_count[14]) 
);
defparam n321_s47.INIT=4'hB;
  LUT4 n71_s3 (
    .F(n71_8),
    .I0(y_Count[0]),
    .I1(n524_7),
    .I2(n524_5),
    .I3(n524_6) 
);
defparam n71_s3.INIT=16'h4666;
  LUT4 n524_s7 (
    .F(n524_13),
    .I0(y_Count[0]),
    .I1(n524_7),
    .I2(n524_5),
    .I3(n524_6) 
);
defparam n524_s7.INIT=16'hECCC;
  LUT4 bram_rd_addr_14_s2 (
    .F(bram_rd_addr[14]),
    .I0(GND),
    .I1(y_Pixel[14]),
    .I2(n230_2),
    .I3(LCD_DEN_d) 
);
defparam bram_rd_addr_14_s2.INIT=16'h9600;
  LUT3 bram_rd_clk_en_s2 (
    .F(bram_rd_clk_en),
    .I0(bram_rd_clk_en_9),
    .I1(LCD_DEN_d),
    .I2(n272_3) 
);
defparam bram_rd_clk_en_s2.INIT=8'hC4;
  LUT4 bram_rd_clk_en_s3 (
    .F(bram_rd_clk_en_9),
    .I0(GND),
    .I1(y_Pixel[14]),
    .I2(n230_2),
    .I3(bram_wr_addr[14]) 
);
defparam bram_rd_clk_en_s3.INIT=16'h9669;
  DFFR x_Count_9_s0 (
    .Q(x_Count[9]),
    .D(n30_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_9_s0.INIT=1'b0;
  DFFR x_Count_8_s0 (
    .Q(x_Count[8]),
    .D(n31_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_8_s0.INIT=1'b0;
  DFFR x_Count_7_s0 (
    .Q(x_Count[7]),
    .D(n32_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_7_s0.INIT=1'b0;
  DFFR x_Count_6_s0 (
    .Q(x_Count[6]),
    .D(n33_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_6_s0.INIT=1'b0;
  DFFR x_Count_5_s0 (
    .Q(x_Count[5]),
    .D(n34_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_5_s0.INIT=1'b0;
  DFFR x_Count_4_s0 (
    .Q(x_Count[4]),
    .D(n35_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_4_s0.INIT=1'b0;
  DFFR x_Count_3_s0 (
    .Q(x_Count[3]),
    .D(n36_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_3_s0.INIT=1'b0;
  DFFR x_Count_2_s0 (
    .Q(x_Count[2]),
    .D(n37_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_2_s0.INIT=1'b0;
  DFFR x_Count_1_s0 (
    .Q(x_Count[1]),
    .D(n38_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_1_s0.INIT=1'b0;
  DFFR x_Count_0_s0 (
    .Q(x_Count[0]),
    .D(n39_6),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_0_s0.INIT=1'b0;
  DFFE rst_data_addr_14_s0 (
    .Q(rst_data_addr[14]),
    .D(rst_frame_buffer_count[14]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_14_s0.INIT=1'b0;
  DFFE rst_data_addr_13_s0 (
    .Q(rst_data_addr[13]),
    .D(rst_frame_buffer_count[13]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_13_s0.INIT=1'b0;
  DFFE rst_data_addr_12_s0 (
    .Q(rst_data_addr[12]),
    .D(rst_frame_buffer_count[12]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_12_s0.INIT=1'b0;
  DFFE rst_data_addr_11_s0 (
    .Q(rst_data_addr[11]),
    .D(rst_frame_buffer_count[11]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_11_s0.INIT=1'b0;
  DFFE rst_data_addr_10_s0 (
    .Q(rst_data_addr[10]),
    .D(rst_frame_buffer_count[10]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_10_s0.INIT=1'b0;
  DFFE rst_data_addr_9_s0 (
    .Q(rst_data_addr[9]),
    .D(rst_frame_buffer_count[9]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_9_s0.INIT=1'b0;
  DFFE rst_data_addr_8_s0 (
    .Q(rst_data_addr[8]),
    .D(rst_frame_buffer_count[8]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_8_s0.INIT=1'b0;
  DFFE rst_data_addr_7_s0 (
    .Q(rst_data_addr[7]),
    .D(rst_frame_buffer_count[7]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_7_s0.INIT=1'b0;
  DFFE rst_data_addr_6_s0 (
    .Q(rst_data_addr[6]),
    .D(rst_frame_buffer_count[6]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_6_s0.INIT=1'b0;
  DFFE rst_data_addr_5_s0 (
    .Q(rst_data_addr[5]),
    .D(rst_frame_buffer_count[5]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_5_s0.INIT=1'b0;
  DFFE rst_data_addr_4_s0 (
    .Q(rst_data_addr[4]),
    .D(rst_frame_buffer_count[4]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_4_s0.INIT=1'b0;
  DFFE rst_data_addr_3_s0 (
    .Q(rst_data_addr[3]),
    .D(rst_frame_buffer_count[3]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_3_s0.INIT=1'b0;
  DFFE rst_data_addr_2_s0 (
    .Q(rst_data_addr[2]),
    .D(rst_frame_buffer_count[2]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_2_s0.INIT=1'b0;
  DFFE rst_data_addr_1_s0 (
    .Q(rst_data_addr[1]),
    .D(rst_frame_buffer_count[1]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_1_s0.INIT=1'b0;
  DFFE rst_data_addr_0_s0 (
    .Q(rst_data_addr[0]),
    .D(rst_frame_buffer_count[0]),
    .CLK(sys_clock),
    .CE(n542_3) 
);
defparam rst_data_addr_0_s0.INIT=1'b0;
  DFFR rst_data_wren_s0 (
    .Q(rst_data_wren),
    .D(n321_68),
    .CLK(sys_clock),
    .RESET(n387_5) 
);
defparam rst_data_wren_s0.INIT=1'b0;
  DFFR rst_bram_complete_s0 (
    .Q(rst_bram_complete_Z),
    .D(n388_5),
    .CLK(sys_clock),
    .RESET(n387_5) 
);
  DFFRE rst_frame_buffer_count_14_s0 (
    .Q(rst_frame_buffer_count[14]),
    .D(n323_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_14_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_13_s0 (
    .Q(rst_frame_buffer_count[13]),
    .D(n324_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_13_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_12_s0 (
    .Q(rst_frame_buffer_count[12]),
    .D(n325_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_12_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_11_s0 (
    .Q(rst_frame_buffer_count[11]),
    .D(n326_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_11_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_10_s0 (
    .Q(rst_frame_buffer_count[10]),
    .D(n327_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_10_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_9_s0 (
    .Q(rst_frame_buffer_count[9]),
    .D(n328_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_9_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_8_s0 (
    .Q(rst_frame_buffer_count[8]),
    .D(n329_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_8_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_7_s0 (
    .Q(rst_frame_buffer_count[7]),
    .D(n330_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_7_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_6_s0 (
    .Q(rst_frame_buffer_count[6]),
    .D(n331_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_6_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_5_s0 (
    .Q(rst_frame_buffer_count[5]),
    .D(n332_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_5_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_4_s0 (
    .Q(rst_frame_buffer_count[4]),
    .D(n333_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_4_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_3_s0 (
    .Q(rst_frame_buffer_count[3]),
    .D(n334_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_3_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_2_s0 (
    .Q(rst_frame_buffer_count[2]),
    .D(n335_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_2_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_1_s0 (
    .Q(rst_frame_buffer_count[1]),
    .D(n336_1),
    .CLK(sys_clock),
    .CE(n321_68),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_1_s0.INIT=1'b0;
  DFFR x_Count_10_s0 (
    .Q(x_Count[10]),
    .D(n29_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n524_13) 
);
defparam x_Count_10_s0.INIT=1'b0;
  DFFE y_Count_9_s1 (
    .Q(y_Count[9]),
    .D(n62_5),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_9_s1.INIT=1'b0;
  DFFE y_Count_8_s1 (
    .Q(y_Count[8]),
    .D(n63_5),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_8_s1.INIT=1'b0;
  DFFE y_Count_7_s1 (
    .Q(y_Count[7]),
    .D(n64_5),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_7_s1.INIT=1'b0;
  DFFE y_Count_6_s1 (
    .Q(y_Count[6]),
    .D(n65_5),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_6_s1.INIT=1'b0;
  DFFE y_Count_5_s1 (
    .Q(y_Count[5]),
    .D(n66_5),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_5_s1.INIT=1'b0;
  DFFE y_Count_4_s1 (
    .Q(y_Pixel[5]),
    .D(n67_5),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_4_s1.INIT=1'b0;
  DFFE y_Count_3_s1 (
    .Q(y_Pixel[4]),
    .D(n68_5),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_3_s1.INIT=1'b0;
  DFFE y_Count_2_s1 (
    .Q(y_Pixel[3]),
    .D(n69_8),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_2_s1.INIT=1'b0;
  DFFE y_Count_1_s1 (
    .Q(y_Count[1]),
    .D(n70_5),
    .CLK(LCD_CLOCK_d),
    .CE(n524_13) 
);
defparam y_Count_1_s1.INIT=1'b0;
  DFFR rst_frame_buffer_count_0_s1 (
    .Q(rst_frame_buffer_count[0]),
    .D(n337_11),
    .CLK(sys_clock),
    .RESET(n387_5) 
);
defparam rst_frame_buffer_count_0_s1.INIT=1'b0;
  DFF y_Count_0_s3 (
    .Q(y_Count[0]),
    .D(n71_8),
    .CLK(LCD_CLOCK_d) 
);
defparam y_Count_0_s3.INIT=1'b0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(x_Count[1]),
    .I1(x_Count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(x_Count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(x_Count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(x_Count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(x_Count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(x_Count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(x_Count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(x_Count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(x_Count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_0_COUT),
    .I0(x_Count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(x_Pixel[3]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(x_Pixel[4]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(x_Pixel[5]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n237_s (
    .SUM(n237_1),
    .COUT(n237_2),
    .I0(x_Pixel[6]),
    .I1(y_Pixel[6]),
    .I3(GND),
    .CIN(n238_2) 
);
defparam n237_s.ALU_MODE=0;
  ALU n236_s (
    .SUM(n236_1),
    .COUT(n236_2),
    .I0(x_Pixel[7]),
    .I1(y_Pixel[7]),
    .I3(GND),
    .CIN(n237_2) 
);
defparam n236_s.ALU_MODE=0;
  ALU n235_s (
    .SUM(n235_1),
    .COUT(n235_2),
    .I0(x_Pixel[8]),
    .I1(y_Pixel[8]),
    .I3(GND),
    .CIN(n236_2) 
);
defparam n235_s.ALU_MODE=0;
  ALU n234_s (
    .SUM(n234_1),
    .COUT(n234_2),
    .I0(n117_18),
    .I1(y_Pixel[9]),
    .I3(GND),
    .CIN(n235_2) 
);
defparam n234_s.ALU_MODE=0;
  ALU n233_s (
    .SUM(n233_1),
    .COUT(n233_2),
    .I0(GND),
    .I1(y_Pixel[10]),
    .I3(GND),
    .CIN(n234_2) 
);
defparam n233_s.ALU_MODE=0;
  ALU n232_s (
    .SUM(n232_1),
    .COUT(n232_2),
    .I0(GND),
    .I1(y_Pixel[11]),
    .I3(GND),
    .CIN(n233_2) 
);
defparam n232_s.ALU_MODE=0;
  ALU n231_s (
    .SUM(n231_1),
    .COUT(n231_2),
    .I0(GND),
    .I1(y_Pixel[12]),
    .I3(GND),
    .CIN(n232_2) 
);
defparam n231_s.ALU_MODE=0;
  ALU n230_s (
    .SUM(n230_1),
    .COUT(n230_2),
    .I0(GND),
    .I1(y_Pixel[13]),
    .I3(GND),
    .CIN(n231_2) 
);
defparam n230_s.ALU_MODE=0;
  ALU n336_s (
    .SUM(n336_1),
    .COUT(n336_2),
    .I0(rst_frame_buffer_count[1]),
    .I1(rst_frame_buffer_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n336_s.ALU_MODE=0;
  ALU n335_s (
    .SUM(n335_1),
    .COUT(n335_2),
    .I0(rst_frame_buffer_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n336_2) 
);
defparam n335_s.ALU_MODE=0;
  ALU n334_s (
    .SUM(n334_1),
    .COUT(n334_2),
    .I0(rst_frame_buffer_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n335_2) 
);
defparam n334_s.ALU_MODE=0;
  ALU n333_s (
    .SUM(n333_1),
    .COUT(n333_2),
    .I0(rst_frame_buffer_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n334_2) 
);
defparam n333_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(rst_frame_buffer_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n333_2) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(rst_frame_buffer_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(rst_frame_buffer_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(rst_frame_buffer_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(rst_frame_buffer_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(rst_frame_buffer_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(rst_frame_buffer_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(rst_frame_buffer_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(rst_frame_buffer_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_0_COUT),
    .I0(rst_frame_buffer_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU y_Pixel_6_s (
    .SUM(y_Pixel[6]),
    .COUT(y_Pixel_6_4),
    .I0(y_Count[5]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_1_s (
    .SUM(mult_1032_DOUT_1_1),
    .COUT(mult_1032_DOUT_1_2),
    .I0(y_Count[6]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_6_4) 
);
defparam mult_1032_DOUT_1_s.ALU_MODE=0;
  ALU mult_1032_DOUT_2_s (
    .SUM(mult_1032_DOUT_2_1),
    .COUT(mult_1032_DOUT_2_2),
    .I0(y_Count[7]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_1_2) 
);
defparam mult_1032_DOUT_2_s.ALU_MODE=0;
  ALU mult_1032_DOUT_3_s (
    .SUM(mult_1032_DOUT_3_1),
    .COUT(mult_1032_DOUT_3_2),
    .I0(y_Count[8]),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_2_2) 
);
defparam mult_1032_DOUT_3_s.ALU_MODE=0;
  ALU mult_1032_DOUT_4_s (
    .SUM(mult_1032_DOUT_4_1),
    .COUT(mult_1032_DOUT_4_2),
    .I0(y_Count[9]),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(mult_1032_DOUT_3_2) 
);
defparam mult_1032_DOUT_4_s.ALU_MODE=0;
  ALU mult_1032_DOUT_5_s (
    .SUM(mult_1032_DOUT_5_1),
    .COUT(mult_1032_DOUT_5_2),
    .I0(GND),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(mult_1032_DOUT_4_2) 
);
defparam mult_1032_DOUT_5_s.ALU_MODE=0;
  ALU mult_1032_DOUT_6_s (
    .SUM(mult_1032_DOUT_6_1),
    .COUT(mult_1032_DOUT_6_2),
    .I0(GND),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(mult_1032_DOUT_5_2) 
);
defparam mult_1032_DOUT_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_7_s (
    .SUM(mult_1032_DOUT_7_1),
    .COUT(mult_1032_DOUT_8_3),
    .I0(GND),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(mult_1032_DOUT_6_2) 
);
defparam mult_1032_DOUT_7_s.ALU_MODE=0;
  ALU y_Pixel_7_s (
    .SUM(y_Pixel[7]),
    .COUT(y_Pixel_7_4),
    .I0(mult_1032_DOUT_1_1),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_7_s.ALU_MODE=0;
  ALU y_Pixel_8_s (
    .SUM(y_Pixel[8]),
    .COUT(y_Pixel_8_4),
    .I0(mult_1032_DOUT_2_1),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_7_4) 
);
defparam y_Pixel_8_s.ALU_MODE=0;
  ALU y_Pixel_9_s (
    .SUM(y_Pixel[9]),
    .COUT(y_Pixel_9_4),
    .I0(mult_1032_DOUT_3_1),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(y_Pixel_8_4) 
);
defparam y_Pixel_9_s.ALU_MODE=0;
  ALU y_Pixel_10_s (
    .SUM(y_Pixel[10]),
    .COUT(y_Pixel_10_4),
    .I0(mult_1032_DOUT_4_1),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(y_Pixel_9_4) 
);
defparam y_Pixel_10_s.ALU_MODE=0;
  ALU y_Pixel_11_s (
    .SUM(y_Pixel[11]),
    .COUT(y_Pixel_11_4),
    .I0(mult_1032_DOUT_5_1),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(y_Pixel_10_4) 
);
defparam y_Pixel_11_s.ALU_MODE=0;
  ALU y_Pixel_12_s (
    .SUM(y_Pixel[12]),
    .COUT(y_Pixel_12_4),
    .I0(mult_1032_DOUT_6_1),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(y_Pixel_11_4) 
);
defparam y_Pixel_12_s.ALU_MODE=0;
  ALU y_Pixel_13_s (
    .SUM(y_Pixel[13]),
    .COUT(y_Pixel_13_4),
    .I0(mult_1032_DOUT_7_1),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(y_Pixel_12_4) 
);
defparam y_Pixel_13_s.ALU_MODE=0;
  ALU y_Pixel_14_s (
    .SUM(y_Pixel[14]),
    .COUT(mult_1033_DOUT_8_3),
    .I0(mult_1032_DOUT_8_3),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(y_Pixel_13_4) 
);
defparam y_Pixel_14_s.ALU_MODE=0;
  ALU n259_s0 (
    .SUM(n259_1_SUM),
    .COUT(n259_3),
    .I0(bram_wr_addr[0]),
    .I1(bram_rd_addr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n259_s0.ALU_MODE=3;
  ALU n260_s0 (
    .SUM(n260_1_SUM),
    .COUT(n260_3),
    .I0(bram_wr_addr[1]),
    .I1(bram_rd_addr[1]),
    .I3(GND),
    .CIN(n259_3) 
);
defparam n260_s0.ALU_MODE=3;
  ALU n261_s0 (
    .SUM(n261_1_SUM),
    .COUT(n261_3),
    .I0(bram_wr_addr[2]),
    .I1(bram_rd_addr[2]),
    .I3(GND),
    .CIN(n260_3) 
);
defparam n261_s0.ALU_MODE=3;
  ALU n262_s0 (
    .SUM(n262_1_SUM),
    .COUT(n262_3),
    .I0(bram_wr_addr[3]),
    .I1(bram_rd_addr[3]),
    .I3(GND),
    .CIN(n261_3) 
);
defparam n262_s0.ALU_MODE=3;
  ALU n263_s0 (
    .SUM(n263_1_SUM),
    .COUT(n263_3),
    .I0(bram_wr_addr[4]),
    .I1(bram_rd_addr[4]),
    .I3(GND),
    .CIN(n262_3) 
);
defparam n263_s0.ALU_MODE=3;
  ALU n264_s0 (
    .SUM(n264_1_SUM),
    .COUT(n264_3),
    .I0(bram_wr_addr[5]),
    .I1(bram_rd_addr[5]),
    .I3(GND),
    .CIN(n263_3) 
);
defparam n264_s0.ALU_MODE=3;
  ALU n265_s0 (
    .SUM(n265_1_SUM),
    .COUT(n265_3),
    .I0(bram_wr_addr[6]),
    .I1(bram_rd_addr[6]),
    .I3(GND),
    .CIN(n264_3) 
);
defparam n265_s0.ALU_MODE=3;
  ALU n266_s0 (
    .SUM(n266_1_SUM),
    .COUT(n266_3),
    .I0(bram_wr_addr[7]),
    .I1(bram_rd_addr[7]),
    .I3(GND),
    .CIN(n265_3) 
);
defparam n266_s0.ALU_MODE=3;
  ALU n267_s0 (
    .SUM(n267_1_SUM),
    .COUT(n267_3),
    .I0(bram_wr_addr[8]),
    .I1(bram_rd_addr[8]),
    .I3(GND),
    .CIN(n266_3) 
);
defparam n267_s0.ALU_MODE=3;
  ALU n268_s0 (
    .SUM(n268_1_SUM),
    .COUT(n268_3),
    .I0(bram_wr_addr[9]),
    .I1(bram_rd_addr[9]),
    .I3(GND),
    .CIN(n267_3) 
);
defparam n268_s0.ALU_MODE=3;
  ALU n269_s0 (
    .SUM(n269_1_SUM),
    .COUT(n269_3),
    .I0(bram_wr_addr[10]),
    .I1(bram_rd_addr[10]),
    .I3(GND),
    .CIN(n268_3) 
);
defparam n269_s0.ALU_MODE=3;
  ALU n270_s0 (
    .SUM(n270_1_SUM),
    .COUT(n270_3),
    .I0(bram_wr_addr[11]),
    .I1(bram_rd_addr[11]),
    .I3(GND),
    .CIN(n269_3) 
);
defparam n270_s0.ALU_MODE=3;
  ALU n271_s0 (
    .SUM(n271_1_SUM),
    .COUT(n271_3),
    .I0(bram_wr_addr[12]),
    .I1(bram_rd_addr[12]),
    .I3(GND),
    .CIN(n270_3) 
);
defparam n271_s0.ALU_MODE=3;
  ALU n272_s0 (
    .SUM(n272_1_SUM),
    .COUT(n272_3),
    .I0(bram_wr_addr[13]),
    .I1(bram_rd_addr[13]),
    .I3(GND),
    .CIN(n271_3) 
);
defparam n272_s0.ALU_MODE=3;
  INV n387_s2 (
    .O(n387_5),
    .I(rst_bram_start_Z) 
);
  INV n39_s2 (
    .O(n39_6),
    .I(x_Count[0]) 
);
  dual_bram dual_port_ram (
    .sys_clock(sys_clock),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .rst_data_wren(rst_data_wren),
    .bram_rd_clk_en(bram_rd_clk_en),
    .bram_wr_addr(bram_wr_addr[14:0]),
    .bram_rd_addr(bram_rd_addr[14:0]),
    .bram_qout(bram_qout[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vga_controller */
module adc_controller (
  sys_clock,
  adc_interrupt_Z,
  rst_bram_complete_Z,
  rst_bram_start_Z,
  ADC_RD_d
)
;
input sys_clock;
input adc_interrupt_Z;
input rst_bram_complete_Z;
output rst_bram_start_Z;
output ADC_RD_d;
wire n173_19;
wire n138_4;
wire adc_state_2_9;
wire n201_12;
wire n175_30;
wire n176_30;
wire n87_5;
wire n138_5;
wire adc_state_2_10;
wire n87_6;
wire n138_6;
wire n138_7;
wire n138_8;
wire adc_state_2_11;
wire n138_9;
wire n138_10;
wire n138_11;
wire n138_12;
wire n138_13;
wire n138_14;
wire n87_8;
wire n174_34;
wire n70_8;
wire n193_10;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_0_COUT;
wire n136_1;
wire n136_2;
wire n135_1;
wire n135_2;
wire n134_1;
wire n134_2;
wire n133_1;
wire n133_2;
wire n132_1;
wire n132_2;
wire n131_1;
wire n131_2;
wire n130_1;
wire n130_2;
wire n129_1;
wire n129_2;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_0_COUT;
wire n201_13;
wire n137_6;
wire [7:0] adc_mem_addr_count;
wire [31:0] waiting_state_count;
wire [2:0] adc_state;
wire VCC;
wire GND;
  LUT4 n173_s11 (
    .F(n173_19),
    .I0(adc_interrupt_Z),
    .I1(adc_state[1]),
    .I2(adc_state[0]),
    .I3(adc_state[2]) 
);
defparam n173_s11.INIT=16'h03DC;
  LUT2 n138_s1 (
    .F(n138_4),
    .I0(adc_state[2]),
    .I1(n138_5) 
);
defparam n138_s1.INIT=4'h8;
  LUT4 adc_state_2_s4 (
    .F(adc_state_2_9),
    .I0(n138_5),
    .I1(n173_19),
    .I2(adc_state[2]),
    .I3(adc_state_2_10) 
);
defparam adc_state_2_s4.INIT=16'h00BF;
  LUT2 n201_s6 (
    .F(n201_12),
    .I0(rst_bram_complete_Z),
    .I1(adc_state[0]) 
);
defparam n201_s6.INIT=4'h4;
  LUT4 n175_s21 (
    .F(n175_30),
    .I0(n87_5),
    .I1(adc_state[2]),
    .I2(adc_state[0]),
    .I3(adc_state[1]) 
);
defparam n175_s21.INIT=16'h0230;
  LUT4 n176_s21 (
    .F(n176_30),
    .I0(n87_5),
    .I1(adc_state[1]),
    .I2(adc_state[2]),
    .I3(adc_state[0]) 
);
defparam n176_s21.INIT=16'h000B;
  LUT3 n87_s2 (
    .F(n87_5),
    .I0(n87_6),
    .I1(adc_mem_addr_count[6]),
    .I2(adc_mem_addr_count[7]) 
);
defparam n87_s2.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(n138_7),
    .I2(n138_8),
    .I3(waiting_state_count[31]) 
);
defparam n138_s2.INIT=16'h00BF;
  LUT3 adc_state_2_s5 (
    .F(adc_state_2_10),
    .I0(adc_state[2]),
    .I1(adc_state[0]),
    .I2(adc_state_2_11) 
);
defparam adc_state_2_s5.INIT=8'h04;
  LUT3 n87_s3 (
    .F(n87_6),
    .I0(adc_mem_addr_count[5]),
    .I1(adc_mem_addr_count[4]),
    .I2(adc_mem_addr_count[3]) 
);
defparam n87_s3.INIT=8'h01;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(n138_9),
    .I1(n138_10),
    .I2(n138_11),
    .I3(n138_12) 
);
defparam n138_s3.INIT=16'h4F00;
  LUT4 n138_s4 (
    .F(n138_7),
    .I0(waiting_state_count[20]),
    .I1(waiting_state_count[19]),
    .I2(waiting_state_count[18]),
    .I3(n138_13) 
);
defparam n138_s4.INIT=16'h0100;
  LUT3 n138_s5 (
    .F(n138_8),
    .I0(waiting_state_count[30]),
    .I1(waiting_state_count[29]),
    .I2(n138_14) 
);
defparam n138_s5.INIT=8'h10;
  LUT3 adc_state_2_s6 (
    .F(adc_state_2_11),
    .I0(adc_interrupt_Z),
    .I1(rst_bram_complete_Z),
    .I2(adc_state[1]) 
);
defparam adc_state_2_s6.INIT=8'hC5;
  LUT4 n138_s6 (
    .F(n138_9),
    .I0(waiting_state_count[7]),
    .I1(waiting_state_count[6]),
    .I2(waiting_state_count[8]),
    .I3(waiting_state_count[9]) 
);
defparam n138_s6.INIT=16'h001F;
  LUT2 n138_s7 (
    .F(n138_10),
    .I0(waiting_state_count[11]),
    .I1(waiting_state_count[10]) 
);
defparam n138_s7.INIT=4'h8;
  LUT4 n138_s8 (
    .F(n138_11),
    .I0(waiting_state_count[15]),
    .I1(waiting_state_count[14]),
    .I2(waiting_state_count[13]),
    .I3(waiting_state_count[12]) 
);
defparam n138_s8.INIT=16'h0001;
  LUT2 n138_s9 (
    .F(n138_12),
    .I0(waiting_state_count[17]),
    .I1(waiting_state_count[16]) 
);
defparam n138_s9.INIT=4'h8;
  LUT4 n138_s10 (
    .F(n138_13),
    .I0(waiting_state_count[24]),
    .I1(waiting_state_count[23]),
    .I2(waiting_state_count[22]),
    .I3(waiting_state_count[21]) 
);
defparam n138_s10.INIT=16'h0001;
  LUT4 n138_s11 (
    .F(n138_14),
    .I0(waiting_state_count[28]),
    .I1(waiting_state_count[27]),
    .I2(waiting_state_count[26]),
    .I3(waiting_state_count[25]) 
);
defparam n138_s11.INIT=16'h0001;
  LUT4 n87_s4 (
    .F(n87_8),
    .I0(n193_10),
    .I1(n87_6),
    .I2(adc_mem_addr_count[6]),
    .I3(adc_mem_addr_count[7]) 
);
defparam n87_s4.INIT=16'h2000;
  LUT4 n174_s23 (
    .F(n174_34),
    .I0(adc_state[2]),
    .I1(n87_5),
    .I2(adc_state[0]),
    .I3(adc_state[1]) 
);
defparam n174_s23.INIT=16'h0100;
  LUT3 n70_s3 (
    .F(n70_8),
    .I0(adc_mem_addr_count[0]),
    .I1(adc_state[0]),
    .I2(adc_state[1]) 
);
defparam n70_s3.INIT=8'h9A;
  LUT2 n193_s5 (
    .F(n193_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]) 
);
defparam n193_s5.INIT=4'h4;
  DFFR rst_bram_start_s0 (
    .Q(rst_bram_start_Z),
    .D(n201_12),
    .CLK(sys_clock),
    .RESET(n201_13) 
);
  DFFRE adc_mem_addr_count_7_s0 (
    .Q(adc_mem_addr_count[7]),
    .D(n63_1),
    .CLK(sys_clock),
    .CE(n193_10),
    .RESET(n87_8) 
);
defparam adc_mem_addr_count_7_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_6_s0 (
    .Q(adc_mem_addr_count[6]),
    .D(n64_1),
    .CLK(sys_clock),
    .CE(n193_10),
    .RESET(n87_8) 
);
defparam adc_mem_addr_count_6_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_5_s0 (
    .Q(adc_mem_addr_count[5]),
    .D(n65_1),
    .CLK(sys_clock),
    .CE(n193_10),
    .RESET(n87_8) 
);
defparam adc_mem_addr_count_5_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_4_s0 (
    .Q(adc_mem_addr_count[4]),
    .D(n66_1),
    .CLK(sys_clock),
    .CE(n193_10),
    .RESET(n87_8) 
);
defparam adc_mem_addr_count_4_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_3_s0 (
    .Q(adc_mem_addr_count[3]),
    .D(n67_1),
    .CLK(sys_clock),
    .CE(n193_10),
    .RESET(n87_8) 
);
defparam adc_mem_addr_count_3_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_2_s0 (
    .Q(adc_mem_addr_count[2]),
    .D(n68_1),
    .CLK(sys_clock),
    .CE(n193_10),
    .RESET(n87_8) 
);
defparam adc_mem_addr_count_2_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_1_s0 (
    .Q(adc_mem_addr_count[1]),
    .D(n69_1),
    .CLK(sys_clock),
    .CE(n193_10),
    .RESET(n87_8) 
);
defparam adc_mem_addr_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_31_s0 (
    .Q(waiting_state_count[31]),
    .D(n106_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_31_s0.INIT=1'b0;
  DFFRE waiting_state_count_30_s0 (
    .Q(waiting_state_count[30]),
    .D(n107_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_30_s0.INIT=1'b0;
  DFFRE waiting_state_count_29_s0 (
    .Q(waiting_state_count[29]),
    .D(n108_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_29_s0.INIT=1'b0;
  DFFRE waiting_state_count_28_s0 (
    .Q(waiting_state_count[28]),
    .D(n109_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_28_s0.INIT=1'b0;
  DFFRE waiting_state_count_27_s0 (
    .Q(waiting_state_count[27]),
    .D(n110_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_27_s0.INIT=1'b0;
  DFFRE waiting_state_count_26_s0 (
    .Q(waiting_state_count[26]),
    .D(n111_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_26_s0.INIT=1'b0;
  DFFRE waiting_state_count_25_s0 (
    .Q(waiting_state_count[25]),
    .D(n112_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_25_s0.INIT=1'b0;
  DFFRE waiting_state_count_24_s0 (
    .Q(waiting_state_count[24]),
    .D(n113_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_24_s0.INIT=1'b0;
  DFFRE waiting_state_count_23_s0 (
    .Q(waiting_state_count[23]),
    .D(n114_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_23_s0.INIT=1'b0;
  DFFRE waiting_state_count_22_s0 (
    .Q(waiting_state_count[22]),
    .D(n115_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_22_s0.INIT=1'b0;
  DFFRE waiting_state_count_21_s0 (
    .Q(waiting_state_count[21]),
    .D(n116_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_21_s0.INIT=1'b0;
  DFFRE waiting_state_count_20_s0 (
    .Q(waiting_state_count[20]),
    .D(n117_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_20_s0.INIT=1'b0;
  DFFRE waiting_state_count_19_s0 (
    .Q(waiting_state_count[19]),
    .D(n118_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_19_s0.INIT=1'b0;
  DFFRE waiting_state_count_18_s0 (
    .Q(waiting_state_count[18]),
    .D(n119_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_18_s0.INIT=1'b0;
  DFFRE waiting_state_count_17_s0 (
    .Q(waiting_state_count[17]),
    .D(n120_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_17_s0.INIT=1'b0;
  DFFRE waiting_state_count_16_s0 (
    .Q(waiting_state_count[16]),
    .D(n121_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_16_s0.INIT=1'b0;
  DFFRE waiting_state_count_15_s0 (
    .Q(waiting_state_count[15]),
    .D(n122_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_15_s0.INIT=1'b0;
  DFFRE waiting_state_count_14_s0 (
    .Q(waiting_state_count[14]),
    .D(n123_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_14_s0.INIT=1'b0;
  DFFRE waiting_state_count_13_s0 (
    .Q(waiting_state_count[13]),
    .D(n124_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_13_s0.INIT=1'b0;
  DFFRE waiting_state_count_12_s0 (
    .Q(waiting_state_count[12]),
    .D(n125_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_12_s0.INIT=1'b0;
  DFFRE waiting_state_count_11_s0 (
    .Q(waiting_state_count[11]),
    .D(n126_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_11_s0.INIT=1'b0;
  DFFRE waiting_state_count_10_s0 (
    .Q(waiting_state_count[10]),
    .D(n127_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_10_s0.INIT=1'b0;
  DFFRE waiting_state_count_9_s0 (
    .Q(waiting_state_count[9]),
    .D(n128_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_9_s0.INIT=1'b0;
  DFFRE waiting_state_count_8_s0 (
    .Q(waiting_state_count[8]),
    .D(n129_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_8_s0.INIT=1'b0;
  DFFRE waiting_state_count_7_s0 (
    .Q(waiting_state_count[7]),
    .D(n130_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_7_s0.INIT=1'b0;
  DFFRE waiting_state_count_6_s0 (
    .Q(waiting_state_count[6]),
    .D(n131_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_6_s0.INIT=1'b0;
  DFFRE waiting_state_count_5_s0 (
    .Q(waiting_state_count[5]),
    .D(n132_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_5_s0.INIT=1'b0;
  DFFRE waiting_state_count_4_s0 (
    .Q(waiting_state_count[4]),
    .D(n133_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_4_s0.INIT=1'b0;
  DFFRE waiting_state_count_3_s0 (
    .Q(waiting_state_count[3]),
    .D(n134_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_3_s0.INIT=1'b0;
  DFFRE waiting_state_count_2_s0 (
    .Q(waiting_state_count[2]),
    .D(n135_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_2_s0.INIT=1'b0;
  DFFRE waiting_state_count_1_s0 (
    .Q(waiting_state_count[1]),
    .D(n136_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_0_s0 (
    .Q(waiting_state_count[0]),
    .D(n137_6),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n138_4) 
);
defparam waiting_state_count_0_s0.INIT=1'b0;
  DFF adc_rd_s0 (
    .Q(ADC_RD_d),
    .D(n173_19),
    .CLK(sys_clock) 
);
  DFFE adc_state_2_s1 (
    .Q(adc_state[2]),
    .D(n174_34),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_2_s1.INIT=1'b0;
  DFFE adc_state_1_s1 (
    .Q(adc_state[1]),
    .D(n175_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_1_s1.INIT=1'b0;
  DFFE adc_state_0_s1 (
    .Q(adc_state[0]),
    .D(n176_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_0_s1.INIT=1'b0;
  DFFR adc_mem_addr_count_0_s1 (
    .Q(adc_mem_addr_count[0]),
    .D(n70_8),
    .CLK(sys_clock),
    .RESET(n87_8) 
);
defparam adc_mem_addr_count_0_s1.INIT=1'b0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(adc_mem_addr_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(adc_mem_addr_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(adc_mem_addr_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(adc_mem_addr_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(adc_mem_addr_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_0_COUT),
    .I0(adc_mem_addr_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n136_s (
    .SUM(n136_1),
    .COUT(n136_2),
    .I0(waiting_state_count[1]),
    .I1(waiting_state_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n136_s.ALU_MODE=0;
  ALU n135_s (
    .SUM(n135_1),
    .COUT(n135_2),
    .I0(waiting_state_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n136_2) 
);
defparam n135_s.ALU_MODE=0;
  ALU n134_s (
    .SUM(n134_1),
    .COUT(n134_2),
    .I0(waiting_state_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n135_2) 
);
defparam n134_s.ALU_MODE=0;
  ALU n133_s (
    .SUM(n133_1),
    .COUT(n133_2),
    .I0(waiting_state_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n134_2) 
);
defparam n133_s.ALU_MODE=0;
  ALU n132_s (
    .SUM(n132_1),
    .COUT(n132_2),
    .I0(waiting_state_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n133_2) 
);
defparam n132_s.ALU_MODE=0;
  ALU n131_s (
    .SUM(n131_1),
    .COUT(n131_2),
    .I0(waiting_state_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n132_2) 
);
defparam n131_s.ALU_MODE=0;
  ALU n130_s (
    .SUM(n130_1),
    .COUT(n130_2),
    .I0(waiting_state_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n131_2) 
);
defparam n130_s.ALU_MODE=0;
  ALU n129_s (
    .SUM(n129_1),
    .COUT(n129_2),
    .I0(waiting_state_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n130_2) 
);
defparam n129_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(waiting_state_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n129_2) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(waiting_state_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(waiting_state_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(waiting_state_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(waiting_state_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(waiting_state_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(waiting_state_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(waiting_state_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(waiting_state_count[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(waiting_state_count[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(waiting_state_count[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(waiting_state_count[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(waiting_state_count[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(waiting_state_count[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(waiting_state_count[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(waiting_state_count[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(waiting_state_count[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(waiting_state_count[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(waiting_state_count[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(waiting_state_count[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(waiting_state_count[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(waiting_state_count[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_0_COUT),
    .I0(waiting_state_count[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  INV n201_s7 (
    .O(n201_13),
    .I(adc_state[1]) 
);
  INV n137_s2 (
    .O(n137_6),
    .I(waiting_state_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_controller */
module top_level (
  CLOCK_IN,
  LCD_CLOCK,
  LCD_HSYNC,
  LCD_VSYNC,
  LCD_DEN,
  LCD_R,
  LCD_G,
  LCD_B,
  ADC_DATA,
  ADC_RD,
  ADC_INT
)
;
input CLOCK_IN;
output LCD_CLOCK;
output LCD_HSYNC;
output LCD_VSYNC;
output LCD_DEN;
output [4:0] LCD_R;
output [5:0] LCD_G;
output [4:0] LCD_B;
input [7:0] ADC_DATA;
output ADC_RD;
input ADC_INT;
wire CLOCK_IN_d;
wire adc_interrupt_Z;
wire LCD_CLOCK_d;
wire sys_clock;
wire rst_bram_complete_Z;
wire LCD_DEN_d;
wire lcd_r_1_3;
wire sig_hsync_5;
wire sig_vsync_5;
wire rst_bram_start_Z;
wire ADC_RD_d;
wire [0:0] bram_qout;
wire VCC;
wire GND;
  IBUF CLOCK_IN_ibuf (
    .O(CLOCK_IN_d),
    .I(CLOCK_IN) 
);
  IBUF ADC_INT_ibuf (
    .O(adc_interrupt_Z),
    .I(ADC_INT) 
);
  OBUF LCD_CLOCK_obuf (
    .O(LCD_CLOCK),
    .I(LCD_CLOCK_d) 
);
  OBUF LCD_HSYNC_obuf (
    .O(LCD_HSYNC),
    .I(sig_hsync_5) 
);
  OBUF LCD_VSYNC_obuf (
    .O(LCD_VSYNC),
    .I(sig_vsync_5) 
);
  OBUF LCD_DEN_obuf (
    .O(LCD_DEN),
    .I(LCD_DEN_d) 
);
  OBUF LCD_R_0_obuf (
    .O(LCD_R[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_R_1_obuf (
    .O(LCD_R[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_R_2_obuf (
    .O(LCD_R[2]),
    .I(GND) 
);
  OBUF LCD_R_3_obuf (
    .O(LCD_R[3]),
    .I(GND) 
);
  OBUF LCD_R_4_obuf (
    .O(LCD_R[4]),
    .I(GND) 
);
  OBUF LCD_G_0_obuf (
    .O(LCD_G[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_G_1_obuf (
    .O(LCD_G[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_G_2_obuf (
    .O(LCD_G[2]),
    .I(GND) 
);
  OBUF LCD_G_3_obuf (
    .O(LCD_G[3]),
    .I(GND) 
);
  OBUF LCD_G_4_obuf (
    .O(LCD_G[4]),
    .I(GND) 
);
  OBUF LCD_G_5_obuf (
    .O(LCD_G[5]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_0_obuf (
    .O(LCD_B[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_B_1_obuf (
    .O(LCD_B[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_B_2_obuf (
    .O(LCD_B[2]),
    .I(GND) 
);
  OBUF LCD_B_3_obuf (
    .O(LCD_B[3]),
    .I(GND) 
);
  OBUF LCD_B_4_obuf (
    .O(LCD_B[4]),
    .I(GND) 
);
  OBUF ADC_RD_obuf (
    .O(ADC_RD),
    .I(ADC_RD_d) 
);
  Gowin_rPLL pll_clock (
    .CLOCK_IN_d(CLOCK_IN_d),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .sys_clock(sys_clock)
);
  vga_controller display (
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .sys_clock(sys_clock),
    .rst_bram_start_Z(rst_bram_start_Z),
    .rst_bram_complete_Z(rst_bram_complete_Z),
    .LCD_DEN_d(LCD_DEN_d),
    .lcd_r_1_3(lcd_r_1_3),
    .sig_hsync_5(sig_hsync_5),
    .sig_vsync_5(sig_vsync_5),
    .bram_qout(bram_qout[0])
);
  adc_controller adc (
    .sys_clock(sys_clock),
    .adc_interrupt_Z(adc_interrupt_Z),
    .rst_bram_complete_Z(rst_bram_complete_Z),
    .rst_bram_start_Z(rst_bram_start_Z),
    .ADC_RD_d(ADC_RD_d)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top_level */
