\hypertarget{struct_f_l_a_s_h___process_type_def}{}\section{F\+L\+A\+S\+H\+\_\+\+Process\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___process_type_def}\index{FLASH\_ProcessTypeDef@{FLASH\_ProcessTypeDef}}


F\+L\+A\+SH handle Structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+flash.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_f_l_a_s_h___process_type_def_adcc5fdaba7d53dffdab0510a4dd7d179}\label{struct_f_l_a_s_h___process_type_def_adcc5fdaba7d53dffdab0510a4dd7d179}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___f_l_a_s_h___exported___types_ga2b0268387bc11bcab76be9ce7c43eaaf}{F\+L\+A\+S\+H\+\_\+\+Procedure\+Type\+Def}} {\bfseries Procedure\+On\+Going}
\item 
\mbox{\Hypertarget{struct_f_l_a_s_h___process_type_def_a2b72d9ea23673332beeb57da48ededeb}\label{struct_f_l_a_s_h___process_type_def_a2b72d9ea23673332beeb57da48ededeb}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Nb\+Sectors\+To\+Erase}
\item 
\mbox{\Hypertarget{struct_f_l_a_s_h___process_type_def_aac2fd0eb2907b7317b0f620fb5303c21}\label{struct_f_l_a_s_h___process_type_def_aac2fd0eb2907b7317b0f620fb5303c21}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t {\bfseries Voltage\+For\+Erase}
\item 
\mbox{\Hypertarget{struct_f_l_a_s_h___process_type_def_a0c9115ac01c2fefd3c6ad112e7133b29}\label{struct_f_l_a_s_h___process_type_def_a0c9115ac01c2fefd3c6ad112e7133b29}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Sector}
\item 
\mbox{\Hypertarget{struct_f_l_a_s_h___process_type_def_a680a9b907eb67c762b16ef7051cd8942}\label{struct_f_l_a_s_h___process_type_def_a680a9b907eb67c762b16ef7051cd8942}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Address}
\item 
\mbox{\Hypertarget{struct_f_l_a_s_h___process_type_def_ab5892cd1aacb0c0304b40f57023061e2}\label{struct_f_l_a_s_h___process_type_def_ab5892cd1aacb0c0304b40f57023061e2}} 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{H\+A\+L\+\_\+\+Lock\+Type\+Def}} {\bfseries Lock}
\item 
\mbox{\Hypertarget{struct_f_l_a_s_h___process_type_def_a8a6cc581b8b180090429d0a3c0ca0172}\label{struct_f_l_a_s_h___process_type_def_a8a6cc581b8b180090429d0a3c0ca0172}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Error\+Code}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+L\+A\+SH handle Structure definition. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__flash_8h}{stm32f7xx\+\_\+hal\+\_\+flash.\+h}}\end{DoxyCompactItemize}
