<dec f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='82' type='1'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1207' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1210' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1626' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1628' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb'/>
<doc f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='82'>///&lt; Block entry/exit prefers a register.</doc>
<use f='llvm/llvm/lib/CodeGen/SpillPlacement.cpp' l='138' c='_ZN4llvm14SpillPlacement4Node7addBiasENS_14BlockFrequencyENS0_16BorderConstraintE'/>
