ncelab(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncelab(64)	15.20-s079: Started on Mar 15, 2022 at 01:29:57 PDT
ncelab
    -ACCESS +rwc
    -NCFATAL INVSUP
    -NCFATAL CUNOTB
    -ERRORMAX 5
    -UPDATE
    -MESSAGES
    -TIMESCALE 1ns/10ps
    -LIBVERBOSE
    work.tb_gold_ring

	Elaborating the design hierarchy:
Resolving design unit 'gold_ring' at 'tb_gold_ring.dut'.
		Caching library 'work' ....... Done
	library: 'work' views: 'module' -> found
Resolved design unit 'gold_ring' at 'tb_gold_ring.dut' to 'work.gold_ring:module'.
Resolving design unit 'gold_router' at 'tb_gold_ring.dut@gold_ring<module>.n0'.
	library: 'work' views: 'module' -> found
Resolved design unit 'gold_router' at 'tb_gold_ring.dut@gold_ring<module>.n0' to 'work.gold_router:module'.
Resolving design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.cwi'.
	library: 'work' views: 'module' -> found
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.cwi' to 'work.input_handler:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.ccwi' to 'work.input_handler:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.pei' to 'work.input_handler:module'.
Resolving design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.cwo'.
	library: 'work' views: 'module' -> found
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.cwo' to 'work.output_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.ccwo' to 'work.output_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.peo' to 'work.output_handler:module'.
Resolving design unit 'rte_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.router'.
	library: 'work' views: 'module' -> found
Resolved design unit 'rte_handler' at 'tb_gold_ring.dut@gold_ring<module>.n0@gold_router<module>.router' to 'work.rte_handler:module'.
Resolved design unit 'gold_router' at 'tb_gold_ring.dut@gold_ring<module>.n1' to 'work.gold_router:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n1@gold_router<module>.cwi' to 'work.input_handler:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n1@gold_router<module>.ccwi' to 'work.input_handler:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n1@gold_router<module>.pei' to 'work.input_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n1@gold_router<module>.cwo' to 'work.output_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n1@gold_router<module>.ccwo' to 'work.output_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n1@gold_router<module>.peo' to 'work.output_handler:module'.
Resolved design unit 'rte_handler' at 'tb_gold_ring.dut@gold_ring<module>.n1@gold_router<module>.router' to 'work.rte_handler:module'.
Resolved design unit 'gold_router' at 'tb_gold_ring.dut@gold_ring<module>.n2' to 'work.gold_router:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n2@gold_router<module>.cwi' to 'work.input_handler:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n2@gold_router<module>.ccwi' to 'work.input_handler:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n2@gold_router<module>.pei' to 'work.input_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n2@gold_router<module>.cwo' to 'work.output_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n2@gold_router<module>.ccwo' to 'work.output_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n2@gold_router<module>.peo' to 'work.output_handler:module'.
Resolved design unit 'rte_handler' at 'tb_gold_ring.dut@gold_ring<module>.n2@gold_router<module>.router' to 'work.rte_handler:module'.
Resolved design unit 'gold_router' at 'tb_gold_ring.dut@gold_ring<module>.n3' to 'work.gold_router:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n3@gold_router<module>.cwi' to 'work.input_handler:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n3@gold_router<module>.ccwi' to 'work.input_handler:module'.
Resolved design unit 'input_handler' at 'tb_gold_ring.dut@gold_ring<module>.n3@gold_router<module>.pei' to 'work.input_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n3@gold_router<module>.cwo' to 'work.output_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n3@gold_router<module>.ccwo' to 'work.output_handler:module'.
Resolved design unit 'output_handler' at 'tb_gold_ring.dut@gold_ring<module>.n3@gold_router<module>.peo' to 'work.output_handler:module'.
Resolved design unit 'rte_handler' at 'tb_gold_ring.dut@gold_ring<module>.n3@gold_router<module>.router' to 'work.rte_handler:module'.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		work.gold_router:module <0x20ae54d6>
			streams:   3, words:  1103
		work.input_handler:module <0x16512389>
			streams:   9, words:  4146
		work.output_handler:module <0x78bca9dc>
			streams:  14, words:  7235
		work.rte_handler:module <0x4af86188>
			streams:   0, words:     0
		work.tb_gold_ring:module <0x14a40639>
			streams:  16, words: 17832
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 34       6
		Registers:               77      19
		Scalar wires:           138       -
		Expanded wires:         776      14
		Vectored wires:          16       -
		Always blocks:           33       8
		Initial blocks:           3       3
		Cont. assignments:       96      17
		Pseudo assignments:      12       9
		Simulation timescale:  10ps
	Writing initial simulation snapshot: work.tb_gold_ring:module
TOOL:	ncelab(64)	15.20-s079: Exiting on Mar 15, 2022 at 01:29:57 PDT  (total: 00:00:00)
