#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar  8 13:43:06 2020
# Process ID: 106780
# Current directory: C:/Users/hp/Desktop/vivado/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent97696 C:\Users\hp\Desktop\vivado\project_5\project_5.xpr
# Log file: C:/Users/hp/Desktop/vivado/project_5/vivado.log
# Journal file: C:/Users/hp/Desktop/vivado/project_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/vivado/project_5/project_5.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivadohls/1/project_5' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/SZY/Desktop/coe/1/1.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Desktop/vivado/project_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:pic16c56:1.0 - pic16c56_0
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Successfully read diagram <design_1> from BD file <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/hp/Desktop/vivado/1.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../1.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs design_1_dist_mem_gen_0_0_synth_1
[Sun Mar  8 13:44:21 2020] Launched design_1_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
wait_on_run design_1_dist_mem_gen_0_0_synth_1
[Sun Mar  8 13:44:22 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 13:44:27 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 13:44:32 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 13:44:37 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 13:44:47 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 13:44:57 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 13:45:07 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_dist_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dist_mem_gen_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_dist_mem_gen_0_0.tcl -notrace
Command: synth_design -top design_1_dist_mem_gen_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 111500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 385.445 ; gain = 98.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_0' [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_0_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 12 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/d46a/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_0_0' (4#1) [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:66]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port we
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port we
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_srst
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 618.422 ; gain = 331.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 618.422 ; gain = 331.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 618.422 ; gain = 331.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 760.012 ; gain = 1.141
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 760.012 ; gain = 472.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 760.012 ; gain = 472.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 760.012 ; gain = 472.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 760.012 ; gain = 472.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 760.012 ; gain = 472.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[1023]                                              | 1024x12       | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x12       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 805.219 ; gain = 518.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 805.219 ; gain = 518.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 806.160 ; gain = 519.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 807.289 ; gain = 520.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 807.289 ; gain = 520.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 807.289 ; gain = 520.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 807.289 ; gain = 520.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 807.289 ; gain = 520.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 807.289 ; gain = 520.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     1|
|2     |LUT4  |     2|
|3     |LUT5  |    23|
|4     |LUT6  |    50|
|5     |MUXF7 |    20|
|6     |MUXF8 |    10|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |   106|
|2     |  U0                              |dist_mem_gen_v8_0_12       |   106|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_12_synth |   106|
|4     |      \gen_rom.rom_inst           |rom                        |   106|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 807.289 ; gain = 520.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 807.293 ; gain = 378.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 807.293 ; gain = 520.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 827.363 ; gain = 546.508
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/design_1_dist_mem_gen_0_0.dcp' has been generated.
WARNING: [Coretcl 2-1488] Problem adding IP cache entry: Directory already exists: c:/Users/hp/Desktop/vivado/project_5/project_5.cache/ip/2018.2/b9bc15ae110725ce
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/design_1_dist_mem_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_dist_mem_gen_0_0_utilization_synth.rpt -pb design_1_dist_mem_gen_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 831.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 13:45:04 2020...
[Sun Mar  8 13:45:07 2020] design_1_dist_mem_gen_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 977.891 ; gain = 0.000
generate_target all [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1171.668 ; gain = 111.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_0_0' (1#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pic16c56_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pic16c56_0_0' (2#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pic16c56_0' of module 'design_1_pic16c56_0_0' requires 8 connections, but only 5 given [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (3#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'time1' [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time1' (5#1) [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1213.813 ; gain = 153.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1213.813 ; gain = 153.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1213.813 ; gain = 153.305
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1536.141 ; gain = 475.633
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1536.141 ; gain = 483.215
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Mar  8 13:45:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 13:45:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1537.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_0_0' (1#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pic16c56_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pic16c56_0_0' (2#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pic16c56_0' of module 'design_1_pic16c56_0_0' requires 8 connections, but only 5 given [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (3#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'time1' [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time1' (5#1) [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1568.734 ; gain = 31.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1568.734 ; gain = 31.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1568.734 ; gain = 31.551
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.809 ; gain = 47.625
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Mar  8 13:46:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 13:46:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files c:/Users/SZY/Desktop/coe/1/1.coe] -no_script -reset -force -quiet
remove_files  c:/Users/SZY/Desktop/coe/1/1.coe
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Mar  8 13:47:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Mar  8 13:47:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Mar  8 13:48:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/2.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/2.coe' provided. It will be converted relative to IP Instance files '2.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Mar  8 13:58:05 2020] Launched design_1_dist_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dist_mem_gen_0_0_synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 13:58:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/3.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/3.coe' provided. It will be converted relative to IP Instance files '3.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
close_bd_design [get_bd_designs design_1]
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Mar  8 14:04:35 2020] Launched design_1_dist_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dist_mem_gen_0_0_synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 14:04:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:pic16c56:1.0 - pic16c56_0
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Successfully read diagram <design_1> from BD file <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/4.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/4.coe' provided. It will be converted relative to IP Instance files '4.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs design_1_dist_mem_gen_0_0_synth_1
[Sun Mar  8 14:11:30 2020] Launched design_1_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
wait_on_run design_1_dist_mem_gen_0_0_synth_1
[Sun Mar  8 14:11:31 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:11:36 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:11:41 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:11:46 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:11:56 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:12:06 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:12:16 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_dist_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dist_mem_gen_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_dist_mem_gen_0_0.tcl -notrace
Command: synth_design -top design_1_dist_mem_gen_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 105068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 385.258 ; gain = 99.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_0' [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_0_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 12 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/d46a/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_0_0' (4#1) [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:66]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port we
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port we
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_srst
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 617.324 ; gain = 331.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 617.324 ; gain = 331.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 617.324 ; gain = 331.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 760.930 ; gain = 1.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 760.930 ; gain = 474.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 760.930 ; gain = 474.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 760.930 ; gain = 474.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 760.930 ; gain = 474.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 760.930 ; gain = 474.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[1023]                                              | 1024x12       | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x12       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 805.684 ; gain = 519.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 805.758 ; gain = 519.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 815.656 ; gain = 529.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 816.781 ; gain = 530.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 816.781 ; gain = 530.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 816.781 ; gain = 530.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 816.781 ; gain = 530.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 816.781 ; gain = 530.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 816.781 ; gain = 530.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |    34|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |    34|
|2     |  U0                              |dist_mem_gen_v8_0_12       |    34|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_12_synth |    34|
|4     |      \gen_rom.rom_inst           |rom                        |    34|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 816.781 ; gain = 530.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 816.789 ; gain = 387.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 816.789 ; gain = 530.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 840.789 ; gain = 560.242
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/design_1_dist_mem_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/design_1_dist_mem_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_dist_mem_gen_0_0_utilization_synth.rpt -pb design_1_dist_mem_gen_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 840.789 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 14:12:12 2020...
[Sun Mar  8 14:12:16 2020] design_1_dist_mem_gen_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.738 ; gain = 0.000
generate_target all [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1706.887 ; gain = 18.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_0_0' (1#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pic16c56_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pic16c56_0_0' (2#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pic16c56_0' of module 'design_1_pic16c56_0_0' requires 8 connections, but only 5 given [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (3#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'time1' [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time1' (5#1) [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.727 ; gain = 40.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1728.727 ; gain = 40.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1728.727 ; gain = 40.074
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1762.684 ; gain = 77.102
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:44]
INFO: [VRFC 10-2458] undeclared symbol nop, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:46]
INFO: [VRFC 10-2458] undeclared symbol movwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:47]
INFO: [VRFC 10-2458] undeclared symbol clrw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:48]
INFO: [VRFC 10-2458] undeclared symbol clrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:49]
INFO: [VRFC 10-2458] undeclared symbol subwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:50]
INFO: [VRFC 10-2458] undeclared symbol decf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:51]
INFO: [VRFC 10-2458] undeclared symbol andwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:53]
INFO: [VRFC 10-2458] undeclared symbol xorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:54]
INFO: [VRFC 10-2458] undeclared symbol addwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:55]
INFO: [VRFC 10-2458] undeclared symbol iorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:56]
INFO: [VRFC 10-2458] undeclared symbol movf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:57]
INFO: [VRFC 10-2458] undeclared symbol comf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:58]
INFO: [VRFC 10-2458] undeclared symbol incf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:59]
INFO: [VRFC 10-2458] undeclared symbol decfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:60]
INFO: [VRFC 10-2458] undeclared symbol rrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:61]
INFO: [VRFC 10-2458] undeclared symbol rlf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:62]
INFO: [VRFC 10-2458] undeclared symbol swapf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:63]
INFO: [VRFC 10-2458] undeclared symbol incfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:64]
INFO: [VRFC 10-2458] undeclared symbol bcf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:66]
INFO: [VRFC 10-2458] undeclared symbol bsf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:67]
INFO: [VRFC 10-2458] undeclared symbol btfsc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:68]
INFO: [VRFC 10-2458] undeclared symbol btfss, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:69]
INFO: [VRFC 10-2458] undeclared symbol option, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:71]
INFO: [VRFC 10-2458] undeclared symbol sleep, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:72]
INFO: [VRFC 10-2458] undeclared symbol clrwdt, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:73]
INFO: [VRFC 10-2458] undeclared symbol tris, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:75]
INFO: [VRFC 10-2458] undeclared symbol retlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:76]
INFO: [VRFC 10-2458] undeclared symbol call, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:77]
INFO: [VRFC 10-2458] undeclared symbol goto, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:78]
INFO: [VRFC 10-2458] undeclared symbol movlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:79]
INFO: [VRFC 10-2458] undeclared symbol iorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:80]
INFO: [VRFC 10-2458] undeclared symbol andlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:81]
INFO: [VRFC 10-2458] undeclared symbol xorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:82]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:91]
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol skip, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.684 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 ms
step
Stopped at time : 10041005 ns : File "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" Line 34
run 10 s
run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1762.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:44]
INFO: [VRFC 10-2458] undeclared symbol nop, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:46]
INFO: [VRFC 10-2458] undeclared symbol movwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:47]
INFO: [VRFC 10-2458] undeclared symbol clrw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:48]
INFO: [VRFC 10-2458] undeclared symbol clrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:49]
INFO: [VRFC 10-2458] undeclared symbol subwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:50]
INFO: [VRFC 10-2458] undeclared symbol decf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:51]
INFO: [VRFC 10-2458] undeclared symbol andwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:53]
INFO: [VRFC 10-2458] undeclared symbol xorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:54]
INFO: [VRFC 10-2458] undeclared symbol addwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:55]
INFO: [VRFC 10-2458] undeclared symbol iorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:56]
INFO: [VRFC 10-2458] undeclared symbol movf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:57]
INFO: [VRFC 10-2458] undeclared symbol comf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:58]
INFO: [VRFC 10-2458] undeclared symbol incf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:59]
INFO: [VRFC 10-2458] undeclared symbol decfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:60]
INFO: [VRFC 10-2458] undeclared symbol rrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:61]
INFO: [VRFC 10-2458] undeclared symbol rlf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:62]
INFO: [VRFC 10-2458] undeclared symbol swapf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:63]
INFO: [VRFC 10-2458] undeclared symbol incfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:64]
INFO: [VRFC 10-2458] undeclared symbol bcf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:66]
INFO: [VRFC 10-2458] undeclared symbol bsf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:67]
INFO: [VRFC 10-2458] undeclared symbol btfsc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:68]
INFO: [VRFC 10-2458] undeclared symbol btfss, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:69]
INFO: [VRFC 10-2458] undeclared symbol option, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:71]
INFO: [VRFC 10-2458] undeclared symbol sleep, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:72]
INFO: [VRFC 10-2458] undeclared symbol clrwdt, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:73]
INFO: [VRFC 10-2458] undeclared symbol tris, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:75]
INFO: [VRFC 10-2458] undeclared symbol retlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:76]
INFO: [VRFC 10-2458] undeclared symbol call, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:77]
INFO: [VRFC 10-2458] undeclared symbol goto, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:78]
INFO: [VRFC 10-2458] undeclared symbol movlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:79]
INFO: [VRFC 10-2458] undeclared symbol iorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:80]
INFO: [VRFC 10-2458] undeclared symbol andlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:81]
INFO: [VRFC 10-2458] undeclared symbol xorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:82]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:91]
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol skip, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 s
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1762.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
close_design
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:pic16c56:1.0 - pic16c56_0
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Successfully read diagram <design_1> from BD file <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe' provided. It will be converted relative to IP Instance files '5.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files -ipstatic_source_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/modelsim} {questa=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/questa} {riviera=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/riviera} {activehdl=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/4.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:44]
INFO: [VRFC 10-2458] undeclared symbol nop, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:46]
INFO: [VRFC 10-2458] undeclared symbol movwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:47]
INFO: [VRFC 10-2458] undeclared symbol clrw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:48]
INFO: [VRFC 10-2458] undeclared symbol clrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:49]
INFO: [VRFC 10-2458] undeclared symbol subwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:50]
INFO: [VRFC 10-2458] undeclared symbol decf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:51]
INFO: [VRFC 10-2458] undeclared symbol andwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:53]
INFO: [VRFC 10-2458] undeclared symbol xorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:54]
INFO: [VRFC 10-2458] undeclared symbol addwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:55]
INFO: [VRFC 10-2458] undeclared symbol iorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:56]
INFO: [VRFC 10-2458] undeclared symbol movf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:57]
INFO: [VRFC 10-2458] undeclared symbol comf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:58]
INFO: [VRFC 10-2458] undeclared symbol incf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:59]
INFO: [VRFC 10-2458] undeclared symbol decfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:60]
INFO: [VRFC 10-2458] undeclared symbol rrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:61]
INFO: [VRFC 10-2458] undeclared symbol rlf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:62]
INFO: [VRFC 10-2458] undeclared symbol swapf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:63]
INFO: [VRFC 10-2458] undeclared symbol incfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:64]
INFO: [VRFC 10-2458] undeclared symbol bcf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:66]
INFO: [VRFC 10-2458] undeclared symbol bsf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:67]
INFO: [VRFC 10-2458] undeclared symbol btfsc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:68]
INFO: [VRFC 10-2458] undeclared symbol btfss, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:69]
INFO: [VRFC 10-2458] undeclared symbol option, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:71]
INFO: [VRFC 10-2458] undeclared symbol sleep, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:72]
INFO: [VRFC 10-2458] undeclared symbol clrwdt, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:73]
INFO: [VRFC 10-2458] undeclared symbol tris, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:75]
INFO: [VRFC 10-2458] undeclared symbol retlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:76]
INFO: [VRFC 10-2458] undeclared symbol call, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:77]
INFO: [VRFC 10-2458] undeclared symbol goto, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:78]
INFO: [VRFC 10-2458] undeclared symbol movlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:79]
INFO: [VRFC 10-2458] undeclared symbol iorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:80]
INFO: [VRFC 10-2458] undeclared symbol andlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:81]
INFO: [VRFC 10-2458] undeclared symbol xorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:82]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:91]
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol skip, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1762.684 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:06:29 ; elapsed = 00:15:10 . Memory (MB): peak = 1762.684 ; gain = 0.000
reset_run design_1_dist_mem_gen_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1

launch_runs synth_1 -jobs 6
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
[Sun Mar  8 14:36:13 2020] Launched design_1_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
[Sun Mar  8 14:36:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Mar  8 14:37:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Mar  8 14:38:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/6.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/6.coe' provided. It will be converted relative to IP Instance files '6.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files -ipstatic_source_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/modelsim} {questa=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/questa} {riviera=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/riviera} {activehdl=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:44]
INFO: [VRFC 10-2458] undeclared symbol nop, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:46]
INFO: [VRFC 10-2458] undeclared symbol movwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:47]
INFO: [VRFC 10-2458] undeclared symbol clrw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:48]
INFO: [VRFC 10-2458] undeclared symbol clrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:49]
INFO: [VRFC 10-2458] undeclared symbol subwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:50]
INFO: [VRFC 10-2458] undeclared symbol decf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:51]
INFO: [VRFC 10-2458] undeclared symbol andwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:53]
INFO: [VRFC 10-2458] undeclared symbol xorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:54]
INFO: [VRFC 10-2458] undeclared symbol addwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:55]
INFO: [VRFC 10-2458] undeclared symbol iorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:56]
INFO: [VRFC 10-2458] undeclared symbol movf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:57]
INFO: [VRFC 10-2458] undeclared symbol comf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:58]
INFO: [VRFC 10-2458] undeclared symbol incf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:59]
INFO: [VRFC 10-2458] undeclared symbol decfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:60]
INFO: [VRFC 10-2458] undeclared symbol rrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:61]
INFO: [VRFC 10-2458] undeclared symbol rlf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:62]
INFO: [VRFC 10-2458] undeclared symbol swapf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:63]
INFO: [VRFC 10-2458] undeclared symbol incfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:64]
INFO: [VRFC 10-2458] undeclared symbol bcf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:66]
INFO: [VRFC 10-2458] undeclared symbol bsf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:67]
INFO: [VRFC 10-2458] undeclared symbol btfsc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:68]
INFO: [VRFC 10-2458] undeclared symbol btfss, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:69]
INFO: [VRFC 10-2458] undeclared symbol option, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:71]
INFO: [VRFC 10-2458] undeclared symbol sleep, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:72]
INFO: [VRFC 10-2458] undeclared symbol clrwdt, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:73]
INFO: [VRFC 10-2458] undeclared symbol tris, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:75]
INFO: [VRFC 10-2458] undeclared symbol retlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:76]
INFO: [VRFC 10-2458] undeclared symbol call, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:77]
INFO: [VRFC 10-2458] undeclared symbol goto, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:78]
INFO: [VRFC 10-2458] undeclared symbol movlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:79]
INFO: [VRFC 10-2458] undeclared symbol iorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:80]
INFO: [VRFC 10-2458] undeclared symbol andlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:81]
INFO: [VRFC 10-2458] undeclared symbol xorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:82]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:91]
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol skip, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.684 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:02:16 ; elapsed = 00:04:43 . Memory (MB): peak = 1762.684 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/hp/Desktop/vivado/1.coe] -no_script -reset -force -quiet
remove_files  c:/Users/hp/Desktop/vivado/1.coe
export_ip_user_files -of_objects  [get_files c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/4.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe] -no_script -reset -force -quiet
remove_files  {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/2.coe c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/3.coe c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/4.coe c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe}
file delete -force c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/2.coe c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/3.coe c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/4.coe c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
reset_run design_1_dist_mem_gen_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1

launch_runs design_1_dist_mem_gen_0_0_synth_1
[Sun Mar  8 14:50:12 2020] Launched design_1_dist_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
wait_on_run design_1_dist_mem_gen_0_0_synth_1
[Sun Mar  8 14:50:12 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:50:17 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:50:22 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:50:27 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:50:37 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:50:47 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...
[Sun Mar  8 14:50:57 2020] Waiting for design_1_dist_mem_gen_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_dist_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dist_mem_gen_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_dist_mem_gen_0_0.tcl -notrace
Command: synth_design -top design_1_dist_mem_gen_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 108908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 385.082 ; gain = 97.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_0' [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_0_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 12 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ipshared/d46a/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_0_0' (4#1) [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:66]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port we
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port we
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_srst
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 618.512 ; gain = 330.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 618.512 ; gain = 330.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 618.512 ; gain = 330.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 760.227 ; gain = 1.141
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 760.227 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 760.227 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 760.227 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 760.227 ; gain = 472.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 760.227 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[1023]                                              | 1024x12       | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x12       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 802.871 ; gain = 515.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 802.945 ; gain = 515.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 804.098 ; gain = 516.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 805.227 ; gain = 517.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 805.227 ; gain = 517.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 805.227 ; gain = 517.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 805.227 ; gain = 517.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 805.227 ; gain = 517.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 805.227 ; gain = 517.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     1|
|2     |LUT4  |     3|
|3     |LUT5  |    15|
|4     |LUT6  |    78|
|5     |MUXF7 |    21|
|6     |MUXF8 |    10|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |   128|
|2     |  U0                              |dist_mem_gen_v8_0_12       |   128|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_12_synth |   128|
|4     |      \gen_rom.rom_inst           |rom                        |   128|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 805.227 ; gain = 517.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 805.227 ; gain = 375.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 805.227 ; gain = 517.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 825.695 ; gain = 545.016
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/design_1_dist_mem_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/design_1_dist_mem_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_dist_mem_gen_0_0_utilization_synth.rpt -pb design_1_dist_mem_gen_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 827.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 14:50:54 2020...
[Sun Mar  8 14:50:57 2020] design_1_dist_mem_gen_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1765.070 ; gain = 0.074
generate_target all [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1770.367 ; gain = 5.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_0_0' (1#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pic16c56_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pic16c56_0_0' (2#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pic16c56_0' of module 'design_1_pic16c56_0_0' requires 8 connections, but only 5 given [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (3#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1776.574 ; gain = 11.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1776.574 ; gain = 11.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1776.574 ; gain = 11.441
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.641 ; gain = 127.508
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:44]
INFO: [VRFC 10-2458] undeclared symbol nop, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:46]
INFO: [VRFC 10-2458] undeclared symbol movwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:47]
INFO: [VRFC 10-2458] undeclared symbol clrw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:48]
INFO: [VRFC 10-2458] undeclared symbol clrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:49]
INFO: [VRFC 10-2458] undeclared symbol subwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:50]
INFO: [VRFC 10-2458] undeclared symbol decf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:51]
INFO: [VRFC 10-2458] undeclared symbol andwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:53]
INFO: [VRFC 10-2458] undeclared symbol xorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:54]
INFO: [VRFC 10-2458] undeclared symbol addwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:55]
INFO: [VRFC 10-2458] undeclared symbol iorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:56]
INFO: [VRFC 10-2458] undeclared symbol movf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:57]
INFO: [VRFC 10-2458] undeclared symbol comf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:58]
INFO: [VRFC 10-2458] undeclared symbol incf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:59]
INFO: [VRFC 10-2458] undeclared symbol decfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:60]
INFO: [VRFC 10-2458] undeclared symbol rrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:61]
INFO: [VRFC 10-2458] undeclared symbol rlf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:62]
INFO: [VRFC 10-2458] undeclared symbol swapf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:63]
INFO: [VRFC 10-2458] undeclared symbol incfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:64]
INFO: [VRFC 10-2458] undeclared symbol bcf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:66]
INFO: [VRFC 10-2458] undeclared symbol bsf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:67]
INFO: [VRFC 10-2458] undeclared symbol btfsc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:68]
INFO: [VRFC 10-2458] undeclared symbol btfss, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:69]
INFO: [VRFC 10-2458] undeclared symbol option, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:71]
INFO: [VRFC 10-2458] undeclared symbol sleep, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:72]
INFO: [VRFC 10-2458] undeclared symbol clrwdt, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:73]
INFO: [VRFC 10-2458] undeclared symbol tris, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:75]
INFO: [VRFC 10-2458] undeclared symbol retlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:76]
INFO: [VRFC 10-2458] undeclared symbol call, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:77]
INFO: [VRFC 10-2458] undeclared symbol goto, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:78]
INFO: [VRFC 10-2458] undeclared symbol movlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:79]
INFO: [VRFC 10-2458] undeclared symbol iorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:80]
INFO: [VRFC 10-2458] undeclared symbol andlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:81]
INFO: [VRFC 10-2458] undeclared symbol xorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:82]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:91]
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol skip, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.641 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:03:30 ; elapsed = 00:02:53 . Memory (MB): peak = 1892.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 14:55:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 14:55:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1892.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_0_0' (1#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pic16c56_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pic16c56_0_0' (2#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pic16c56_0' of module 'design_1_pic16c56_0_0' requires 8 connections, but only 5 given [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (3#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'time1' [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time1' (5#1) [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1892.641 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1892.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1892.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1931.645 ; gain = 39.004
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 15:00:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:00:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 15:03:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:03:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 15:06:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:06:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 15:09:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:09:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe' provided. It will be converted relative to IP Instance files '5.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dist_mem_gen_0_0, cache-ID = 4a34e6f9e0be5334; cache size = 7.946 MB.
[Sun Mar  8 15:13:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:13:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 15:15:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:15:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 15:18:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:18:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/7.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/7.coe' provided. It will be converted relative to IP Instance files '7.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Mar  8 15:26:43 2020] Launched design_1_dist_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dist_mem_gen_0_0_synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:26:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/8.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/8.coe' provided. It will be converted relative to IP Instance files '8.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Mar  8 15:35:33 2020] Launched design_1_dist_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dist_mem_gen_0_0_synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:35:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/9.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/9.coe' provided. It will be converted relative to IP Instance files '9.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Mar  8 15:47:47 2020] Launched design_1_dist_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dist_mem_gen_0_0_synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:47:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/10.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/10.coe' provided. It will be converted relative to IP Instance files '10.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Mar  8 15:58:14 2020] Launched design_1_dist_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dist_mem_gen_0_0_synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 15:58:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/11.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/11.coe' provided. It will be converted relative to IP Instance files '11.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_dist_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Mar  8 16:06:57 2020] Launched design_1_dist_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dist_mem_gen_0_0_synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_dist_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 16:06:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2320.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_0_0' (1#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pic16c56_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pic16c56_0_0' (2#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pic16c56_0' of module 'design_1_pic16c56_0_0' requires 8 connections, but only 5 given [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (3#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'time1' [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time1' (5#1) [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2345.441 ; gain = 24.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2345.441 ; gain = 24.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2345.441 ; gain = 24.793
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2407.684 ; gain = 87.035
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 16:11:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 16:13:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 16:13:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/11.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/10.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:44]
INFO: [VRFC 10-2458] undeclared symbol nop, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:46]
INFO: [VRFC 10-2458] undeclared symbol movwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:47]
INFO: [VRFC 10-2458] undeclared symbol clrw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:48]
INFO: [VRFC 10-2458] undeclared symbol clrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:49]
INFO: [VRFC 10-2458] undeclared symbol subwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:50]
INFO: [VRFC 10-2458] undeclared symbol decf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:51]
INFO: [VRFC 10-2458] undeclared symbol andwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:53]
INFO: [VRFC 10-2458] undeclared symbol xorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:54]
INFO: [VRFC 10-2458] undeclared symbol addwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:55]
INFO: [VRFC 10-2458] undeclared symbol iorwf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:56]
INFO: [VRFC 10-2458] undeclared symbol movf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:57]
INFO: [VRFC 10-2458] undeclared symbol comf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:58]
INFO: [VRFC 10-2458] undeclared symbol incf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:59]
INFO: [VRFC 10-2458] undeclared symbol decfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:60]
INFO: [VRFC 10-2458] undeclared symbol rrf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:61]
INFO: [VRFC 10-2458] undeclared symbol rlf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:62]
INFO: [VRFC 10-2458] undeclared symbol swapf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:63]
INFO: [VRFC 10-2458] undeclared symbol incfsz, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:64]
INFO: [VRFC 10-2458] undeclared symbol bcf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:66]
INFO: [VRFC 10-2458] undeclared symbol bsf, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:67]
INFO: [VRFC 10-2458] undeclared symbol btfsc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:68]
INFO: [VRFC 10-2458] undeclared symbol btfss, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:69]
INFO: [VRFC 10-2458] undeclared symbol option, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:71]
INFO: [VRFC 10-2458] undeclared symbol sleep, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:72]
INFO: [VRFC 10-2458] undeclared symbol clrwdt, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:73]
INFO: [VRFC 10-2458] undeclared symbol tris, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:75]
INFO: [VRFC 10-2458] undeclared symbol retlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:76]
INFO: [VRFC 10-2458] undeclared symbol call, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:77]
INFO: [VRFC 10-2458] undeclared symbol goto, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:78]
INFO: [VRFC 10-2458] undeclared symbol movlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:79]
INFO: [VRFC 10-2458] undeclared symbol iorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:80]
INFO: [VRFC 10-2458] undeclared symbol andlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:81]
INFO: [VRFC 10-2458] undeclared symbol xorlw, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:82]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:91]
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:129]
INFO: [VRFC 10-2458] undeclared symbol skip, assumed default net type wire [C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/46db/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2407.684 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 2407.684 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:01:49 ; elapsed = 00:01:31 . Memory (MB): peak = 2407.684 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:05:05 ; elapsed = 00:03:28 . Memory (MB): peak = 2407.684 ; gain = 0.000
export_ip_user_files -of_objects  [get_files c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/10.coe] -no_script -reset -force -quiet
remove_files  c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/10.coe
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 16:25:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 16:25:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Mar  8 16:30:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Sun Mar  8 16:30:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/11.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/9.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__IO_reg
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__alu
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__decoder
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__distribute
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__pic16c56
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__timer
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cputb_func_synth xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.time1
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0_dist_m...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.design_1_pic16c56_0_0__decoder
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_pic16c56_0_0__distribut...
Compiling module xil_defaultlib.design_1_pic16c56_0_0__alu
Compiling module xil_defaultlib.design_1_pic16c56_0_0__IO_reg
Compiling module xil_defaultlib.design_1_pic16c56_0_0__timer
Compiling module xil_defaultlib.design_1_pic16c56_0_0__pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_func_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/xsim.dir/cputb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 16:38:00 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_func_synth -key {Post-Synthesis:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2541.984 ; gain = 134.301
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/11.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/9.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__IO_reg
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__alu
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__decoder
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__distribute
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__pic16c56
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__timer
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cputb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cputb_time_synth.sdf", for root module "cputb/wrapp".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cputb_time_synth.sdf", for root module "cputb/wrapp".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.time1
Compiling module simprims_ver.GND
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0_dist_m...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.design_1_pic16c56_0_0__decoder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_pic16c56_0_0__distribut...
Compiling module xil_defaultlib.design_1_pic16c56_0_0__alu
Compiling module xil_defaultlib.design_1_pic16c56_0_0__IO_reg
Compiling module xil_defaultlib.design_1_pic16c56_0_0__timer
Compiling module xil_defaultlib.design_1_pic16c56_0_0__pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_time_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/xsim.dir/cputb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 16:44:17 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2935.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_time_synth -key {Post-Synthesis:sim_1:Timing:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2935.371 ; gain = 0.836
run 10 s
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2935.371 ; gain = 0.000
current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.328 ; gain = 30.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dist_mem_gen_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dist_mem_gen_0_0' (1#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pic16c56_0_0' [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pic16c56_0_0' (2#1) [C:/Users/hp/Desktop/vivado/project_5/.Xil/Vivado-106780-DESKTOP-2RGUD32/realtime/design_1_pic16c56_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pic16c56_0' of module 'design_1_pic16c56_0_0' requires 8 connections, but only 5 given [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (3#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'time1' [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time1' (5#1) [C:/Users/hp/Desktop/vivado/project_5/time1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3004.891 ; gain = 69.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3004.891 ; gain = 69.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3004.891 ; gain = 69.520
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.180 ; gain = 164.809
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1

launch_runs synth_1 -jobs 12
[Sun Mar  8 16:45:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Mar  8 16:45:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/11.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/9.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__IO_reg
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__alu
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__decoder
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__distribute
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__pic16c56
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0__timer
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cputb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cputb_time_synth.sdf", for root module "cputb/wrapp".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cputb_time_synth.sdf", for root module "cputb/wrapp".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0_dist_m...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.design_1_pic16c56_0_0__decoder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_pic16c56_0_0__distribut...
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.design_1_pic16c56_0_0__alu
Compiling module xil_defaultlib.design_1_pic16c56_0_0__IO_reg
Compiling module xil_defaultlib.design_1_pic16c56_0_0__timer
Compiling module xil_defaultlib.design_1_pic16c56_0_0__pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_time_synth -key {Post-Synthesis:sim_1:Timing:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3100.180 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3100.180 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3100.180 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/hp/Desktop/vivado/project_1/component.xml. It will be created.
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Desktop/vivado/project_1'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:pic16c56:1.2 [get_ips  design_1_pic16c56_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_pic16c56_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_pic16c56_0_0 from pic16c56_v1_2 1.0 to pic16c56_v1_2 1.2
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/hp/Desktop/vivado/project_5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_pic16c56_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_pic16c56_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_pic16c56_0_0_synth_1
[Sun Mar  8 17:34:06 2020] Launched design_1_pic16c56_0_0_synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_pic16c56_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files -ipstatic_source_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/modelsim} {questa=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/questa} {riviera=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/riviera} {activehdl=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/11.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/9.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3100.180 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3100.180 ; gain = 0.000
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/6.coe}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/6.coe' provided. It will be converted relative to IP Instance files '6.coe'
endgroup
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
current_sim simulation_9
export_ip_user_files -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files -ipstatic_source_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/modelsim} {questa=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/questa} {riviera=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/riviera} {activehdl=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/11.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.180 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3100.180 ; gain = 0.000
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/11.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 s
run: Time (s): cpu = 00:02:11 ; elapsed = 00:03:10 . Memory (MB): peak = 3100.180 ; gain = 0.000
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/11.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_IO_reg
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_alu
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_decoder
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_distribute
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_pic16c56
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_timer
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cputb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cputb_time_synth.sdf", for root module "cputb/wrapp".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cputb_time_synth.sdf", for root module "cputb/wrapp".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0_dist_m...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.design_1_pic16c56_0_0_decoder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_pic16c56_0_0_distribute
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.design_1_pic16c56_0_0_alu
Compiling module xil_defaultlib.design_1_pic16c56_0_0_IO_reg
Compiling module xil_defaultlib.design_1_pic16c56_0_0_timer
Compiling module xil_defaultlib.design_1_pic16c56_0_0_pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_time_synth -key {Post-Synthesis:sim_1:Timing:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3100.180 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3100.180 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/11.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_IO_reg
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_alu
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_decoder
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_distribute
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_pic16c56
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_timer
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cputb_func_synth xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0_dist_m...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.design_1_pic16c56_0_0_decoder
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_pic16c56_0_0_distribute
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.design_1_pic16c56_0_0_alu
Compiling module xil_defaultlib.design_1_pic16c56_0_0_IO_reg
Compiling module xil_defaultlib.design_1_pic16c56_0_0_timer
Compiling module xil_defaultlib.design_1_pic16c56_0_0_pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_func_synth -key {Post-Synthesis:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3100.199 ; gain = 0.020
run 10 s
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3100.199 ; gain = 0.000
current_sim simulation_12
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/11.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/11.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3101.871 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3101.871 ; gain = 0.000
current_sim simulation_13
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/11.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim/cputb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_IO_reg
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_alu
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_decoder
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_distribute
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_pic16c56
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_timer
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cputb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cputb_time_synth.sdf", for root module "cputb/wrapp".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cputb_time_synth.sdf", for root module "cputb/wrapp".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0_dist_m...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.design_1_pic16c56_0_0_decoder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_pic16c56_0_0_distribute
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.design_1_pic16c56_0_0_alu
Compiling module xil_defaultlib.design_1_pic16c56_0_0_IO_reg
Compiling module xil_defaultlib.design_1_pic16c56_0_0_timer
Compiling module xil_defaultlib.design_1_pic16c56_0_0_pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_time_synth -key {Post-Synthesis:sim_1:Timing:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3105.746 ; gain = 3.875
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
current_sim simulation_16
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/11.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic16c56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_pic16c56_0_0_1/sim/design_1_pic16c56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3109.063 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 10 ms
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3125.070 ; gain = 0.000
current_sim simulation_17
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 17:19:31 2020...
