{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669971349981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669971349987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 16:55:49 2022 " "Processing started: Fri Dec 02 16:55:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669971349987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971349987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu5502016fa -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu5502016fa -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971349987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669971350254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669971350254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359037 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "vga_controller vga_controller.v(10) " "Verilog Module Declaration warning at vga_controller.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"vga_controller\"" {  } { { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavior " "Found design unit 1: control-Behavior" {  } { { "control.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359327 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359328 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Found design unit 1: decoder5to32-Structure" {  } { { "decoder5to32.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/decoder5to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359330 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoder5to32.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/decoder5to32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Found design unit 1: dmem-SYN" {  } { { "dmem.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359331 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "imem.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359333 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-a " "Found design unit 1: lcd-a" {  } { { "lcd.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/lcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359334 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/lcd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-Structure " "Found design unit 1: processor-Structure" {  } { { "processor.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359336 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-a " "Found design unit 1: ps2-a" {  } { { "ps2.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/ps2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359337 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/ps2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file skeleton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 skeleton-Structure " "Found design unit 1: skeleton-Structure" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359339 ""} { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359340 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-Structure " "Found design unit 1: shifter-Structure" {  } { { "shifter.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359341 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359343 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structure " "Found design unit 1: adder_rc-Structure" {  } { { "adder_rc.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_rc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359344 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "adder_rc.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_rc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_cs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_cs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_cs-Structure " "Found design unit 1: adder_cs-Structure" {  } { { "adder_cs.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_cs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359346 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_cs " "Found entity 1: adder_cs" {  } { { "adder_cs.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_cs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359346 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1669971359347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Structure " "Found design unit 1: mux-Structure" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359347 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Structure " "Found design unit 1: reg-Structure" {  } { { "reg.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359349 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2port-Structure " "Found design unit 1: reg_2port-Structure" {  } { { "reg_2port.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg_2port.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359350 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_2port " "Found entity 1: reg_2port" {  } { { "reg_2port.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg_2port.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0_2port-Structure " "Found design unit 1: reg0_2port-Structure" {  } { { "reg0_2port.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg0_2port.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359351 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0_2port " "Found entity 1: reg0_2port" {  } { { "reg0_2port.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg0_2port.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gridbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file gridbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 gridBuffer " "Found entity 1: gridBuffer" {  } { { "gridBuffer.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/gridBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669971359432 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC skeleton.vhd(14) " "VHDL Signal Declaration warning at skeleton.vhd(14): used implicit default value for signal \"VGA_SYNC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669971359433 "|skeleton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CTRL_CLK skeleton.vhd(75) " "Verilog HDL or VHDL warning at skeleton.vhd(75): object \"VGA_CTRL_CLK\" assigned a value but never read" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669971359433 "|skeleton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_CTRL_CLK skeleton.vhd(76) " "Verilog HDL or VHDL warning at skeleton.vhd(76): object \"AUD_CTRL_CLK\" assigned a value but never read" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669971359433 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.vhd" "div" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359524 ""}  } { { "pll.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669971359524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.vhd" "myprocessor" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:fetch1 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:fetch1\"" {  } { { "processor.vhd" "fetch1" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg processor:myprocessor\|reg:fetch2 " "Elaborating entity \"reg\" for hierarchy \"processor:myprocessor\|reg:fetch2\"" {  } { { "processor.vhd" "fetch2" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:fetch3 " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:fetch3\"" {  } { { "processor.vhd" "fetch3" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "altsyncram_component" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test-fibonacci-imem.hex " "Parameter \"init_file\" = \"test-fibonacci-imem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359617 ""}  } { { "imem.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669971359617 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_0tr3.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_0tr3.tdf" 716 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tr3 " "Found entity 1: altsyncram_0tr3" {  } { { "db/altsyncram_0tr3.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_0tr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tr3 processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\|altsyncram_0tr3:auto_generated " "Elaborating entity \"altsyncram_0tr3\" for hierarchy \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\|altsyncram_0tr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc processor:myprocessor\|adder_rc:fetch4 " "Elaborating entity \"adder_rc\" for hierarchy \"processor:myprocessor\|adder_rc:fetch4\"" {  } { { "processor.vhd" "fetch4" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:myprocessor\|control:decode1 " "Elaborating entity \"control\" for hierarchy \"processor:myprocessor\|control:decode1\"" {  } { { "processor.vhd" "decode1" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:decode2 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:decode2\"" {  } { { "processor.vhd" "decode2" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:decode7 " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:decode7\"" {  } { { "processor.vhd" "decode7" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 processor:myprocessor\|regfile:decode7\|decoder5to32:writeDecode " "Elaborating entity \"decoder5to32\" for hierarchy \"processor:myprocessor\|regfile:decode7\|decoder5to32:writeDecode\"" {  } { { "regfile.vhd" "writeDecode" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0_2port processor:myprocessor\|regfile:decode7\|reg0_2port:reg0 " "Elaborating entity \"reg0_2port\" for hierarchy \"processor:myprocessor\|regfile:decode7\|reg0_2port:reg0\"" {  } { { "regfile.vhd" "reg0" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2port processor:myprocessor\|regfile:decode7\|reg_2port:\\regs:1:reg_array " "Elaborating entity \"reg_2port\" for hierarchy \"processor:myprocessor\|regfile:decode7\|reg_2port:\\regs:1:reg_array\"" {  } { { "regfile.vhd" "\\regs:1:reg_array" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg processor:myprocessor\|regfile:decode7\|reg_2port:\\regs:1:reg_array\|reg:r " "Elaborating entity \"reg\" for hierarchy \"processor:myprocessor\|regfile:decode7\|reg_2port:\\regs:1:reg_array\|reg:r\"" {  } { { "reg_2port.vhd" "r" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg_2port.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:execute01 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:execute01\"" {  } { { "processor.vhd" "execute01" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:execute02 " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:execute02\"" {  } { { "processor.vhd" "execute02" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag alu.vhd(27) " "Verilog HDL or VHDL warning at alu.vhd(27): object \"zero_flag\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669971359706 "|skeleton|processor:myprocessor|alu:execute02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_cs processor:myprocessor\|alu:execute02\|adder_cs:adder_inst " "Elaborating entity \"adder_cs\" for hierarchy \"processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\"" {  } { { "alu.vhd" "adder_inst" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\|mux:upper " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\|mux:upper\"" {  } { { "adder_cs.vhd" "upper" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_cs.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter processor:myprocessor\|alu:execute02\|shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"processor:myprocessor\|alu:execute02\|shifter:shifter_inst\"" {  } { { "alu.vhd" "shifter_inst" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:memory1 " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:memory1\"" {  } { { "processor.vhd" "memory1" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "altsyncram_component" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test-fibonacci-dmem.hex " "Parameter \"init_file\" = \"test-fibonacci-dmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359735 ""}  } { { "dmem.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669971359735 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_37t3.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_37t3.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37t3 " "Found entity 1: altsyncram_37t3" {  } { { "db/altsyncram_37t3.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_37t3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_37t3 processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\|altsyncram_37t3:auto_generated " "Elaborating entity \"altsyncram_37t3\" for hierarchy \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\|altsyncram_37t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridBuffer processor:myprocessor\|gridBuffer:buffer1 " "Elaborating entity \"gridBuffer\" for hierarchy \"processor:myprocessor\|gridBuffer:buffer1\"" {  } { { "processor.vhd" "buffer1" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:myps2 " "Elaborating entity \"ps2\" for hierarchy \"ps2:myps2\"" {  } { { "skeleton.vhd" "myps2" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.vhd" "mylcd" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.vhd" "r0" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669971359797 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.vhd" "p1" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359806 ""}  } { { "VGA_Audio_PLL.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669971359806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.vhd" "vga_ins" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_s vga_controller.v(28) " "Verilog HDL or VHDL warning at vga_controller.v(28): object \"x_s\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669971359813 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_s vga_controller.v(28) " "Verilog HDL or VHDL warning at vga_controller.v(28): object \"y_s\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669971359813 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter vga_controller.v(29) " "Verilog HDL or VHDL warning at vga_controller.v(29): object \"counter\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669971359813 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(54) " "Verilog HDL assignment warning at vga_controller.v(54): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669971359813 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669971359814 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669971359814 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_data.mif " "Parameter \"init_file\" = \"lab7_img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359821 ""}  } { { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669971359821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekc1 " "Found entity 1: altsyncram_ekc1" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekc1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated " "Elaborating entity \"altsyncram_ekc1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/decode_aaa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_ekc1.tdf" "rden_decode" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/mux_1pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971359972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971359972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_ekc1.tdf" "mux2" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971359995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_index.mif " "Parameter \"init_file\" = \"lab7_img_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971359995 ""}  } { { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669971359995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971360038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971360038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated " "Elaborating entity \"altsyncram_pjc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971360039 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[31\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[30\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[29\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[28\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[27\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[26\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[25\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[24\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[23\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[22\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[21\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[20\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[19\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[18\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[17\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[16\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[15\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[14\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[13\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[12\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[11\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[10\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[9\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[8\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[7\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[6\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[5\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[4\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[3\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[2\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[1\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[0\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[31\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[30\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[29\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[28\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[27\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[26\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[25\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[24\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[23\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[22\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[21\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[20\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[19\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[18\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[17\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[16\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[15\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[14\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[13\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[12\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[11\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[10\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[9\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[8\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[7\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[6\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[5\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[4\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[3\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[2\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[1\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[0\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1669971361014 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669971361014 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[7\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[8\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[9\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[10\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[11\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[12\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[13\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[14\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[15\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[16\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[17\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[18\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[19\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[20\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[21\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[22\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[23\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a0 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a1 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a2 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a3 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a4 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a5 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a6 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a7 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a8 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a9 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a10 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a11 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a12 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a13 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a14 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a15 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a16 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a17 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a18 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a19 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a20 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a21 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a22 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a23 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a24 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a25 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a26 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a27 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a28 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a29 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a30 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a31 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a32 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a33 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a34 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a35 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a36 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a37 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a40 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a41 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a42 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a43 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a44 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a45 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a48 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a49 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a50 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a51 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a52 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a53 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a56 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a57 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a58 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a59 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a60 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a61 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a64 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a65 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a66 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a67 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a68 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a69 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a70 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a71 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a72 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1553 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a73 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a74 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1595 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a75 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a76 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1637 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a77 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a78 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a79 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a80 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a81 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a82 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a83 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a84 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a85 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1826 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a86 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a87 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a88 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1889 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a89 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a90 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a91 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a92 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a93 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a94 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a95 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a96 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a97 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2078 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a98 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2099 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a99 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2120 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a100 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a101 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a102 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a103 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a104 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2225 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a105 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a106 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2267 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a107 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a108 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a109 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a110 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a111 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a112 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a113 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a114 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a115 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2456 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a116 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a117 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a118 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a119 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2540 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a120 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a121 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2582 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a122 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2603 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a123 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a124 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a125 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2666 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a126 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a127 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2708 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a128 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2729 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a129 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2750 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a130 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a131 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a132 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2813 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a133 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2834 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a134 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a135 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a136 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a137 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a138 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2939 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a139 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2960 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a140 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a141 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3002 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a142 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a143 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3044 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a144 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3065 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a145 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3086 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a146 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a147 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3128 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a148 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3149 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a149 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a150 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3191 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a151 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3212 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a152 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a153 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3254 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a154 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3275 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a155 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3296 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a156 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3317 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a157 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a158 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3359 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a159 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3380 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a160 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a161 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a162 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3443 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a163 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3464 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a164 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3485 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a165 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3506 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a166 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a167 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3548 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a168 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a169 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a170 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3611 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a171 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3632 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a172 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3653 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a173 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3674 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a174 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a175 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3716 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a176 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3737 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a177 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3758 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a178 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3779 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a179 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a180 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a181 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3842 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a182 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3863 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a183 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3884 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a184 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3905 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a185 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3926 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a186 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a187 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3968 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a188 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3989 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a189 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4010 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a190 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a191 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4052 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a192 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a193 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4094 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a194 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4115 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a195 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a196 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4157 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a197 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4178 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a198 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a199 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4220 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a200 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a201 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4262 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a202 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4283 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a203 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4304 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a204 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4325 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a205 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4346 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a206 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4367 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a207 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4388 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a208 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4409 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a209 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4430 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a210 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4451 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a211 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a212 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4493 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a213 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4514 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a214 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4535 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a215 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4556 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a216 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4577 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a217 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4598 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a218 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4619 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a219 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4640 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a220 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a221 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4682 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a222 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4703 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a223 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4724 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a224 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a225 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4766 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a226 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4787 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a227 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4808 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a228 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4829 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a229 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4850 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a230 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a231 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4892 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a232 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4913 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a233 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4934 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a234 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4955 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a235 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4976 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a236 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a237 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5018 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a238 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5039 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a239 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5060 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a240 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a241 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a242 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5123 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a243 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5144 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a244 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5165 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a245 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5186 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a246 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5207 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a247 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5228 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a248 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5249 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a249 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5270 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a250 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5291 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a251 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5312 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a252 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5333 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a253 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a254 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5375 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a255 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5396 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a256 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5417 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a257 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5438 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a258 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5459 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a259 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5480 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a260 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a261 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a262 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a263 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5564 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a264 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5585 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a265 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5606 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a266 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5627 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a267 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5648 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a268 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5669 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a269 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5690 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a270 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5711 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a271 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5732 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a272 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5753 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a273 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5774 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a274 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5795 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a275 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5816 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a276 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5837 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a277 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5858 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a278 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5879 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a279 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5900 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a280 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a281 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5942 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a282 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a283 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5984 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a284 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6005 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a285 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6026 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a286 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a287 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6068 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a288 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6089 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a289 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6110 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a290 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6131 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a291 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a292 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6173 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a293 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6194 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a294 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6215 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a295 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6236 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a296 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6257 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a297 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6278 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a298 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6299 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a299 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6320 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a300 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a301 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6362 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a302 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6383 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a303 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6404 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361189 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a303"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669971361189 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669971361189 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[1\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[2\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[3\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[4\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[5\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[6\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[7\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[8\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[9\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[10\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[11\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[12\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[13\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[14\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[15\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[16\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[17\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[18\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[19\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[20\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[21\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[22\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[23\] " "Synthesized away node \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_pjc1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_index.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 75 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a0 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a1 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a2 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a3 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a4 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a5 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a6 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a7 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a8 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a9 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a10 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a11 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a12 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a13 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a14 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a15 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a16 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a17 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a18 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a19 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a20 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a21 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a22 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a23 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a24 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a25 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a26 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a27 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a28 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a29 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a30 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a31 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a32 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a33 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a34 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a35 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a36 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a37 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a40 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a41 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a42 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a43 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a44 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a45 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a48 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a49 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a50 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a51 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a52 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a53 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a56 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a57 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a58 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a59 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a60 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a61 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a64 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a65 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a66 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a67 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a68 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a69 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a70 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a71 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a72 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1553 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a73 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a74 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1595 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a75 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a76 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1637 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a77 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a78 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a79 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a80 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a81 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a82 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a83 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a84 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a85 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1826 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a86 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a87 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a88 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1889 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a89 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a90 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a91 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a92 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a93 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a94 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a95 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a96 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a97 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2078 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a98 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2099 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a99 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2120 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a100 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a101 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a102 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a103 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a104 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2225 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a105 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a106 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2267 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a107 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a108 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a109 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a110 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a111 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a112 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a113 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a114 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a115 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2456 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a116 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a117 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a118 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a119 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2540 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a120 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a121 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2582 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a122 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2603 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a123 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a124 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a125 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2666 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a126 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a127 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2708 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a128 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2729 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a129 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2750 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a130 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a131 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a132 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2813 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a133 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2834 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a134 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a135 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a136 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a137 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a138 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2939 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a139 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2960 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a140 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 2981 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a141 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3002 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a142 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a143 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3044 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a144 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3065 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a145 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3086 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a146 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a147 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3128 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a148 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3149 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a149 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a150 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3191 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a151 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3212 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a152 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a153 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3254 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a154 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3275 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a155 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3296 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a156 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3317 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a157 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a158 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3359 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a159 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3380 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a160 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a161 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a162 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3443 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a163 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3464 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a164 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3485 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a165 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3506 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a166 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a167 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3548 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a168 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a169 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a170 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3611 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a171 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3632 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a172 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3653 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a173 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3674 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a174 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a175 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3716 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a176 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3737 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a177 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3758 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a178 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3779 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a179 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a180 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a181 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3842 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a182 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3863 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a183 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3884 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a184 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3905 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a185 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3926 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a186 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a187 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3968 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a188 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 3989 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a189 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4010 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a190 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a191 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4052 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a192 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a193 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4094 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a194 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4115 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a195 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a196 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4157 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a197 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4178 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a198 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a199 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4220 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a200 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a201 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4262 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a202 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4283 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a203 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4304 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a204 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4325 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a205 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4346 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a206 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4367 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a207 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4388 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a208 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4409 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a209 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4430 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a210 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4451 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a211 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a212 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4493 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a213 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4514 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a214 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4535 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a215 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4556 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a216 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4577 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a217 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4598 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a218 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4619 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a219 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4640 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a220 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a221 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4682 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a222 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4703 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a223 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4724 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a224 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a225 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4766 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a226 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4787 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a227 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4808 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a228 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4829 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a229 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4850 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a230 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a231 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4892 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a232 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4913 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a233 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4934 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a234 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4955 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a235 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4976 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a236 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 4997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a237 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5018 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a238 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5039 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a239 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5060 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a240 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a241 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a242 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5123 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a243 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5144 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a244 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5165 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a245 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5186 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a246 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5207 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a247 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5228 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a248 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5249 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a249 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5270 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a250 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5291 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a251 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5312 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a252 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5333 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a253 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a254 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5375 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a255 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5396 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a256 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5417 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a257 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5438 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a258 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5459 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a259 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5480 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a260 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a261 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a262 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a263 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5564 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a264 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5585 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a265 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5606 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a266 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5627 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a267 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5648 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a268 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5669 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a269 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5690 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a270 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5711 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a271 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5732 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a272 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5753 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a273 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5774 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a274 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5795 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a275 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5816 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a276 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5837 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a277 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5858 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a278 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5879 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a279 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5900 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a280 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5921 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a281 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5942 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a282 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a283 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 5984 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a284 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6005 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a285 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6026 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a286 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a287 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6068 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a288 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6089 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a289 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6110 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a290 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6131 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a291 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a292 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6173 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a293 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6194 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a294 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6215 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a295 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6236 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a296 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6257 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a297 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6278 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a298 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6299 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a299 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6320 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a300 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6341 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a301 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6362 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a302 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6383 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a303 " "Synthesized away node \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_ekc1.tdf" 6404 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "img_data.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v" 81 0 0 } } { "vga_controller.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v" 63 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669971361261 "|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a303"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669971361261 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669971361261 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ps2:myps2\|fifo_rtl_0 " "Inferred RAM node \"ps2:myps2\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669971361632 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ps2:myps2\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2:myps2\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669971362735 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669971362735 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669971362735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2:myps2\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"ps2:myps2\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971362749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2:myps2\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"ps2:myps2\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669971362749 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669971362749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9c1 " "Found entity 1: altsyncram_q9c1" {  } { { "db/altsyncram_q9c1.tdf" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_q9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669971362783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971362783 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/lcd.vhd" 38 -1 0 } } { "ps2.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/ps2.vhd" 28 -1 0 } } { "ps2.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/ps2.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669971363372 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669971363372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] VCC " "Pin \"VGA_R\[0\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] VCC " "Pin \"VGA_R\[1\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] VCC " "Pin \"VGA_R\[2\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] VCC " "Pin \"VGA_R\[3\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] VCC " "Pin \"VGA_R\[4\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] VCC " "Pin \"VGA_R\[5\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] VCC " "Pin \"VGA_R\[6\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] VCC " "Pin \"VGA_R\[7\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] VCC " "Pin \"VGA_G\[0\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] VCC " "Pin \"VGA_G\[1\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] VCC " "Pin \"VGA_G\[2\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] VCC " "Pin \"VGA_G\[3\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] VCC " "Pin \"VGA_G\[4\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] VCC " "Pin \"VGA_G\[5\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] VCC " "Pin \"VGA_G\[6\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] VCC " "Pin \"VGA_G\[7\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669971365215 "|skeleton|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669971365215 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669971365341 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669971369605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669971369916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669971369916 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 103 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1669971370012 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.vhd" "" { Text "D:/DKU/ECE550/Project/Project4/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd" 103 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1669971370013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4069 " "Implemented 4069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669971370114 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669971370114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3942 " "Implemented 3942 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669971370114 ""} { "Info" "ICUT_CUT_TM_RAMS" "71 " "Implemented 71 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669971370114 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669971370114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669971370114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 781 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 781 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669971370183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 16:56:10 2022 " "Processing ended: Fri Dec 02 16:56:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669971370183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669971370183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669971370183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669971370183 ""}
