// Seed: 371628662
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  tri   id_5,
    output uwire id_6
    , id_8
);
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    output wor id_8,
    output wire id_9,
    output wire id_10,
    output tri1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_5,
      id_2,
      id_4,
      id_9
  );
  logic [7:0] id_14 = id_14[1];
endmodule
