fifo_w32to8.v,verilog,xil_defaultlib,../../../../project.srcs/sources_1/ip/fifo_w32to8/sim/fifo_w32to8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
