============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 17:10:04 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6241 instances
RUN-0007 : 2471 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7387 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4928 nets have 2 pins
RUN-1001 : 1522 nets have [3 - 5] pins
RUN-1001 : 770 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6239 instances, 2471 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29522, tnet num: 7385, tinst num: 6239, tnode num: 36701, tedge num: 48745.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.217848s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (100.1%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.364057s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.82835e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6239.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.2187e+06, overlap = 44
PHY-3002 : Step(2): len = 1.06527e+06, overlap = 54.6875
PHY-3002 : Step(3): len = 607866, overlap = 69.625
PHY-3002 : Step(4): len = 564866, overlap = 89.2812
PHY-3002 : Step(5): len = 427309, overlap = 100.906
PHY-3002 : Step(6): len = 387156, overlap = 107.594
PHY-3002 : Step(7): len = 340222, overlap = 124.938
PHY-3002 : Step(8): len = 322141, overlap = 146.5
PHY-3002 : Step(9): len = 284642, overlap = 166.406
PHY-3002 : Step(10): len = 257087, overlap = 198
PHY-3002 : Step(11): len = 239680, overlap = 205.344
PHY-3002 : Step(12): len = 219038, overlap = 216.75
PHY-3002 : Step(13): len = 206178, overlap = 243.594
PHY-3002 : Step(14): len = 192776, overlap = 250.844
PHY-3002 : Step(15): len = 184725, overlap = 281.875
PHY-3002 : Step(16): len = 172526, overlap = 298.625
PHY-3002 : Step(17): len = 163711, overlap = 316.781
PHY-3002 : Step(18): len = 159465, overlap = 331.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.33709e-06
PHY-3002 : Step(19): len = 171733, overlap = 294.031
PHY-3002 : Step(20): len = 179828, overlap = 273.344
PHY-3002 : Step(21): len = 183752, overlap = 197.938
PHY-3002 : Step(22): len = 196401, overlap = 171.781
PHY-3002 : Step(23): len = 199537, overlap = 156.344
PHY-3002 : Step(24): len = 200405, overlap = 126.344
PHY-3002 : Step(25): len = 198673, overlap = 107.438
PHY-3002 : Step(26): len = 192925, overlap = 107.438
PHY-3002 : Step(27): len = 191117, overlap = 99.3438
PHY-3002 : Step(28): len = 187908, overlap = 95.8125
PHY-3002 : Step(29): len = 184186, overlap = 92.9375
PHY-3002 : Step(30): len = 179795, overlap = 98.4062
PHY-3002 : Step(31): len = 176472, overlap = 96.625
PHY-3002 : Step(32): len = 175149, overlap = 94.625
PHY-3002 : Step(33): len = 172018, overlap = 96.4375
PHY-3002 : Step(34): len = 169283, overlap = 99.125
PHY-3002 : Step(35): len = 165728, overlap = 106.625
PHY-3002 : Step(36): len = 163341, overlap = 106.719
PHY-3002 : Step(37): len = 161979, overlap = 103.188
PHY-3002 : Step(38): len = 161677, overlap = 96.2188
PHY-3002 : Step(39): len = 161467, overlap = 86.0938
PHY-3002 : Step(40): len = 157741, overlap = 85.6562
PHY-3002 : Step(41): len = 156996, overlap = 87.125
PHY-3002 : Step(42): len = 156464, overlap = 83.75
PHY-3002 : Step(43): len = 155870, overlap = 78.5938
PHY-3002 : Step(44): len = 155604, overlap = 76.5
PHY-3002 : Step(45): len = 153282, overlap = 76.7812
PHY-3002 : Step(46): len = 152362, overlap = 74.875
PHY-3002 : Step(47): len = 152316, overlap = 75.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86742e-05
PHY-3002 : Step(48): len = 152400, overlap = 74.375
PHY-3002 : Step(49): len = 152693, overlap = 74.125
PHY-3002 : Step(50): len = 152832, overlap = 73.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.73483e-05
PHY-3002 : Step(51): len = 155244, overlap = 73.5938
PHY-3002 : Step(52): len = 155637, overlap = 71.2188
PHY-3002 : Step(53): len = 162163, overlap = 56.2188
PHY-3002 : Step(54): len = 165184, overlap = 50.8125
PHY-3002 : Step(55): len = 166011, overlap = 52.5312
PHY-3002 : Step(56): len = 167001, overlap = 52.5
PHY-3002 : Step(57): len = 166401, overlap = 48.125
PHY-3002 : Step(58): len = 166877, overlap = 49.2812
PHY-3002 : Step(59): len = 169256, overlap = 38.75
PHY-3002 : Step(60): len = 171546, overlap = 37.125
PHY-3002 : Step(61): len = 172024, overlap = 36
PHY-3002 : Step(62): len = 171420, overlap = 37.9062
PHY-3002 : Step(63): len = 171639, overlap = 40.8125
PHY-3002 : Step(64): len = 171030, overlap = 40.5625
PHY-3002 : Step(65): len = 170638, overlap = 40.9062
PHY-3002 : Step(66): len = 169935, overlap = 36.2812
PHY-3002 : Step(67): len = 170016, overlap = 36.375
PHY-3002 : Step(68): len = 169694, overlap = 40.4688
PHY-3002 : Step(69): len = 169804, overlap = 40.3125
PHY-3002 : Step(70): len = 168783, overlap = 39.3125
PHY-3002 : Step(71): len = 168765, overlap = 41.5625
PHY-3002 : Step(72): len = 168345, overlap = 39.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.46967e-05
PHY-3002 : Step(73): len = 168234, overlap = 39.3125
PHY-3002 : Step(74): len = 168382, overlap = 39.3125
PHY-3002 : Step(75): len = 168569, overlap = 39.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000143803
PHY-3002 : Step(76): len = 168871, overlap = 37.0625
PHY-3002 : Step(77): len = 169254, overlap = 32.5625
PHY-3002 : Step(78): len = 174174, overlap = 29.9375
PHY-3002 : Step(79): len = 176197, overlap = 34.3438
PHY-3002 : Step(80): len = 175487, overlap = 34.3438
PHY-3002 : Step(81): len = 175481, overlap = 43.3438
PHY-3002 : Step(82): len = 175453, overlap = 43.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018971s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (164.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7387.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 216168, over cnt = 869(2%), over = 3922, worst = 34
PHY-1001 : End global iterations;  0.367054s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (204.3%)

PHY-1001 : Congestion index: top1 = 53.56, top5 = 39.58, top10 = 32.18, top15 = 27.62.
PHY-3001 : End congestion estimation;  0.480038s wall, 0.765625s user + 0.093750s system = 0.859375s CPU (179.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171758s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.35422e-06
PHY-3002 : Step(83): len = 180482, overlap = 44.5938
PHY-3002 : Step(84): len = 180999, overlap = 51.5312
PHY-3002 : Step(85): len = 168047, overlap = 65.875
PHY-3002 : Step(86): len = 166200, overlap = 73
PHY-3002 : Step(87): len = 160018, overlap = 76.2188
PHY-3002 : Step(88): len = 159955, overlap = 76.6562
PHY-3002 : Step(89): len = 157474, overlap = 75.75
PHY-3002 : Step(90): len = 157278, overlap = 73.6562
PHY-3002 : Step(91): len = 157020, overlap = 71.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27084e-05
PHY-3002 : Step(92): len = 156295, overlap = 72.1875
PHY-3002 : Step(93): len = 156405, overlap = 72.1875
PHY-3002 : Step(94): len = 156441, overlap = 72.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.54169e-05
PHY-3002 : Step(95): len = 161922, overlap = 62.8438
PHY-3002 : Step(96): len = 162310, overlap = 62.8438
PHY-3002 : Step(97): len = 164669, overlap = 60.8438
PHY-3002 : Step(98): len = 165424, overlap = 59.5625
PHY-3002 : Step(99): len = 166065, overlap = 61.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 463/7387.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 194280, over cnt = 784(2%), over = 3698, worst = 37
PHY-1001 : End global iterations;  0.302193s wall, 0.546875s user + 0.078125s system = 0.625000s CPU (206.8%)

PHY-1001 : Congestion index: top1 = 55.26, top5 = 39.01, top10 = 31.62, top15 = 26.78.
PHY-3001 : End congestion estimation;  0.416935s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (172.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.164244s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09596e-05
PHY-3002 : Step(100): len = 166231, overlap = 277.438
PHY-3002 : Step(101): len = 166478, overlap = 273.344
PHY-3002 : Step(102): len = 173564, overlap = 214.844
PHY-3002 : Step(103): len = 170671, overlap = 216.844
PHY-3002 : Step(104): len = 170532, overlap = 218.656
PHY-3002 : Step(105): len = 169776, overlap = 201.188
PHY-3002 : Step(106): len = 169517, overlap = 184.531
PHY-3002 : Step(107): len = 169740, overlap = 181.906
PHY-3002 : Step(108): len = 170258, overlap = 171.031
PHY-3002 : Step(109): len = 170535, overlap = 163.875
PHY-3002 : Step(110): len = 170901, overlap = 158.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19192e-05
PHY-3002 : Step(111): len = 174034, overlap = 137.812
PHY-3002 : Step(112): len = 174400, overlap = 133.156
PHY-3002 : Step(113): len = 182802, overlap = 106.812
PHY-3002 : Step(114): len = 179510, overlap = 104.344
PHY-3002 : Step(115): len = 179510, overlap = 104.344
PHY-3002 : Step(116): len = 180038, overlap = 96.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.36635e-05
PHY-3002 : Step(117): len = 190492, overlap = 76.4375
PHY-3002 : Step(118): len = 192440, overlap = 76.625
PHY-3002 : Step(119): len = 199962, overlap = 62.1875
PHY-3002 : Step(120): len = 198659, overlap = 57.1875
PHY-3002 : Step(121): len = 198475, overlap = 55.3125
PHY-3002 : Step(122): len = 197209, overlap = 49.9688
PHY-3002 : Step(123): len = 197174, overlap = 49.8125
PHY-3002 : Step(124): len = 197422, overlap = 46.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000167327
PHY-3002 : Step(125): len = 202553, overlap = 47.3125
PHY-3002 : Step(126): len = 205220, overlap = 46.875
PHY-3002 : Step(127): len = 208238, overlap = 46.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000312163
PHY-3002 : Step(128): len = 210095, overlap = 42.0938
PHY-3002 : Step(129): len = 214240, overlap = 42.4375
PHY-3002 : Step(130): len = 221362, overlap = 42.0312
PHY-3002 : Step(131): len = 224629, overlap = 41.9375
PHY-3002 : Step(132): len = 223747, overlap = 40.3438
PHY-3002 : Step(133): len = 223091, overlap = 39.25
PHY-3002 : Step(134): len = 222909, overlap = 39.3125
PHY-3002 : Step(135): len = 223096, overlap = 37.4375
PHY-3002 : Step(136): len = 223137, overlap = 36.6562
PHY-3002 : Step(137): len = 223191, overlap = 32.875
PHY-3002 : Step(138): len = 223457, overlap = 32.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000624327
PHY-3002 : Step(139): len = 225479, overlap = 31.6562
PHY-3002 : Step(140): len = 228124, overlap = 31.3125
PHY-3002 : Step(141): len = 230742, overlap = 30.9375
PHY-3002 : Step(142): len = 233042, overlap = 26.4375
PHY-3002 : Step(143): len = 235712, overlap = 26.9062
PHY-3002 : Step(144): len = 237467, overlap = 26.25
PHY-3002 : Step(145): len = 238763, overlap = 25.6875
PHY-3002 : Step(146): len = 239515, overlap = 25.1875
PHY-3002 : Step(147): len = 239531, overlap = 22.25
PHY-3002 : Step(148): len = 239208, overlap = 20.3125
PHY-3002 : Step(149): len = 238876, overlap = 19.8125
PHY-3002 : Step(150): len = 238475, overlap = 20.75
PHY-3002 : Step(151): len = 238256, overlap = 20.5312
PHY-3002 : Step(152): len = 237783, overlap = 21.2188
PHY-3002 : Step(153): len = 237005, overlap = 19.6562
PHY-3002 : Step(154): len = 236440, overlap = 19.4375
PHY-3002 : Step(155): len = 236147, overlap = 18.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00124865
PHY-3002 : Step(156): len = 237273, overlap = 18.9688
PHY-3002 : Step(157): len = 238857, overlap = 19.375
PHY-3002 : Step(158): len = 240678, overlap = 19.1875
PHY-3002 : Step(159): len = 241242, overlap = 18.5312
PHY-3002 : Step(160): len = 241800, overlap = 16.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00205766
PHY-3002 : Step(161): len = 242649, overlap = 17.1875
PHY-3002 : Step(162): len = 243405, overlap = 17.0312
PHY-3002 : Step(163): len = 245733, overlap = 16.6875
PHY-3002 : Step(164): len = 249224, overlap = 15.875
PHY-3002 : Step(165): len = 249944, overlap = 14.375
PHY-3002 : Step(166): len = 250337, overlap = 14.125
PHY-3002 : Step(167): len = 250772, overlap = 13.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29522, tnet num: 7385, tinst num: 6239, tnode num: 36701, tedge num: 48745.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.199683s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (99.0%)

RUN-1004 : used memory is 307 MB, reserved memory is 288 MB, peak memory is 319 MB
OPT-1001 : Total overflow 190.88 peak overflow 2.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 116/7387.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316968, over cnt = 1042(2%), over = 2958, worst = 14
PHY-1001 : End global iterations;  0.522030s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (170.6%)

PHY-1001 : Congestion index: top1 = 41.42, top5 = 32.94, top10 = 28.60, top15 = 25.95.
PHY-1001 : End incremental global routing;  0.639390s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (156.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.186833s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.947979s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (136.8%)

OPT-1001 : Current memory(MB): used = 315, reserve = 297, peak = 319.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6084/7387.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316968, over cnt = 1042(2%), over = 2958, worst = 14
PHY-1002 : len = 326928, over cnt = 601(1%), over = 1411, worst = 13
PHY-1002 : len = 333016, over cnt = 266(0%), over = 565, worst = 9
PHY-1002 : len = 336496, over cnt = 99(0%), over = 209, worst = 8
PHY-1002 : len = 337648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.459237s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (149.7%)

PHY-1001 : Congestion index: top1 = 35.78, top5 = 29.47, top10 = 26.42, top15 = 24.44.
OPT-1001 : End congestion update;  0.570676s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (142.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.138119s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.8%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.708927s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (134.4%)

OPT-1001 : Current memory(MB): used = 319, reserve = 301, peak = 319.
OPT-1001 : End physical optimization;  2.913457s wall, 3.562500s user + 0.125000s system = 3.687500s CPU (126.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2471 LUT to BLE ...
SYN-4008 : Packed 2471 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 573 SEQ with LUT/SLICE
SYN-4006 : 931 single LUT's are left
SYN-4006 : 480 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2951/5552 primitive instances ...
PHY-3001 : End packing;  0.290139s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3278 instances
RUN-1001 : 1553 mslices, 1553 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6326 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3848 nets have 2 pins
RUN-1001 : 1524 nets have [3 - 5] pins
RUN-1001 : 789 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3276 instances, 3106 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1048 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 251291, Over = 36
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3206/6326.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329256, over cnt = 389(1%), over = 555, worst = 6
PHY-1002 : len = 330496, over cnt = 252(0%), over = 337, worst = 6
PHY-1002 : len = 332824, over cnt = 72(0%), over = 108, worst = 6
PHY-1002 : len = 333600, over cnt = 12(0%), over = 18, worst = 6
PHY-1002 : len = 333896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.579371s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (142.9%)

PHY-1001 : Congestion index: top1 = 35.34, top5 = 28.65, top10 = 25.55, top15 = 23.53.
PHY-3001 : End congestion estimation;  0.723413s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (133.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25749, tnet num: 6324, tinst num: 3276, tnode num: 30990, tedge num: 44338.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.337313s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (100.5%)

RUN-1004 : used memory is 325 MB, reserved memory is 308 MB, peak memory is 325 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.510585s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.58221e-05
PHY-3002 : Step(168): len = 237235, overlap = 36.25
PHY-3002 : Step(169): len = 230056, overlap = 42.75
PHY-3002 : Step(170): len = 221412, overlap = 50.5
PHY-3002 : Step(171): len = 217696, overlap = 54.5
PHY-3002 : Step(172): len = 213550, overlap = 58
PHY-3002 : Step(173): len = 211555, overlap = 56
PHY-3002 : Step(174): len = 210940, overlap = 55.25
PHY-3002 : Step(175): len = 210299, overlap = 51.75
PHY-3002 : Step(176): len = 209762, overlap = 51.75
PHY-3002 : Step(177): len = 209634, overlap = 52.5
PHY-3002 : Step(178): len = 209414, overlap = 52.5
PHY-3002 : Step(179): len = 209024, overlap = 47.75
PHY-3002 : Step(180): len = 208955, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.16442e-05
PHY-3002 : Step(181): len = 213336, overlap = 44.5
PHY-3002 : Step(182): len = 215470, overlap = 42.5
PHY-3002 : Step(183): len = 222015, overlap = 39.75
PHY-3002 : Step(184): len = 220271, overlap = 37.5
PHY-3002 : Step(185): len = 220271, overlap = 37.5
PHY-3002 : Step(186): len = 219851, overlap = 36.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000181677
PHY-3002 : Step(187): len = 230134, overlap = 33.75
PHY-3002 : Step(188): len = 235690, overlap = 31
PHY-3002 : Step(189): len = 237791, overlap = 30.75
PHY-3002 : Step(190): len = 236770, overlap = 26
PHY-3002 : Step(191): len = 236226, overlap = 26.25
PHY-3002 : Step(192): len = 236108, overlap = 26.5
PHY-3002 : Step(193): len = 235757, overlap = 26
PHY-3002 : Step(194): len = 235800, overlap = 26.5
PHY-3002 : Step(195): len = 236223, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000344935
PHY-3002 : Step(196): len = 240708, overlap = 23.25
PHY-3002 : Step(197): len = 245130, overlap = 21.75
PHY-3002 : Step(198): len = 246730, overlap = 22.75
PHY-3002 : Step(199): len = 247635, overlap = 21
PHY-3002 : Step(200): len = 248691, overlap = 19.5
PHY-3002 : Step(201): len = 249788, overlap = 19.5
PHY-3002 : Step(202): len = 250234, overlap = 21.75
PHY-3002 : Step(203): len = 250136, overlap = 21
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00068987
PHY-3002 : Step(204): len = 253174, overlap = 20.25
PHY-3002 : Step(205): len = 255589, overlap = 19.75
PHY-3002 : Step(206): len = 257094, overlap = 19.25
PHY-3002 : Step(207): len = 258548, overlap = 19.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00126853
PHY-3002 : Step(208): len = 260023, overlap = 18.25
PHY-3002 : Step(209): len = 262003, overlap = 19.5
PHY-3002 : Step(210): len = 266119, overlap = 17.75
PHY-3002 : Step(211): len = 267923, overlap = 16.75
PHY-3002 : Step(212): len = 268697, overlap = 15.25
PHY-3002 : Step(213): len = 269395, overlap = 15
PHY-3002 : Step(214): len = 270069, overlap = 15.5
PHY-3002 : Step(215): len = 270147, overlap = 16.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00238113
PHY-3002 : Step(216): len = 271115, overlap = 15.75
PHY-3002 : Step(217): len = 272670, overlap = 15
PHY-3002 : Step(218): len = 274136, overlap = 14.25
PHY-3002 : Step(219): len = 275880, overlap = 14.5
PHY-3002 : Step(220): len = 277215, overlap = 14.75
PHY-3002 : Step(221): len = 278163, overlap = 15
PHY-3002 : Step(222): len = 279017, overlap = 16
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00425327
PHY-3002 : Step(223): len = 279439, overlap = 16
PHY-3002 : Step(224): len = 280436, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.885519s wall, 0.640625s user + 1.921875s system = 2.562500s CPU (289.4%)

PHY-3001 : Trial Legalized: Len = 289135
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 88/6326.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 361224, over cnt = 533(1%), over = 852, worst = 8
PHY-1002 : len = 363584, over cnt = 324(0%), over = 466, worst = 5
PHY-1002 : len = 366752, over cnt = 120(0%), over = 174, worst = 4
PHY-1002 : len = 367728, over cnt = 40(0%), over = 64, worst = 4
PHY-1002 : len = 368424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.974907s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (147.4%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 29.02, top10 = 26.44, top15 = 24.61.
PHY-3001 : End congestion estimation;  1.132553s wall, 1.562500s user + 0.046875s system = 1.609375s CPU (142.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169309s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00012408
PHY-3002 : Step(225): len = 270334, overlap = 2.25
PHY-3002 : Step(226): len = 259643, overlap = 6.5
PHY-3002 : Step(227): len = 256478, overlap = 4
PHY-3002 : Step(228): len = 255865, overlap = 4.25
PHY-3002 : Step(229): len = 254944, overlap = 5.25
PHY-3002 : Step(230): len = 254705, overlap = 5.75
PHY-3002 : Step(231): len = 254297, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 259152, Over = 0
PHY-3001 : Spreading special nets. 29 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023747s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.6%)

PHY-3001 : 31 instances has been re-located, deltaX = 7, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 259638, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25749, tnet num: 6324, tinst num: 3276, tnode num: 30990, tedge num: 44338.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.343907s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.0%)

RUN-1004 : used memory is 328 MB, reserved memory is 312 MB, peak memory is 336 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1595/6326.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 333112, over cnt = 482(1%), over = 694, worst = 6
PHY-1002 : len = 335016, over cnt = 284(0%), over = 367, worst = 4
PHY-1002 : len = 337944, over cnt = 80(0%), over = 106, worst = 3
PHY-1002 : len = 338984, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 339216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.779839s wall, 1.218750s user + 0.125000s system = 1.343750s CPU (172.3%)

PHY-1001 : Congestion index: top1 = 31.25, top5 = 27.67, top10 = 25.01, top15 = 23.23.
PHY-1001 : End incremental global routing;  0.925895s wall, 1.359375s user + 0.125000s system = 1.484375s CPU (160.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.171239s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.222000s wall, 1.656250s user + 0.125000s system = 1.781250s CPU (145.8%)

OPT-1001 : Current memory(MB): used = 331, reserve = 314, peak = 336.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5398/6326.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 339216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041433s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.4%)

PHY-1001 : Congestion index: top1 = 31.25, top5 = 27.67, top10 = 25.01, top15 = 23.23.
OPT-1001 : End congestion update;  0.165981s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122327s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.288447s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.9%)

OPT-1001 : Current memory(MB): used = 333, reserve = 316, peak = 336.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120542s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5398/6326.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 339216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052641s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.0%)

PHY-1001 : Congestion index: top1 = 31.25, top5 = 27.67, top10 = 25.01, top15 = 23.23.
PHY-1001 : End incremental global routing;  0.178344s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163462s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5398/6326.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 339216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043150s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.4%)

PHY-1001 : Congestion index: top1 = 31.25, top5 = 27.67, top10 = 25.01, top15 = 23.23.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122761s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.660106s wall, 4.093750s user + 0.125000s system = 4.218750s CPU (115.3%)

RUN-1003 : finish command "place" in  22.773609s wall, 40.671875s user + 11.156250s system = 51.828125s CPU (227.6%)

RUN-1004 : used memory is 307 MB, reserved memory is 289 MB, peak memory is 336 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3278 instances
RUN-1001 : 1553 mslices, 1553 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6326 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3848 nets have 2 pins
RUN-1001 : 1524 nets have [3 - 5] pins
RUN-1001 : 789 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25749, tnet num: 6324, tinst num: 3276, tnode num: 30990, tedge num: 44338.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.296493s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.0%)

RUN-1004 : used memory is 324 MB, reserved memory is 307 MB, peak memory is 360 MB
PHY-1001 : 1553 mslices, 1553 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 325392, over cnt = 554(1%), over = 839, worst = 8
PHY-1002 : len = 328728, over cnt = 323(0%), over = 418, worst = 4
PHY-1002 : len = 331952, over cnt = 122(0%), over = 154, worst = 4
PHY-1002 : len = 333704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.812793s wall, 1.140625s user + 0.062500s system = 1.203125s CPU (148.0%)

PHY-1001 : Congestion index: top1 = 32.22, top5 = 27.78, top10 = 24.94, top15 = 23.13.
PHY-1001 : End global routing;  0.949151s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (139.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 356, reserve = 339, peak = 360.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 612, reserve = 598, peak = 612.
PHY-1001 : End build detailed router design. 3.955858s wall, 3.906250s user + 0.046875s system = 3.953125s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89184, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.180919s wall, 4.171875s user + 0.000000s system = 4.171875s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 645, reserve = 632, peak = 645.
PHY-1001 : End phase 1; 4.187122s wall, 4.187500s user + 0.000000s system = 4.187500s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2404 net; 2.521778s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (100.4%)

PHY-1022 : len = 870816, over cnt = 149(0%), over = 149, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 649, reserve = 636, peak = 649.
PHY-1001 : End initial routed; 10.324438s wall, 19.656250s user + 0.046875s system = 19.703125s CPU (190.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5110(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.657328s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 655, reserve = 642, peak = 655.
PHY-1001 : End phase 2; 11.981836s wall, 21.328125s user + 0.046875s system = 21.375000s CPU (178.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 870816, over cnt = 149(0%), over = 149, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023962s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 869080, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.199964s wall, 0.296875s user + 0.093750s system = 0.390625s CPU (195.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 869120, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.073311s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 869040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.060992s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (76.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5110(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.623890s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 36 feed throughs used by 27 nets
PHY-1001 : End commit to database; 0.767357s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (101.8%)

PHY-1001 : Current memory(MB): used = 689, reserve = 678, peak = 689.
PHY-1001 : End phase 3; 2.917974s wall, 3.046875s user + 0.093750s system = 3.140625s CPU (107.6%)

PHY-1003 : Routed, final wirelength = 869040
PHY-1001 : Current memory(MB): used = 691, reserve = 680, peak = 691.
PHY-1001 : End export database. 0.022735s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.7%)

PHY-1001 : End detail routing;  23.341410s wall, 32.750000s user + 0.203125s system = 32.953125s CPU (141.2%)

RUN-1003 : finish command "route" in  25.851821s wall, 35.578125s user + 0.281250s system = 35.859375s CPU (138.7%)

RUN-1004 : used memory is 657 MB, reserved memory is 645 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5383   out of  19600   27.46%
#reg                     2190   out of  19600   11.17%
#le                      5863
  #lut only              3673   out of   5863   62.65%
  #reg only               480   out of   5863    8.19%
  #lut&reg               1710   out of   5863   29.17%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                               Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                    993
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                                 188
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                                 44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                                 35
#5        u_camera_init/divider2[8]                                  GCLK               mslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/lt0_syn_46.q1                       22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/lt0_syn_46.q0                       16
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_Dilation_Detector/u_three_martix_4/u_fifo_1/empty_flag_syn_7.f0    10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/reg4_syn_32.f1                                                       10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                     6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                                 0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5863   |3972    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |766    |520     |161     |404     |2       |0       |
|    command1                          |command                                    |52     |52      |0       |42      |0       |0       |
|    control1                          |control_interface                          |96     |65      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |9      |9       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |74      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |74      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |26      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |27      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |76      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |76      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |21      |0       |29      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |31      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |65      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |590    |575     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |169    |169     |0       |46      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |46      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |4118   |2603    |1170    |1554    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |171    |117     |45      |87      |2       |0       |
|      u_three_martix_4                |three_martix                               |160    |108     |45      |76      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |169    |115     |45      |83      |2       |0       |
|      u_three_martix_3                |three_martix                               |157    |106     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |923    |635     |249     |248     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |761    |450     |235     |273     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |515    |320     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |15      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |246    |130     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |733    |435     |235     |272     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |501    |311     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |85     |55      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |91     |61      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |14      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |232    |124     |45      |146     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |724    |435     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |307     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |227    |128     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |82     |39      |14      |58      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |354    |228     |92      |143     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |148    |99      |47      |38      |0       |0       |
|      u_three_martix_2                |three_martix                               |206    |129     |45      |105     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |36     |36      |0       |26      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |125    |104     |10      |27      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3767  
    #2          2       672   
    #3          3       544   
    #4          4       260   
    #5        5-10      800   
    #6        11-50     128   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.007292s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (155.1%)

RUN-1004 : used memory is 658 MB, reserved memory is 646 MB, peak memory is 710 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3276
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6326, pip num: 60916
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 36
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3090 valid insts, and 185891 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.672816s wall, 71.640625s user + 0.718750s system = 72.359375s CPU (1275.5%)

RUN-1004 : used memory is 660 MB, reserved memory is 653 MB, peak memory is 842 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_171004.log"
