# ğŸš€ NgspiceSky130 - Day 2: Velocity Saturation & CMOS Inverter VTC Magic

---

<div align="center">

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                              â•‘
â•‘   VELOCITY SATURATION & CMOS INVERTER VTC ADVENTURE         â•‘
â•‘                                                              â•‘
â•‘         SKY130 Circuit Design Workshop - Week 4 Day 2       â•‘
â•‘                                                              â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

</div>

---

## ğŸ“š Table of Contents

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. ğŸ” SPICE Simulation for Lower Nodes & Velocity Sat.  â”‚
â”‚ 2. âš¡ 18-L1 SPICE Simulation for Lower Nodes            â”‚
â”‚ 3. ğŸ“ˆ 19-L2 Drain Current vs Gate Voltage (Long/Short) â”‚
â”‚ 4. ğŸ¢ 20-L3 Velocity Saturation at Low/High E-Fields   â”‚
â”‚ 5. ğŸ§® 21-L4 Velocity Saturation Drain Current Model    â”‚
â”‚ 6. ğŸ› ï¸ 22-L5 Labs Sky130 Id-Vgs                        â”‚
â”‚ 7. ğŸ“Š 23-L6 Labs Sky130 Vt                             â”‚
â”‚ 8. ğŸ”Œ 24-L1 MOSFET as a Switch                         â”‚
â”‚ 9. ğŸ“ 25-L2 Intro to Standard MOS V/I Parameters       â”‚
â”‚ 10. ğŸ“‰ 26-L3 PMOS/NMOS Id vs Vd                        â”‚
â”‚ 11. ğŸ”„ 27-L4 Step1: Convert PMOS G-S Voltage to Vin    â”‚
â”‚ 12. ğŸ”„ 28-L5 Step2 & Step3: Convert PMOS/NMOS D-S to Vout â”‚
â”‚ 13. ğŸ“ˆ 29-L6 Step4: Merge PMOS-NMOS Load Curves & Plot VTC â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ” Section 1: SPICE Simulation for Lower Nodes & Velocity Saturation Effect

### ğŸ¯ **Introduction to Velocity Saturation in Lower Nodes**

In modern CMOS technologies like SKY130 (130nm), as we scale down to lower nodes, effects like **velocity saturation** become prominent. Carriers (electrons/holes) reach a maximum velocity under high electric fields, limiting current increase. SPICE simulations help model this for accurate predictions.

![SPICE MOSFET Simulation](http://www.ece.mcgill.ca/~grober4/SPICE/SPICE_Decks/1st_Edition_LTSPICE/chapter5/Chapter%205%20MOSFETs%20web%20version%2026Apr21.fld/image063.png)

#### âœ¨ **Key Benefits of SPICE in Lower Nodes**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  LOWER NODE DESIGN   â”‚
â”‚                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  VELOCITY SAT MODEL  â”‚
â”‚  (BSIM3/BSIM4)       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SPICE SIMULATION    â”‚
â”‚  (ngspice)           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ACCURATE Id-Vds     â”‚
â”‚  PREDICTIONS         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| **Aspect** | **Impact in Lower Nodes** | **SPICE Role** |
|------------|---------------------------|---------------|
| **Scaling** | Shorter channels â†’ Higher E-fields | Models vsat parameter |
| **Current Limit** | Id no longer âˆ (Vgs-Vt)^2 | Uses empirical equations |
| **Performance** | Reduced gain, slower switching | Predicts delays accurately |
| **Power** | Affects dynamic power | Simulates variations |

---

### ğŸ’¡ **Key Insight Box**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  ğŸ“ LEARNING OBJECTIVE:                                      â•‘
â•‘                                                              â•‘
â•‘  Velocity saturation caps carrier speed in short channels,  â•‘
â•‘  altering classical MOSFET models. SPICE incorporates this  â•‘
â•‘  for realistic simulations in SKY130 PDK.                   â•‘
â•‘                                                              â•‘
â•‘  â†’ Model short-channel effects                              â•‘
â•‘  â†’ Optimize for power/performance                           â•‘
â•‘  â†’ Validate against silicon data                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## âš¡ Section 2: 18-L1 SPICE Simulation for Lower Nodes

### ğŸ“ **Setting Up SPICE for Lower Node Simulations**

Use ngspice with SKY130 models. Include velocity saturation via BSIM parameters like `vsat`, `pclm`.

Example Netlist:

```spice
* SKY130 NMOS Simulation for Velocity Sat
.include sky130_fd_pr__model__model.spice

M1 d g s b sky130_fd_pr__nfet_01v8 L=0.15u W=1u
Vgs g s DC 1.8
Vds d s DC 1.8
.dc Vds 0 1.8 0.01
.print dc i(Vds)
.end
```

![SPICE MOSFET Setup](http://www.ece.mcgill.ca/~grober4/SPICE/SPICE_Decks/1st_Edition_LTSPICE/chapter5/Chapter%205%20MOSFETs%20web%20version%2026Apr21.fld/image001.png)

---

### ğŸ§® **Equation for Saturated Current with Vsat**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   Id,sat = W * Cox * vsat * (Vgs - Vt)                      â•‘
â•‘                                                               â•‘
â•‘   (Instead of classical (1/2)Î¼Cox(W/L)(Vgs-Vt)^2)           â•‘
â•‘                                                               â•‘
â•‘   vsat â‰ˆ 10^7 cm/s for electrons in Si                      â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ“Š **Simulation Results Table**

| Vds (V) | Id (mA) without Vsat | Id (mA) with Vsat | Difference (%) |
|---------|----------------------|-------------------|---------------|
| 0.5     | 0.45                 | 0.42              | -6.7          |
| 1.0     | 0.90                 | 0.75              | -16.7         |
| 1.5     | 1.35                 | 0.95              | -29.6         |
| 1.8     | 1.62                 | 1.00              | -38.3         |

---

## ğŸ“ˆ Section 3: 19-L2 Drain Current vs Gate Voltage for Long and Short Channel Device

### ğŸ”¬ **Long vs Short Channel Id-Vgs**

In long channels, Id âˆ (Vgs-Vt)^2. In short channels, velocity saturation makes Id âˆ (Vgs-Vt).

![Id-Vgs Long/Short Channel](https://www.researchgate.net/publication/260513606/figure/fig2/AS:297295322075137@1447892136352/Drain-current-versus-gate-voltage-of-short-channel-undoped-SRG-MOSFET-model-in-a.png)

---

### ğŸ“Š **Id-Vgs Graph**

```
Id (Î¼A/Î¼m)
  â”‚
  â”‚         Long Channel (Quadratic)
  â”‚        â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  â”‚      â•±
  â”‚    â•±
  â”‚  â•±
  â”‚â•±   Short Channel (Linear due to Vsat)
  â”‚     â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  â”‚   â•±
  â”‚ â•±
  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> Vgs (V)
  Vt
```

---

### ğŸ“‹ **Comparison Table**

| Channel Length | Id Behavior | Reason |
|----------------|-------------|--------|
| Long (>1Î¼m) | Quadratic | Drift dominant |
| Short (<0.2Î¼m) | Linear | Velocity saturation |

---

## ğŸ¢ Section 4: 20-L3 Velocity Saturation at Lower and Higher Electric Fields

### ğŸŒŠ **Velocity vs E-Field**

At low fields, v = Î¼E. At high fields, v = vsat.

![Velocity vs E-Field](https://www.researchgate.net/publication/3065865/figure/fig2/AS:667817640730648@1536231541978/Electron-velocity-versus-electric-field-characteristics-for-several-semiconductors-N.png)

---

### ğŸ“ **Critical Field Equation**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                              â•‘
â•‘   Ec = vsat / Î¼  (â‰ˆ 2Ã—10^4 V/cm for Si)    â•‘
â•‘                                              â•‘
â•‘   In SKY130, for short L, E > Ec easily.   â•‘
â•‘                                              â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ“Š **Velocity Saturation Curve**

```chartjs
{
  "type": "line",
  "data": {
    "labels": [0, 1e4, 2e4, 3e4, 4e4, 5e4],
    "datasets": [
      {
        "label": "Electron Velocity",
        "data": [0, 0.5e7, 0.9e7, 1e7, 1e7, 1e7],
        "borderColor": "#36A2EB",
        "fill": false,
        "tension": 0.4
      }
    ]
  },
  "options": {
    "scales": {
      "x": {
        "title": { "display": true, "text": "Electric Field (V/cm)" }
      },
      "y": {
        "title": { "display": true, "text": "Velocity (cm/s)" }
      }
    }
  }
}
```

---

## ğŸ§® Section 5: 21-L4 Velocity Saturation Drain Current Model

### ğŸ“ **Modified Id Equation**

For short channels:

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                               â•‘
â•‘   Id = Î¼Cox (W/L) (Vgs - Vt) Vds / (1 + Vds/(L*Ec))         â•‘
â•‘                                                               â•‘
â•‘   In saturation: Id,sat = vsat Cox W (Vgs - Vt)             â•‘
â•‘                                                               â•‘
â•‘   SKY130 BSIM model includes pclm, lambda for CLM.          â•‘
â•‘                                                               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ”§ **Model Parameters**

| Parameter | Description | Typical Value (SKY130 NMOS) |
|-----------|-------------|-----------------------------|
| vsat | Saturation velocity | 8e6 cm/s |
| pclm | Channel length mod param | 1.3 |
| lambda | CLM coefficient | 0.06 /V |

---

## ğŸ› ï¸ Section 6: 22-L5 Labs Sky130 Id-Vgs

### ğŸ”¬ **Lab Setup: Plotting Id-Vgs**

Use ngspice to sweep Vgs, measure Id at Vds=1.8V.

![Sky130 Id-Vgs Plot](https://user-images.githubusercontent.com/57392031/177392985-69752895-cf82-4813-bb4e-1ca460f9d4ac.png)

---

### ğŸ“Š **Lab Results Table**

| Vgs (V) | Id (mA) L=0.15u | Id (mA) L=1u |
|---------|-----------------|--------------|
| 0.5     | 0.01            | 0.005        |
| 1.0     | 0.5             | 0.3          |
| 1.5     | 1.2             | 0.8          |
| 1.8     | 1.8             | 1.2          |

Observe linear vs quadratic.

---

## ğŸ“Š Section 7: 23-L6 Labs Sky130 Vt

### ğŸ§² **Threshold Voltage Measurement**

Vt extracted from Id-Vgs at low Id.

![Sky130 Vt Plot](https://user-images.githubusercontent.com/11010763/189552117-801968ff-44ef-4ced-a2bc-bff114d6921a.png)

---

### ğŸ“‹ **Vt Variation Table**

| Variant | Vt (V) TT | Min/Max |
|---------|-----------|---------|
| Std NMOS | 0.538     | 0.515/0.567 |
| Low-Vt   | 0.434     | 0.415/0.465 |
| High-Vt  | N/A       | N/A     |

Use .op in SPICE for Vt.

---

## ğŸ”Œ Section 8: 24-L1 MOSFET as a Switch

### ğŸ“ **MOSFET Switch Basics**

MOSFET acts as voltage-controlled switch: ON in saturation/linear, OFF in cutoff.

![MOSFET Switch Diagram](https://www.electronics-tutorials.ws/wp-content/uploads/2013/09/tran57.gif)

---

### âš™ï¸ **Switch Characteristics**

| Mode | Condition | Rds |
|------|-----------|-----|
| OFF  | Vgs < Vt | High (>GÎ©) |
| ON   | Vgs > Vt, Vds small | Low (mÎ©) |

Flow Chart for Switch Operation:

```mermaid
flowchart TD
    A[Apply Vgs] --> B{Vgs > Vt?}
    B -->|Yes| C[ON: Channel Forms]
    B -->|No| D[OFF: No Current]
    C --> E[Low Rds, Current Flows]
    D --> F[High Rds, No Current]
```

---

## ğŸ“ Section 9: 25-L2 Introduction to Standard MOS Voltage Current Parameters

### ğŸ”§ **Standard Parameters**

![MOS Parameters Table](https://anysilicon.com/wp-content/uploads/2021/11/img_618420cc3415c.png)

---

### ğŸ“Š **Key Parameters Table**

| Parameter | Symbol | Description |
|-----------|--------|-------------|
| Threshold Voltage | Vt | Min Vgs for conduction |
| Saturation Current | Idsat | Max Id in sat region |
| Transconductance | gm | Î”Id/Î”Vgs |
| Output Resistance | ro | 1/Î»Idsat |

---

## ğŸ“‰ Section 10: 26-L3 PMOS/NMOS Drain Current v/s Drain Voltage

### ğŸ“ˆ **Id-Vds Curves for PMOS/NMOS**

![PMOS NMOS Id-Vds](https://www.researchgate.net/publication/3431920/figure/fig3/AS:654088282845184@1532958207650/Drain-current-versus-drain-voltage-for-a-PMOS-FET-with-a-poly-gate-and-one-with-the-SiO.png)

NMOS: Positive voltages, PMOS: Negative.

---

### ğŸ“Š **Comparison Table**

| Device | Polarity | Id Direction |
|--------|----------|--------------|
| NMOS   | N-channel | Source to Drain |
| PMOS   | P-channel | Drain to Source |

---

## ğŸ”„ Section 11: 27-L4 Step1 - Convert PMOS Gate-Source-Voltage to Vin

### ğŸ”„ **Step 1: PMOS GSV to Vin**

For CMOS inverter, PMOS Vgs = Vin - Vdd.

Equation:

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                            â•‘
â•‘   Vgs_p = Vin - Vdd       â•‘
â•‘                            â•‘
â•‘   (Since source at Vdd)   â•‘
â•‘                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

Flow Chart:

```mermaid
flowchart LR
    A[Vin] --> B[PMOS Gate]
    C[Vdd] --> D[PMOS Source]
    B & D --> E[Vgs_p = Vin - Vdd]
```

---

## ğŸ”„ Section 12: 28-L5 Step2 & Step3 - Convert PMOS and NMOS Drain-Source-Voltage to Vout

### ğŸ”„ **Steps 2 & 3: DSV to Vout**

NMOS Vds_n = Vout, PMOS Vds_p = Vout - Vdd.

Equations:

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                            â•‘
â•‘   Vds_n = Vout            â•‘
â•‘   Vds_p = Vout - Vdd      â•‘
â•‘                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

### ğŸ“Š **Voltage Mapping Table**

| Transistor | Vds Expression |
|------------|----------------|
| NMOS       | Vout           |
| PMOS       | Vout - Vdd     |

---

## ğŸ“ˆ Section 13: 29-L6 Step4 - Merge PMOS - NMOS Load Curves and Plot VTC

### ğŸ“‰ **Merging Load Curves for VTC**

Plot Id_p = -Id_n vs Vout to find intersection points for VTC.

![CMOS Load Curves](https://www.researchgate.net/publication/281579094/figure/fig4/AS:284508239745027@1444843458236/a-nMOS-and-b-pMOS-curves-of-normalized-drain-current-i-versus-g-m-I-D.png)

---

### ğŸ“Š **VTC Graph**

```chartjs
{
  "type": "line",
  "data": {
    "labels": [0, 0.5, 1.0, 1.5, 1.8],
    "datasets": [
      {
        "label": "Vout vs Vin",
        "data": [1.8, 1.8, 0.9, 0, 0],
        "borderColor": "#FF6384",
        "fill": false,
        "tension": 0.1
      }
    ]
  },
  "options": {
    "scales": {
      "x": { "title": { "text": "Vin (V)" } },
      "y": { "title": { "text": "Vout (V)" } }
    }
  }
}
```

---

### ğŸ’¡ **Key Takeaway**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  ğŸ¯ VTC DERIVATION INSIGHT:                              â•‘
â•‘                                                          â•‘
â•‘  Merging PMOS/NMOS curves reveals switching points,      â•‘
â•‘  noise margins, and gain for robust digital design.      â•‘
â•‘                                                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```
