INFO-FLOW: Workspace /home/brenton/kernel/processAPA/processapa/solution1 opened at Thu Jul 27 11:05:19 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /data/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.78 sec.
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.93 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./processapa/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./processapa/solution1/directives.tcl
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.068 GB.
Execute       set_directive_top process_data -name=process_data 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'FDHDChannelMapSP.cxx' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FDHDChannelMapSP.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang FDHDChannelMapSP.cxx -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.cxx.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.cxx.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.cxx.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.18 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang-tidy.loop-label.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang-tidy.loop-label.err.log
Execute         source /data/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.xilinx-dataflow-lawyer.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.xilinx-dataflow-lawyer.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.09 sec.
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling myproject.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang myproject.cpp -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (./nnet_utils/nnet_conv2d.h:47:26)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (./nnet_utils/nnet_conv2d.h:63:26)
WARNING: [HLS 207-5559] unexpected pragma argument 'pool_op', expects function/operation (./nnet_utils/nnet_pooling.h:332:34)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_conv2d_stream.h:84:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_conv2d_stream.h:57:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_pooling_stream.h:154:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:38:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:53:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:18:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.63 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 6.18 sec.
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:47:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:47:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:55:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:55:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:63:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:63:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:71:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:71:82)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:80:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:80:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:84:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:84:77)
Execute       send_msg_by_id WARNING @200-471@%s%s 12 myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file myproject.cpp
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (./nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (./nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (./nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (./nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (./nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (./nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (./nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.31 seconds. CPU system time: 2.24 seconds. Elapsed time: 31.72 seconds; current allocated memory: 1.075 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.g.bc" "/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.g.bc" "/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.g.bc /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.g.bc /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.g.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.66 sec.
Execute       run_link_or_opt -opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.56 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.76 sec.
Execute       run_link_or_opt -opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=process_data -reflow-float-conversion 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=process_data -reflow-float-conversion -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.07 sec.
Execute       run_link_or_opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.62 sec.
Execute       run_link_or_opt -opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=process_data 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=process_data -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.55 sec.
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=process_data -mllvm -hls-db-dir -mllvm /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -x ir /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 19,860 Compile/Link /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,860 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 108,726 Unroll/Inline /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 108,726 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 39,503 Performance/Pipeline /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,503 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 122.33 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 122.39 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 106.84 seconds. CPU system time: 12.8 seconds. Elapsed time: 122.39 seconds; current allocated memory: 10.898 MB.
Command ap_source done; error code: 1; 124.43 sec.
Execute cleanup_all 
