head	1.5;
access;
symbols
	iMx6-1_01:1.5
	iMx6-1_00:1.5
	iMx6-0_99:1.5
	iMx6-0_98:1.5
	iMx6-0_97:1.4
	iMx6-0_96-1_4_2_12:1.1.1.1.2.3
	iMx6-0_96:1.3
	iMx6-0_90-1_4_2_11:1.1.1.1.2.2
	iMx6-0_95:1.3
	iMx6-0_94:1.2
	iMx6-0_93:1.2
	iMx6-0_92:1.2
	iMx6-0_91:1.2
	iMx6-0_90-1_4_2_10:1.1.1.1.2.1
	iMx6-0_90:1.1.1.1
	iMx6-0_87-1_4_2_9:1.1.1.1.2.1
	iMx6-0_89:1.1.1.1
	iMx6-0_87-1_4_2_8:1.1.1.1.2.1
	iMx6-0_88:1.1.1.1
	iMx6-0_87-1_4_2_7:1.1.1.1.2.1
	iMx6-0_87:1.1.1.1
	iMx6-0_82-1_4_2_6:1.1.1.1.2.1
	iMx6-0_86:1.1.1.1
	iMx6-0_82-1_4_2_5:1.1.1.1.2.1
	iMx6-0_85:1.1.1.1
	iMx6-0_82-1_4_2_4:1.1.1.1.2.1
	iMx6-0_84:1.1.1.1
	iMx6-0_83:1.1.1.1
	iMx6-0_82-1_4_2_3:1.1.1.1.2.1
	iMx6-0_82:1.1.1.1
	iMx6-0_81:1.1.1.1
	iMx6-0_80-1_4_2_2:1.1.1.1.2.1
	iMx6-0_80-1_4_2_1:1.1.1.1
	iMx6-0_80:1.1.1.1
	iMx6-0_79:1.1.1.1
	SMP:1.1.1.1.0.2
	SMP_bp:1.1.1.1
	iMx6-0_78:1.1.1.1
	iMx6-0_77:1.1.1.1
	iMx6-0_76:1.1.1.1
	iMx6-0_75:1.1.1.1
	Vendor:1.1.1;
locks; strict;
comment	@# @;


1.5
date	2018.07.20.21.56.53;	author jballance;	state Exp;
branches;
next	1.4;
commitid	NeITGC3Pu4vDjVKA;

1.4
date	2018.07.07.16.28.53;	author jlee;	state Exp;
branches;
next	1.3;
commitid	b8EPc9OxtyZ1VdJA;

1.3
date	2018.06.28.13.45.59;	author jballance;	state Exp;
branches;
next	1.2;
commitid	1dUsazjEHsJ4j3IA;

1.2
date	2018.05.13.22.23.57;	author jballance;	state Exp;
branches;
next	1.1;
commitid	nRyVYjPRWnosEbCA;

1.1
date	2017.01.20.01.46.44;	author jballance;	state Exp;
branches
	1.1.1.1;
next	;
commitid	SZe1LdhMuDPoaECz;

1.1.1.1
date	2017.01.20.01.46.44;	author jballance;	state Exp;
branches
	1.1.1.1.2.1;
next	;
commitid	SZe1LdhMuDPoaECz;

1.1.1.1.2.1
date	2017.07.29.12.11.17;	author jlee;	state Exp;
branches;
next	1.1.1.1.2.2;
commitid	hRleSHqgdP6dw71A;

1.1.1.1.2.2
date	2018.06.29.10.00.24;	author jballance;	state Exp;
branches;
next	1.1.1.1.2.3;
commitid	nkjno4wPSfzG1aIA;

1.1.1.1.2.3
date	2018.07.07.16.18.08;	author jlee;	state Exp;
branches;
next	;
commitid	UfrPnz2V1LPlRdJA;


desc
@@


1.5
log
@  Make HAL Ethernet chip detection detect incorrect phy POR address
Detail:
  Some devices do not stabilise one of the phy configuration pins
  whilst the phy is being reset. As a result it might come up with one
  of 2 different addresses. The HAL now detects this and propagates the
  correct phy address via the Ethernet HAL_Device
Admin:
  tested on iMx6

Version 0.98. Tagged as 'iMx6-0_98'
@
text
@; Copyright 2017 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

        [       :LNOT: :DEF: __HAL_iMx6_HDR__
        GBLL    __HAL_iMx6_HDR__

        GET     Hdr.iMx6qMemMap
        GET     hdr.iMx6qReg
        GET     hdr.iMx6qIOMux
        GET     hdr.iMx6qIRQs
        GET     Hdr:iMx6qMemMap

                GBLL    HALDebug
HALDebug        SETL    {FALSE};

; switch to configure relevant changes for CuBox
  [ :LNOT::DEF: CuBox
                GBLL CuBox
CuBox           SETL {FALSE}
  ]

        ; Debugging in the serial port (UART 2)
                GBLL    Debug
Debug           SETL    {FALSE};{TRUE};
        ; this depends on the Debug definition above
        GET     hdr.iMx6qboard

        ; Boot timings using the 32KHz timer
                GBLL    DebugTiming
DebugTiming     SETL    Debug :LAND: {FALSE}

        ; Should the I cache be off when the MMU is
                GBLL    CacheOff
CacheOff        SETL    {FALSE}

        ; Whether we clear RAM or let the OS do it
        ; SDMA is fairly slow (about 110MB/s bandwidth), it's better to let the
        ; OS clear RAM using the CPU once the caches are enabled (about 600MB/s)
                GBLL    ClearRAM
ClearRAM        SETL    {FALSE}

; IVT offset from start of SD media
IVTMediaAddress *       0x400
; size we round this loader up to  (need to ensure it is on 4k boundary
IVTLoaderSize   *       0x1000

; Support PCIe space?
                GBLL    PCIeSpace
PCIeSpace       SETL    {FALSE}


IO_Base         *       &02000000
IO_Size         *       &01000000


RAM_Base        *       &10000000           ; try off bottom
Boot_RAM_Base   *       &10000000

; IOMUX pad settings
IOMuxPadUartIn  * (  (HYS_ENABLED <<16)    \
                   + (PUS_100KOHM_PU <<14) \
                   + (PUE_PULL <<13)       \
                   + (PKE_ENABLED <<12)    \
                   + (ODE_DISABLED <<11)   \
                   + (SPD_100MHZ <<6)      \
                   + (DSE_DISABLED <<3)    \
                   + (SRE_FAST)            \
                  )

IOMuxPadUartOut * (  (HYS_ENABLED <<16)    \
                   + (PUS_100KOHM_PU <<14) \
                   + (PUE_PULL <<13)       \
                   + (PKE_ENABLED <<12)    \
                   + (ODE_DISABLED <<11)   \
                   + (SPD_100MHZ <<6)      \
                   + (DSE_40OHM <<3)       \
                   + (SRE_FAST)            \
                  )

IOMuxPadI2C   * (  (HYS_ENABLED <<16)       \
                   + (PUS_22KOHM_PU <<14)   \
                   + (PUE_PULL <<13)        \
                   + (PKE_ENABLED <<12)     \
                   + (ODE_ENABLED <<11)     \
                   + (SPD_50MHZ <<6)        \
                   + (DSE_40OHM <<3)        \
                   + (SRE_FAST)             \
                  )

IOMuxPadDDC   * (  (HYS_ENABLED <<16)       \
                   + (PUS_22KOHM_PU <<14)  \
                   + (PUE_PULL <<13)        \
                   + (PKE_DISABLED <<12)     \
                   + (ODE_ENABLED <<11)     \
                   + (SPD_50MHZ <<6)        \
                   + (DSE_40OHM <<3)        \
                   + (SRE_SLOW)             \
                  )

IOMuxPadUSBHC   * (  (HYS_ENABLED <<16)     \
                   + (PUS_47KOHM_PU <<14)   \
                   + (PUE_PULL <<13)        \
                   + (PKE_DISABLED <<12)    \
                   + (ODE_DISABLED <<11)    \
                   + (SPD_50MHZ <<6)        \
                   + (DSE_80OHM <<3)        \
                   + (SRE_FAST)             \
                  )

IOMuxPadUSDHC   * (  (HYS_ENABLED <<16)     \
                   + (PUS_100KOHM_PU <<14)  \
                   + (PUE_PULL <<13)        \
                   + (PKE_ENABLED <<12)     \
                   + (ODE_DISABLED <<11)    \
                   + (SPD_100MHZ <<6)       \
                   + (DSE_40OHM <<3)        \
                   + (SRE_SLOW)             \
                  )
;&160b1
IOMuxPadEnet    * (  (HYS_ENABLED <<16)       \
                   + (PUS_100KOHM_PU <<14)     \
                   + (PUE_PULL <<13)          \
                   + (PKE_DISABLED <<12)       \
                   + (ODE_DISABLED <<11)      \
                   + (SPD_100MHZ <<6)         \
                   + (DSE_40OHM <<3)          \
                   + (SRE_SLOW)               \
                  )

IOMuxPadRGMII    * (  (HYS_ENABLED <<16)       \
                   + (PUS_100KOHM_PU <<14)     \
                   + (PUE_PULL <<13)          \
                   + (PKE_ENABLED <<12)       \
                   + (DSE_40OHM <<3)          \
                  )

IOMuxPadSPI     * (  (HYS_ENABLED <<16)       \
                   + (PUS_100KOHM_PU <<14)     \
                   + (PUE_PULL <<13)          \
                   + (PKE_ENABLED <<12)       \
                   + (DSE_40OHM <<3)          \
                  )
IOMuxHDMICEC    * (  (HYS_ENABLED <<16)       \
                   + (PUS_22KOHM_PU <<14)     \
                   + (PUE_PULL <<13)          \
                   + (PKE_ENABLED <<12)       \
                   + (SPD_100MHZ <<6)         \
                   + (DSE_40OHM <<3)          \
                  )

; Phy drive values
IOMuxENETMDIO      * &1b8b0
IOMuxENETMDC       * &1b0b0
IOMuxENETPhyRST    * &130b0
IOMuxENETPhyIrq    * &1b0b0
IOMuxENETPD        * &13030
IOMuxENETPU        * &1b030
IOMuxENETRefClk    * &0a0b1
IOMuxENETRefClkOut * &4001b0b0
IOMuxENETHiZPU     * &03000







        MACRO
$label  DebugChar $temp1,$temp2,$char
    [ Debug
$label  LDR     $temp1,[sb, #:INDEX:DebugUART]
        MOV     $temp2,#$char
        STRB    $temp2,[$temp1, #UART_UTXD_OFFSET]
    ]
        MEND

        MACRO
$label  DebugTX $str
    [ Debug
$label  BL      DebugHALPrint
        =       "$str", 13, 10, 0
        ALIGN
    ]
        MEND

        MACRO
$label  DebugTXS $str
    [ Debug
$label  BL      DebugHALPrint
        =       "$str ", 0
        ALIGN
    ]
        MEND

        MACRO
$label  DebugCR
    [ Debug
$label  BL      DebugHALPrint
        =       13,10, 0
        ALIGN
    ]
        MEND

        MACRO
$label   DebugReg $reg, $str
    [ Debug
$label   Push   "$reg"
     [ "$str" <> ""
       DebugTXS $str
     ]
        BL     DebugHALPrintReg
        DebugCR
    ]
        MEND

        MACRO
$label   DebugRegNCR $reg, $str
    [ Debug
$label   Push   "$reg"
     [ "$str" <> ""
       DebugTXS $str
     ]
        BL     DebugHALPrintReg
    ]
        MEND

        MACRO
$label  DebugRegByte $reg, $str
    [ Debug
$label  Push   "$reg"
     [ "$str" <> ""
        BL     DebugHALPrint
        =      "$str",0
        ALIGN
     ]
        BL     DebugHALPrintByte
    ]
        MEND

        MACRO
$label  DebugTime $temp,$str
    [ DebugTiming
$label  LDR     $temp,L4_32KTIMER_Log
        LDR     $temp,[$temp,#16] ; REG_32KSYNCNT_CR
        DebugReg $temp, "$str"
    ]
        MEND

        MACRO
$label  DebugTimeNoMMU $temp,$str
    [ DebugTiming
$label  LDR     $temp,=L4_32KTIMER
        LDR     $temp,[$temp,#16]
        DebugReg $temp, "$str"
    ]
        MEND


        ] ; __HAL_iMx6_HDR__

        END
@


1.4
log
@Merge SMP branch to trunk
Detail:
  Makefile, s/DBell - Add doorbell HAL device implementation, using GIC SGIs
  h/irq_numbers, hdr/iMx6IRQs - Increase IMX_INTERRUPT_COUNT. Core 0 private interrupts are 0-31, core 1 160-191, core 2 192-223, core 3 224-255. Shared interrupts are 32-159.
  hdr/StaticWS - Reserve space for doorbell device & storing last SGI for each core
  hdr/iMx6q - Tidy things up a bit by removing the DebugInterrupts code
  s/Boot - Implement SMP HAL entry points
  s/Interrupts - Tidy up interrupt handling and implement new HAL IRQ calls
  s/Top - Enable cache/TLB maintenance op broadcast, and add some silicion errata workarounds
Admin:
  Untested
  Requires Kernel-6_09


Version 0.97. Tagged as 'iMx6-0_97'
@
text
@d164 9
a172 7
IOMuxENETMDIO   * &1b8b0
IOMuxENETMDC    * &1b0b0
IOMuxENETPhyIrq * &130b0
IOMuxENETPD     * &13030
IOMuxENETPU     * &1b030
IOMuxENETRefClk * &0a0b1
IOMuxENETHiZPU  * &03000
@


1.3
log
@  Improved Phy detection and hardware reset. More variant awareness.
Detail:
  There are 2 Phy types, AR8031 and AR8035. Each has slightly different
  configuration strappings as reset is released. Manage this appropriately.
Admin:
  Tested in iMx6

Version 0.95. Tagged as 'iMx6-0_95'
@
text
@a47 11
        ; Interrupt debugging - warn over serial port when IRQSource/FIQSource is called twice
        ; in a row without IRQClear/FIQClear being called inbetween
                GBLL    DebugInterrupts
DebugInterrupts SETL    Debug :LAND: {TRUE}

        ; Extra interrupt debugging - when a missed IRQClear is detected, enables code that
        ; prints a trace of IRQClear and IRQSource calls.
        ; Note: Doesn't track FIQs at the moment!
                GBLL    ExtraDebugInterrupts
ExtraDebugInterrupts    SETL DebugInterrupts :LAND: {TRUE}

@


1.2
log
@  Initial awareness of additional board variant
Detail:
Admin:


Version 0.91. Tagged as 'iMx6-0_91'
@
text
@d142 1
a142 1

d144 3
a146 3
+ (PUS_100KOHM_PU <<14)     \
+ (PUE_PULL <<13)          \
+ (PKE_DISABLED <<12)       \
d174 8
@


1.1
log
@Initial revision
@
text
@d26 7
a32 1
HALDebug        SETL    {FALSE};{TRUE};
d166 7
@


1.1.1.1
log
@Initial import of iMx6 HAL
@
text
@@


1.1.1.1.2.1
log
@Initial SMP support
Detail:
  s/DBell, Makefile - Implement doorbell HAL device
  h/irq_numbers, hdr/iMx6IRQs - Reserve space for core 1-3 private interrupts with bases 160, 192, 224
  s/Interrupts - Remove DebugInterrupts code to make things easier to follow. Adjust IRQ entry points for SMP-ness and implement the new entry points.
  hdr/StaticWS - Remove DebugInterrupts code. Reserve space for doorbell device and SGI interrupt tracking.
  hdr/iMx6q - Remove DebugInterrupts code.
  s/Boot - Implement new SMP-related HAL entry points
  s/Top - Implement some Cortex-A9 errata workarounds. Ensure smp_enable enables cache/TLB maintenance broadcast.
Admin:
  Tested on wandboard B1


Version 0.80, 1.4.2.2. Tagged as 'iMx6-0_80-1_4_2_2'
@
text
@d42 11
@


1.1.1.1.2.2
log
@  Patch in recent HAL modifications
Detail:
  Bring up to date with HEAD version 0.96
Admin:
  Tested in iMx6

Version 0.90, 1.4.2.11. Tagged as 'iMx6-0_90-1_4_2_11'
@
text
@a27 6
; switch to configure relevant changes for CuBox
  [ :LNOT::DEF: CuBox
                GBLL CuBox
CuBox           SETL {FALSE}
  ]

d125 1
a125 1
;&160b1
a148 7
IOMuxHDMICEC    * (  (HYS_ENABLED <<16)       \
                   + (PUS_22KOHM_PU <<14)     \
                   + (PUE_PULL <<13)          \
                   + (PKE_ENABLED <<12)       \
                   + (SPD_100MHZ <<6)         \
                   + (DSE_40OHM <<3)          \
                  )
a149 8
; Phy drive values
IOMuxENETMDIO   * &1b8b0
IOMuxENETMDC    * &1b0b0
IOMuxENETPhyIrq * &130b0
IOMuxENETPD     * &13030
IOMuxENETPU     * &1b030
IOMuxENETRefClk * &0a0b1
IOMuxENETHiZPU  * &03000
@


1.1.1.1.2.3
log
@Merge in latest changes from HEAD

Version 0.96, 1.4.2.12. Tagged as 'iMx6-0_96-1_4_2_12'
@
text
@d26 1
a26 1
HALDebug        SETL    {FALSE};
d133 3
a135 3
                   + (PUS_100KOHM_PU <<14)     \
                   + (PUE_PULL <<13)          \
                   + (PKE_DISABLED <<12)       \
@


