`timescale 1ns / 1ps

module PAtb(

    );
    
    reg a3,a2,a1,a0,
        b3,b2,b1,b0;
    
    wire s4,s3,s2,s1,
         cout;
    
    ParallelAdder_4Bit pa(a3,a2,a1,a0, 
                          b3,b2,b1,b0,
                          s4,s3,s2,s1,
                          cout);

initial begin    
    
// Method - 1
//0    
    a3=0;   a2=0;   a1=0;   a0=0;   b3=0;   b2=0;   b1=0;   b0=0;
    #10
//1
    a3=0;   a2=0;   a1=0;   a0=1;   b3=0;   b2=0;   b1=0;   b0=1;
    #10
//2
    a3=0;   a2=0;   a1=1;   a0=0;   b3=0;   b2=0;   b1=1;   b0=0;
    #10
//3
    a3=0;   a2=0;   a1=1;   a0=1;   b3=0;   b2=0;   b1=1;   b0=1;
    #10
//4
    a3=0;   a2=1;   a1=0;   a0=0;   b3=0;   b2=1;   b1=0;   b0=0;
    #10
//5
    a3=0;   a2=1;   a1=0;   a0=1;   b3=0;   b2=1;   b1=0;   b0=1;
    #10
//6
    a3=0;   a2=1;   a1=1;   a0=0;   b3=0;   b2=1;   b1=1;   b0=0;
    #10
//7
    a3=0;   a2=1;   a1=1;   a0=1;   b3=0;   b2=1;   b1=1;   b0=1;
    #10
//8
    a3=1;   a2=0;   a1=0;   a0=0;   b3=1;   b2=0;   b1=0;   b0=0;
    #10
//9
    a3=1;   a2=0;   a1=0;   a0=1;   b3=1;   b2=0;   b1=0;   b0=1;
    #10
//10
    a3=1;   a2=0;   a1=1;   a0=0;   b3=1;   b2=0;   b1=1;   b0=0;
    #10
//11
    a3=1;   a2=0;   a1=1;   a0=1;   b3=1;   b2=0;   b1=1;   b0=1;
    #10
//12
    a3=1;   a2=1;   a1=0;   a0=0;   b3=1;   b2=1;   b1=0;   b0=0;
    #10
//13
    a3=1;   a2=1;   a1=0;   a0=1;   b3=1;   b2=1;   b1=0;   b0=1;
    #10
//14
    a3=1;   a2=1;   a1=1;   a0=0;   b3=1;   b2=1;   b1=1;   b0=0;
    #10
//15
    a3=1;   a2=1;   a1=1;   a0=1;   b3=1;   b2=1;   b1=1;   b0=1;
    
// Method - 2

//    integer i,j;
//    for(i=0; i<16; i=i+1) begin
//        for(j=0; j<16; j=j+1)begin
//            {a3,a2,a1,a0} = i;
//            {b3,b2,b1,b0} = j;
//            #10;
            
//            $display("A = %b, B = %b => Sum = %b, Carry = %b",
//                         {a3, a2, a1, a0}, {b3, b2, b1, b0}, 
//                         {s4, s3, s2, s1}, cout);
                         
//            end
//        end
        
//        $finish;
        
    end  
    
endmodule