
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.42

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_data1[10]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[10]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ read_data1[10]$_SDFFCE_PN0P_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v read_data1[10]$_SDFFCE_PN0P_/Q (DFF_X1)
                                         read_data1[10] (net)
                  0.01    0.00    0.08 v _08155_/A (INV_X1)
     1    1.67    0.01    0.01    0.09 ^ _08155_/ZN (INV_X1)
                                         _01944_ (net)
                  0.01    0.00    0.09 ^ _08213_/A1 (OAI22_X1)
     1    1.06    0.00    0.01    0.10 v _08213_/ZN (OAI22_X1)
                                         _00330_ (net)
                  0.00    0.00    0.10 v read_data1[10]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ read_data1[10]$_SDFFCE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_addr2[1] (input port clocked by core_clock)
Endpoint: read_data2[18]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ read_addr2[1] (in)
                                         read_addr2[1] (net)
                  0.00    0.00    0.20 ^ _09374_/A (BUF_X4)
     4   28.98    0.02    0.03    0.23 ^ _09374_/Z (BUF_X4)
                                         _03132_ (net)
                  0.02    0.00    0.23 ^ _09375_/A (BUF_X16)
    10   56.49    0.01    0.03    0.26 ^ _09375_/Z (BUF_X16)
                                         _03133_ (net)
                  0.01    0.00    0.26 ^ _09792_/A (BUF_X4)
    10   19.20    0.01    0.03    0.29 ^ _09792_/Z (BUF_X4)
                                         _03542_ (net)
                  0.01    0.00    0.29 ^ _09834_/S (MUX2_X1)
     1    1.56    0.01    0.06    0.35 v _09834_/Z (MUX2_X1)
                                         _03583_ (net)
                  0.01    0.00    0.35 v _09836_/A (MUX2_X2)
     1    0.91    0.01    0.05    0.40 v _09836_/Z (MUX2_X2)
                                         _03585_ (net)
                  0.01    0.00    0.40 v _09840_/A (MUX2_X1)
     1    1.54    0.01    0.06    0.46 v _09840_/Z (MUX2_X1)
                                         _03589_ (net)
                  0.01    0.00    0.46 v _09851_/B2 (OAI221_X1)
     1    1.62    0.04    0.05    0.51 ^ _09851_/ZN (OAI221_X1)
                                         _03600_ (net)
                  0.04    0.00    0.51 ^ _09852_/B2 (OAI22_X1)
     1    1.06    0.01    0.03    0.54 v _09852_/ZN (OAI22_X1)
                                         _00370_ (net)
                  0.01    0.00    0.54 v read_data2[18]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.54   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ read_data2[18]$_SDFFCE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_addr2[1] (input port clocked by core_clock)
Endpoint: read_data2[18]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ read_addr2[1] (in)
                                         read_addr2[1] (net)
                  0.00    0.00    0.20 ^ _09374_/A (BUF_X4)
     4   28.98    0.02    0.03    0.23 ^ _09374_/Z (BUF_X4)
                                         _03132_ (net)
                  0.02    0.00    0.23 ^ _09375_/A (BUF_X16)
    10   56.49    0.01    0.03    0.26 ^ _09375_/Z (BUF_X16)
                                         _03133_ (net)
                  0.01    0.00    0.26 ^ _09792_/A (BUF_X4)
    10   19.20    0.01    0.03    0.29 ^ _09792_/Z (BUF_X4)
                                         _03542_ (net)
                  0.01    0.00    0.29 ^ _09834_/S (MUX2_X1)
     1    1.56    0.01    0.06    0.35 v _09834_/Z (MUX2_X1)
                                         _03583_ (net)
                  0.01    0.00    0.35 v _09836_/A (MUX2_X2)
     1    0.91    0.01    0.05    0.40 v _09836_/Z (MUX2_X2)
                                         _03585_ (net)
                  0.01    0.00    0.40 v _09840_/A (MUX2_X1)
     1    1.54    0.01    0.06    0.46 v _09840_/Z (MUX2_X1)
                                         _03589_ (net)
                  0.01    0.00    0.46 v _09851_/B2 (OAI221_X1)
     1    1.62    0.04    0.05    0.51 ^ _09851_/ZN (OAI221_X1)
                                         _03600_ (net)
                  0.04    0.00    0.51 ^ _09852_/B2 (OAI22_X1)
     1    1.06    0.01    0.03    0.54 v _09852_/ZN (OAI22_X1)
                                         _00370_ (net)
                  0.01    0.00    0.54 v read_data2[18]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.54   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ read_data2[18]$_SDFFCE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.59e-03   3.57e-05   8.30e-05   7.71e-03  84.1%
Combinational          5.85e-04   7.20e-04   1.49e-04   1.45e-03  15.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.17e-03   7.56e-04   2.32e-04   9.16e-03 100.0%
                          89.2%       8.2%       2.5%
