# FPGA-DESIGN: AXI4-Lite to APB Bridge

This repository contains the RTL design and testbenches for an **AXI4-Lite to APB Bridge** implementation in Verilog/SystemVerilog.

---

## ğŸ“‚ Directory Structure
â”œâ”€â”€ readme.md
â”œâ”€â”€ Sim
â”‚ â””â”€â”€ Bridge.png
â”œâ”€â”€ src
â”‚ â”œâ”€â”€ Axi4_lite
â”‚ â”‚ â”œâ”€â”€ AXIL4_master.v
â”‚ â”‚ â”œâ”€â”€ AXIL4_slave.v
â”‚ â”‚ â””â”€â”€ AXIL4_top.v
â”‚ â””â”€â”€ Axi4_lite_APB_Bridge
â”‚ â””â”€â”€ axi4lite_to_apb.v
â””â”€â”€ tb
â”œâ”€â”€ TB_AXI4_lite.sv
â””â”€â”€ tb_bridge.sv


## ğŸš€ Overview

- **AXI4-Lite modules**: Implement basic AXI4-Lite master and slave logic for bus communication.
- **AXI4-Lite to APB Bridge**: Converts AXI4-Lite transactions into APB protocol transactions for peripheral access.
- **Testbenches**: Validate functionality of AXI4-Lite modules and the AXI4-Lite to APB bridge using SystemVerilog.

---

## ğŸ› ï¸ How to Use

1. Clone the repository:
   ```bash
   git clone https://github.com/divyanshu101/FPGA-DESIGN.git
   cd FPGA-DESIGN
