//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 3:51 AM
//
//
module testbench;
	reg [0:64] indata_array;
	reg bench_reset;
	wire bench_clk;
	wire [31:0]bench_aport;
	wire [31:0]bench_dxport;
	wire [31:0]bench_xport;
	wire [31:0]bench_yport;
	wire [31:0]bench_uport;



	assign bench_clk = indata_array[0:0];
	assign bench_aport = indata_array[1:32];
	assign bench_dxport = indata_array[33:64];

	initial
	begin
    $dumpfile("14.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	diffeq_f_systemC inst(
        .clk(bench_clk), 
        .reset(bench_reset), 
        .aport(bench_aport), 
        .dxport(bench_dxport), 
        .xport(bench_xport), 
        .yport(bench_yport), 
        .uport(bench_uport)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, clk = %b , aport = %b , dxport = %b , xport = %b , yport = %b , uport = %b  ",
			bench_reset, bench_clk, bench_aport, bench_dxport, bench_xport, bench_yport, bench_uport);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
