Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: Command: quartus_sh --flow compile lab2.qsf
Info: Quartus(args): compile lab2.qsf
Info: Project Name = C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/lab2
Info: Revision Name = lab2
{"object_type": "report_status", "percent" : 0}
Info: *******************************************************************
Info: Running Quartus Prime Signal Tap
Info: Command: quartus_stp lab2 -c lab2
Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings
{"object_type": "report_status", "percent" : 16}
{"object_type": "report_status", "percent" : 16}
{"object_type": "report_status", "percent" : 17}
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: Command: quartus_map --read_settings_files=off --write_settings_files=off lab2 -c lab2
Info: Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
{"object_type": "refresh_report"}
Info: Parallel compilation is enabled and will use up to 4 processors
Info: Verilog HDL Declaration information at lab2_tb.sv(106): object "TEST_IMAGE" differs only in case from object "test_image" in the same scope
Info: Found 1 design units, including 1 entities, in source file lab2_tb.sv
Info: Found 3 design units, including 3 entities, in source file lab2.sv
{"object_type": "report_status", "percent" : 17}
{"object_type": "report_status", "percent" : 18}
{"object_type": "report_status", "percent" : 18}
Info: Elaborating entity "lab2" for the top level hierarchy
Info: Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "r_f" into its bus
Info: Elaborating entity "mult8x8" for hierarchy "mult8x8:convo_mult_0"
Info: Elaborating entity "addr32p32" for hierarchy "addr32p32:convo_addr_stage_1_0"
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 24}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 24}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 30}
Info: Timing-Driven Synthesis is running
{"object_type": "report_status", "percent" : 31}
{"object_type": "report_status", "percent" : 32}
Info: Generated suppressed messages file C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/output_files/lab2.map.smsg
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.map.json_files/
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.flow.json_files/
{"object_type": "report_status", "percent" : 32}
{"object_type": "report_status", "percent" : 33}
Info: Design contains 93 virtual pins; timing numbers associated with paths containing virtual pins are estimates
Warning: Ignored Virtual Pin assignment to node "o_valid~0"
Info: Implemented 9871 device resources after synthesis - the final resource count might be different
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.map.json_files/
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.flow.json_files/
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
{"object_type": "report_status", "percent" : 33}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 33}
Info: *******************************************************************
Info: Running Quartus Prime Fitter
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2
Info: qfit2_default_script.tcl version: #1
Info: Project  = lab2
Info: Revision = lab2
Info: Starting Fitter periphery placement operations
{"object_type": "report_status", "percent" : 34}
Info: Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Info: Parallel compilation is enabled and will use up to 4 processors
Info: Selected device 10AX115N1F45I1SG for design "lab2"
Info: Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 100 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
{"object_type": "report_status", "percent" : 34}
{"object_type": "report_status", "percent" : 34}
Info: Loading the periphery placement data.
Info: Periphery placement data loaded: elapsed time is 00:00:22
Info: Pin ~ALTERA_DATA0~ is reserved at location BD19
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning: No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report
{"object_type": "report_status", "percent" : 34}
Info: Plan updated with currently enabled project assignments.
Critical Warning: There are 48 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel.
Critical Warning: There are 48 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel.
Info: Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Info: Automatically promoted 1 clock (1 global)
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Info: Reading SDC File: 'SDC1.sdc'
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 1 clocks
Extra Info: Start inferring scan chains for DSP blocks
Extra Info: Inferring scan chains for DSP blocks is complete
Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks
Info: Finished register packing
Warning: 9 out of 9 DSP blocks in the design are not fully utilizing recommended internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should either enable the register banks directly (if using WYSIWYG entry) or provide additional registers in your design that the Quartus register packing optimization algorithm can convert to internal DSP register banks.
Warning: One or more registers failed to be packed into a DSP bank due to control signal mismatch
Info: Fitter periphery placement operations ending: elapsed time is 00:00:48
{"object_type": "report_status", "percent" : 34}
{"object_type": "report_status", "percent" : 34}
Info: Fitter preparation operations ending: elapsed time is 00:00:46
{"object_type": "report_status", "percent" : 35}
Info: Fitter placement preparation operations beginning
Info: The Fitter is using Advanced Physical Optimization.
{"object_type": "report_status", "percent" : 35}
{"object_type": "report_status", "percent" : 36}
{"object_type": "report_status", "percent" : 37}
Info: Fitter placement preparation operations ending: elapsed time is 00:00:17
Info: Fitter placement operations beginning
{"object_type": "report_status", "percent" : 37}
{"object_type": "report_status", "percent" : 37}
{"object_type": "report_status", "percent" : 37}
{"object_type": "report_status", "percent" : 37}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 40}
{"object_type": "report_status", "percent" : 40}
{"object_type": "report_status", "percent" : 40}
{"object_type": "report_status", "percent" : 40}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 42}
{"object_type": "report_status", "percent" : 43}
{"object_type": "report_status", "percent" : 44}
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 42}
{"object_type": "report_status", "percent" : 42}
{"object_type": "report_status", "percent" : 43}
{"object_type": "report_status", "percent" : 43}
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:13
{"object_type": "report_status", "percent" : 45}
Info: Total time spent on timing analysis during Placement is 7.64 seconds.
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
Info: Total time spent on timing analysis during Routing is 1.26 seconds.
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 49}
Info: Fitter routing operations ending: elapsed time is 00:00:36
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
Info: Total time spent on timing analysis during Post-Routing is 0.28 seconds.
Info: Fitter post-fit operations ending: elapsed time is 00:00:47
Info: Generated suppressed messages file C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/output_files/lab2.fit.smsg
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.fit.json_files/
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.flow.json_files/
Info: Fitter databases successfully split.
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
{"object_type": "report_status", "percent" : 50}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 50}
{"object_type": "report_status", "percent" : 50}
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2
{"object_type": "refresh_report"}
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
{"object_type": "report_status", "percent" : 66}
{"object_type": "refresh_report"}
Info: Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
{"object_type": "report_status", "percent" : 66}
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: Command: quartus_sta lab2 -c lab2
Info: qsta_default_script.tcl version: #1
{"object_type": "report_status", "percent" : 67}
Info: Parallel compilation is enabled and will use up to 4 processors
Info: Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 100 degrees C
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 83}
Info: Reading SDC File: 'SDC1.sdc'
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.211
Info: Worst-case hold slack is 0.046
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.150
Info: Analyzing Slow 900mV 0C Model
Info: Worst-case setup slack is -1.265
Info: Worst-case hold slack is 0.045
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.150
Info: Analyzing Fast 900mV 100C Model
Info: Worst-case setup slack is -0.463
Info: Worst-case hold slack is 0.019
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -0.810
Info: Analyzing Fast 900mV 0C Model
Info: Worst-case setup slack is -0.312
Info: Worst-case hold slack is 0.017
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -0.810
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.sta.json_files/
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.flow.json_files/
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.sta.json_files/
{"object_type": "report_status", "percent" : 83}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 84}
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 84}
{"object_type": "report_status", "percent" : 87}
{"object_type": "report_status", "percent" : 90}
{"object_type": "report_status", "percent" : 91}
Info: Generated file lab2.vo in folder "C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/simulation/modelsim/" for EDA simulation tool
{"object_type": "report_status", "percent" : 92}
{"object_type": "report_status", "percent" : 99}
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.eda.json_files/
Info: Generated JSON formatted report files in C:/Users/ZaKaye/Desktop/Pixiv/MEng_Study_2021_Fall/FPGA/lab2/lab2-fpga-1/dse/dse1/dse1_14/db/lab2.flow.json_files/
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
{"object_type": "report_status", "percent" : 100}
{"object_type": "refresh_report"}
Info: Quartus Prime Full Compilation was successful. 0 errors, 9 warnings
Info: Evaluation of Tcl script c:/intelfpga/20.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 9 warnings
