
*** Running vivado
    with args -log design_1_smartconnect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_smartconnect_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 391.078 ; gain = 102.305
INFO: [Synth 8-638] synthesizing module 'design_1_smartconnect_0_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1NMB928' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1392]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_one_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_one_0' (2#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (9#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1NMB928' (10#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1392]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1448]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_m00e_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_m00e_0' (24#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (25#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1448]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_Z1B1P3' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1819]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_m00arn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_m00arn_0' (35#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_m00awn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_m00awn_0' (36#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_m00bn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_m00bn_0' (37#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_m00rn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_m00rn_0' (38#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_m00wn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_m00wn_0' (39#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_Z1B1P3' (40#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1819]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_m00s2a_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_m00s2a_0' (42#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s00a2s_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s00a2s_0' (44#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2124]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s00mmu_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s00mmu_0' (48#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s00sic_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s00sic_0' (51#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s00tr_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s00tr_0' (54#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (55#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2124]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_1FAO4F6' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2729]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_sarn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (56#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (59#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_sarn_0' (60#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_sawn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_sawn_0' (61#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_sbn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (61#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (61#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_sbn_0' (62#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_srn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (63#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_srn_0' (64#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_swn_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (66#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_swn_0' (67#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_1FAO4F6' (68#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2729]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s01a2s_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s01a2s_0' (69#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_F11SX8' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3025]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s01mmu_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s01mmu_0' (70#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s01sic_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s01sic_0' (71#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s01tr_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s01tr_0' (72#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_F11SX8' (73#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3025]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_AIXRF8' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3309]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_sarn_1' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_sarn_1' (74#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_srn_1' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_srn_1' (75#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_AIXRF8' (76#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3309]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s02a2s_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_s02a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s02a2s_0' (77#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_s02a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_HZDTAP' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3440]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s02mmu_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_s02mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s02mmu_0' (78#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_s02mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s02sic_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_s02sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s02sic_0' (79#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_s02sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_s02tr_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_s02tr_0' (80#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_HZDTAP' (81#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3440]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_OUKLAN' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3783]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_sawn_1' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_sawn_1' (82#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_sbn_1' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_sbn_1' (83#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_swn_1' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_swn_1' (84#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_OUKLAN' (85#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3783]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_1MKJLH2' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3969]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_arsw_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_arsw_0' (88#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_awsw_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_awsw_0' (89#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_bsw_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_bsw_0' (90#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_rsw_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_rsw_0' (91#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_wsw_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_wsw_0' (92#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_1MKJLH2' (93#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3969]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac' (94#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_smartconnect_0_0' (95#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 584.332 ; gain = 295.559
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 584.332 ; gain = 295.559
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1440.801 ; gain = 64.691
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:24 . Memory (MB): peak = 1440.801 ; gain = 1152.027
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                              | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_3/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5    | 
|inst/i_3/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18   | 
|inst/i_3/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18   | 
|inst/i_3/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5    | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:36 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:40 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:42 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:43 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:43 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1440.801 ; gain = 1152.027
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1440.801 ; gain = 1152.027

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |   139|
|2     |LUT2    |   127|
|3     |LUT3    |   111|
|4     |LUT4    |   235|
|5     |LUT5    |   229|
|6     |LUT6    |   348|
|7     |RAM32M  |    28|
|8     |SRL16   |     1|
|9     |SRLC32E |     2|
|10    |FDR     |     4|
|11    |FDRE    |   762|
|12    |FDSE    |    75|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1440.801 ; gain = 1152.027
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:49 . Memory (MB): peak = 1440.801 ; gain = 1163.547
