\hypertarget{struct_a_d_c___type_def}{}\doxysection{ADC\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{ADC\_TypeDef@{ADC\_TypeDef}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{SMPR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a54d49ecc780f3fd305613ecf4f817f80}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af12d65ad51bd7bd8218b247a89e3c1b8}{TR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_aae8c3abfca538d1846ee561af9ef9f22}{TR3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a30aca300e6a05f1afa16406770c0dd52}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{SQR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{SQR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab66c9816c1ca151a6ec728ec55655264}{SQR4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ad4ffd02fea1594fdd917132e217e466a}{RESERVED3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a09db4799beea24a29003049cd0c37c0f}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a493d06dfdd25a614290df54467a78348}{RESERVED5}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ae446fdae782b6dd059e348fc877681a6}{OFR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a23083f97baee16e0002366547c8cb5ea}{OFR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a232fcdf46374a9c267c2a6533a777fac}{OFR4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a88e899f86a7e3c7af30d561c59673812}{RESERVED6}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{JDR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{JDR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{JDR4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a5bc7bf8bf72fa68fa6fe17e3f70ed892}{RESERVED7}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a02a34c693903ef6ac7326ed02582fdcf}{AWD2\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a3be9b42a9cf52d1b6776c2cfa439592f}{AWD3\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a0ba5631f55ff82a9a375d4b0e6b63467}{RESERVED8}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a35454801a099515a661b1fee41e4736b}{RESERVED9}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_aaaba95a4892b9d5c8cb22196af2730f8}{RESERVED10}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Analog to Digital Converter. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_def_a02a34c693903ef6ac7326ed02582fdcf}\label{struct_a_d_c___type_def_a02a34c693903ef6ac7326ed02582fdcf}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD2CR@{AWD2CR}}
\index{AWD2CR@{AWD2CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AWD2CR}{AWD2CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+AWD2\+CR}

ADC analog watchdog 2 configuration register, Address offset\+: 0x\+A0 \mbox{\Hypertarget{struct_a_d_c___type_def_a3be9b42a9cf52d1b6776c2cfa439592f}\label{struct_a_d_c___type_def_a3be9b42a9cf52d1b6776c2cfa439592f}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD3CR@{AWD3CR}}
\index{AWD3CR@{AWD3CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AWD3CR}{AWD3CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+AWD3\+CR}

ADC analog watchdog 3 Configuration Register, Address offset\+: 0x\+A4 \mbox{\Hypertarget{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}\label{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CALFACT@{CALFACT}}
\index{CALFACT@{CALFACT}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CALFACT}{CALFACT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CALFACT}

ADC calibration factors, Address offset\+: 0x\+B4 \mbox{\Hypertarget{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}\label{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CFGR}

ADC configuration register 1, Address offset\+: 0x0C \mbox{\Hypertarget{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}\label{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CFGR2}

ADC configuration register 2, Address offset\+: 0x10 \mbox{\Hypertarget{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}\label{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CR}

ADC control register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}\label{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DIFSEL@{DIFSEL}}
\index{DIFSEL@{DIFSEL}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIFSEL}{DIFSEL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+DIFSEL}

ADC differential mode selection register, Address offset\+: 0x\+B0 \mbox{\Hypertarget{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}\label{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+DR}

ADC group regular data register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}\label{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!GCOMP@{GCOMP}}
\index{GCOMP@{GCOMP}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GCOMP}{GCOMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+GCOMP}

ADC calibration factors, Address offset\+: 0x\+C0 \mbox{\Hypertarget{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}\label{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+IER}

ADC interrupt enable register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}\label{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+ISR}

ADC interrupt and status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}\label{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR1@{JDR1}}
\index{JDR1@{JDR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR1}{JDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JDR1}

ADC group injected rank 1 data register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}\label{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR2@{JDR2}}
\index{JDR2@{JDR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR2}{JDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JDR2}

ADC group injected rank 2 data register, Address offset\+: 0x84 \mbox{\Hypertarget{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}\label{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR3@{JDR3}}
\index{JDR3@{JDR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR3}{JDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JDR3}

ADC group injected rank 3 data register, Address offset\+: 0x88 \mbox{\Hypertarget{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}\label{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR4@{JDR4}}
\index{JDR4@{JDR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR4}{JDR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JDR4}

ADC group injected rank 4 data register, Address offset\+: 0x8C \mbox{\Hypertarget{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}\label{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JSQR@{JSQR}}
\index{JSQR@{JSQR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JSQR}{JSQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JSQR}

ADC group injected sequencer register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}\label{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!OFR1@{OFR1}}
\index{OFR1@{OFR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OFR1}{OFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+OFR1}

ADC offset register 1, Address offset\+: 0x60 \mbox{\Hypertarget{struct_a_d_c___type_def_ae446fdae782b6dd059e348fc877681a6}\label{struct_a_d_c___type_def_ae446fdae782b6dd059e348fc877681a6}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!OFR2@{OFR2}}
\index{OFR2@{OFR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OFR2}{OFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+OFR2}

ADC offset register 2, Address offset\+: 0x64 \mbox{\Hypertarget{struct_a_d_c___type_def_a23083f97baee16e0002366547c8cb5ea}\label{struct_a_d_c___type_def_a23083f97baee16e0002366547c8cb5ea}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!OFR3@{OFR3}}
\index{OFR3@{OFR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OFR3}{OFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+OFR3}

ADC offset register 3, Address offset\+: 0x68 \mbox{\Hypertarget{struct_a_d_c___type_def_a232fcdf46374a9c267c2a6533a777fac}\label{struct_a_d_c___type_def_a232fcdf46374a9c267c2a6533a777fac}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!OFR4@{OFR4}}
\index{OFR4@{OFR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OFR4}{OFR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+OFR4}

ADC offset register 4, Address offset\+: 0x6C \mbox{\Hypertarget{struct_a_d_c___type_def_a54d49ecc780f3fd305613ecf4f817f80}\label{struct_a_d_c___type_def_a54d49ecc780f3fd305613ecf4f817f80}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x1C \mbox{\Hypertarget{struct_a_d_c___type_def_aaaba95a4892b9d5c8cb22196af2730f8}\label{struct_a_d_c___type_def_aaaba95a4892b9d5c8cb22196af2730f8}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED10\mbox{[}2\mbox{]}}

Reserved, 0x0\+B8 -\/ 0x0\+BC \mbox{\Hypertarget{struct_a_d_c___type_def_a30aca300e6a05f1afa16406770c0dd52}\label{struct_a_d_c___type_def_a30aca300e6a05f1afa16406770c0dd52}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x2C \mbox{\Hypertarget{struct_a_d_c___type_def_ad4ffd02fea1594fdd917132e217e466a}\label{struct_a_d_c___type_def_ad4ffd02fea1594fdd917132e217e466a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x44 \mbox{\Hypertarget{struct_a_d_c___type_def_a09db4799beea24a29003049cd0c37c0f}\label{struct_a_d_c___type_def_a09db4799beea24a29003049cd0c37c0f}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x48 \mbox{\Hypertarget{struct_a_d_c___type_def_a493d06dfdd25a614290df54467a78348}\label{struct_a_d_c___type_def_a493d06dfdd25a614290df54467a78348}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED5\mbox{[}4\mbox{]}}

Reserved, 0x50 -\/ 0x5C \mbox{\Hypertarget{struct_a_d_c___type_def_a88e899f86a7e3c7af30d561c59673812}\label{struct_a_d_c___type_def_a88e899f86a7e3c7af30d561c59673812}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED6\mbox{[}4\mbox{]}}

Reserved, 0x70 -\/ 0x7C \mbox{\Hypertarget{struct_a_d_c___type_def_a5bc7bf8bf72fa68fa6fe17e3f70ed892}\label{struct_a_d_c___type_def_a5bc7bf8bf72fa68fa6fe17e3f70ed892}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED7\mbox{[}4\mbox{]}}

Reserved, 0x090 -\/ 0x09C \mbox{\Hypertarget{struct_a_d_c___type_def_a0ba5631f55ff82a9a375d4b0e6b63467}\label{struct_a_d_c___type_def_a0ba5631f55ff82a9a375d4b0e6b63467}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED8}

Reserved, 0x0\+A8 \mbox{\Hypertarget{struct_a_d_c___type_def_a35454801a099515a661b1fee41e4736b}\label{struct_a_d_c___type_def_a35454801a099515a661b1fee41e4736b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED9}

Reserved, 0x0\+AC \mbox{\Hypertarget{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}\label{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR1@{SMPR1}}
\index{SMPR1@{SMPR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR1}{SMPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SMPR1}

ADC sampling time register 1, Address offset\+: 0x14 \mbox{\Hypertarget{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}\label{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR2@{SMPR2}}
\index{SMPR2@{SMPR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR2}{SMPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SMPR2}

ADC sampling time register 2, Address offset\+: 0x18 \mbox{\Hypertarget{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}\label{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR1@{SQR1}}
\index{SQR1@{SQR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR1}{SQR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SQR1}

ADC group regular sequencer register 1, Address offset\+: 0x30 \mbox{\Hypertarget{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}\label{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR2@{SQR2}}
\index{SQR2@{SQR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR2}{SQR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SQR2}

ADC group regular sequencer register 2, Address offset\+: 0x34 \mbox{\Hypertarget{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}\label{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR3@{SQR3}}
\index{SQR3@{SQR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR3}{SQR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SQR3}

ADC group regular sequencer register 3, Address offset\+: 0x38 \mbox{\Hypertarget{struct_a_d_c___type_def_ab66c9816c1ca151a6ec728ec55655264}\label{struct_a_d_c___type_def_ab66c9816c1ca151a6ec728ec55655264}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR4@{SQR4}}
\index{SQR4@{SQR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR4}{SQR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SQR4}

ADC group regular sequencer register 4, Address offset\+: 0x3C \mbox{\Hypertarget{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}\label{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!TR1@{TR1}}
\index{TR1@{TR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR1}{TR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+TR1}

ADC analog watchdog 1 threshold register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_a_d_c___type_def_af12d65ad51bd7bd8218b247a89e3c1b8}\label{struct_a_d_c___type_def_af12d65ad51bd7bd8218b247a89e3c1b8}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!TR2@{TR2}}
\index{TR2@{TR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR2}{TR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+TR2}

ADC analog watchdog 2 threshold register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_a_d_c___type_def_aae8c3abfca538d1846ee561af9ef9f22}\label{struct_a_d_c___type_def_aae8c3abfca538d1846ee561af9ef9f22}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!TR3@{TR3}}
\index{TR3@{TR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR3}{TR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+TR3}

ADC analog watchdog 3 threshold register, Address offset\+: 0x28 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
