{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724415141553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724415141553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 17:12:21 2024 " "Processing started: Fri Aug 23 17:12:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724415141553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415141553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ewfaew -c ewfaew " "Command: quartus_map --read_settings_files=on --write_settings_files=off ewfaew -c ewfaew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415141554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724415141821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724415141822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Top_Module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Top_Module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Module-Behavioral " "Found design unit 1: Top_Module-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/Top_Module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Top_Module.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "../project_1/project_1.srcs/sources_1/new/Top_Module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Top_Module.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Frequency_Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Frequency_Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Frequency_Divider-Behavioral " "Found design unit 1: Frequency_Divider-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/Frequency_Divider.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Frequency_Divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Divider " "Found entity 1: Frequency_Divider" {  } { { "../project_1/project_1.srcs/sources_1/new/Frequency_Divider.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Frequency_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/bus_interface.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/bus_interface.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Basic_Timer-Behavioral " "Found design unit 1: Basic_Timer-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Basic_Timer " "Found entity 1: Basic_Timer" {  } { { "../project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavior " "Found design unit 1: debouncer-behavior" {  } { { "../project_1/project_1.srcs/sources_1/new/debouncer.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/debouncer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149565 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../project_1/project_1.srcs/sources_1/new/debouncer.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_module-Behavioral " "Found design unit 1: sw_module-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149566 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_module " "Found entity 1: sw_module" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_System-Behavioral " "Found design unit 1: MIPS_System-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149567 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_System " "Found entity 1: MIPS_System" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-Behavioral " "Found design unit 1: MIPS-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149569 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDR-Behavioral " "Found design unit 1: LEDR-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149570 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDR " "Found entity 1: LEDR" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX-Behavioral " "Found design unit 1: HEX-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149571 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-Behavioral " "Found design unit 1: data_memory-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/data_memory.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/data_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149572 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../project_1/project_1.srcs/sources_1/new/data_memory.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/ALU_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/ALU_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_add-Behavioral " "Found design unit 1: ALU_add-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/new/ALU_add.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/ALU_add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149573 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_add " "Found entity 1: ALU_add" {  } { { "../project_1/project_1.srcs/sources_1/new/ALU_add.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/ALU_add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-Behavioral " "Found design unit 1: zero_extend-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/zero_extend.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/zero_extend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149573 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/zero_extend.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/zero_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/SignExtend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/SignExtend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/SignExtend.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/SignExtend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149574 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/SignExtend.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-Behavioral " "Found design unit 1: Register_File-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-Behavioral " "Found design unit 1: prog_mem-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149576 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/PC.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149576 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/PC.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/mux_4_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/mux_4_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_32b-Behavioral " "Found design unit 1: mux_4_32b-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/mux_4_32b.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/mux_4_32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149577 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_32b " "Found entity 1: mux_4_32b" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/mux_4_32b.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/mux_4_32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_5bits-Behavioral " "Found design unit 1: Mux_2to1_5bits-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_5bits.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_5bits " "Found entity 1: Mux_2to1_5bits" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_5bits.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_5bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_32b-Behavioral " "Found design unit 1: Mux_2to1_32b-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_32b.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_32b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_32b " "Found entity 1: Mux_2to1_32b" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_32b.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Mux_2to1_32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/MainDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/MainDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainDecoder-Behavioral " "Found design unit 1: MainDecoder-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/MainDecoder.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/MainDecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149578 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/MainDecoder.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/MainDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/displacement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/displacement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displacement-Behavioral " "Found design unit 1: displacement-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/displacement.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/displacement.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149579 ""} { "Info" "ISGN_ENTITY_NAME" "1 displacement " "Found entity 1: displacement" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/displacement.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/displacement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149580 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALUdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALUdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUdecoder-Behavioral " "Found design unit 1: ALUdecoder-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ALUdecoder.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALUdecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149580 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUdecoder " "Found entity 1: ALUdecoder" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ALUdecoder.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALUdecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/alu_sum_res.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/alu_sum_res.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_sum_res-Behavioral " "Found design unit 1: alu_sum_res-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/alu_sum_res.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/alu_sum_res.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149581 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_sum_res " "Found entity 1: alu_sum_res" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/alu_sum_res.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/alu_sum_res.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/addr_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/addr_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_decoder-Behavioral " "Found design unit 1: addr_decoder-Behavioral" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/addr_decoder.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/addr_decoder.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149582 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/addr_decoder.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/addr_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415149582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_System " "Elaborating entity \"MIPS_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724415149651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UCTL_cs MIPS_System.vhd(161) " "Verilog HDL or VHDL warning at MIPS_System.vhd(161): object \"UCTL_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149654 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RXBF_cs MIPS_System.vhd(162) " "Verilog HDL or VHDL warning at MIPS_System.vhd(162): object \"RXBF_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149654 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TXBF_cs MIPS_System.vhd(163) " "Verilog HDL or VHDL warning at MIPS_System.vhd(163): object \"TXBF_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149654 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dividend_cs MIPS_System.vhd(168) " "Verilog HDL or VHDL warning at MIPS_System.vhd(168): object \"Dividend_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149654 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Divisor_cs MIPS_System.vhd(169) " "Verilog HDL or VHDL warning at MIPS_System.vhd(169): object \"Divisor_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149654 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Quotient_cs MIPS_System.vhd(170) " "Verilog HDL or VHDL warning at MIPS_System.vhd(170): object \"Quotient_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149655 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Residue_cs MIPS_System.vhd(171) " "Verilog HDL or VHDL warning at MIPS_System.vhd(171): object \"Residue_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149655 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IE_cs MIPS_System.vhd(172) " "Verilog HDL or VHDL warning at MIPS_System.vhd(172): object \"IE_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149655 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IFG_cs MIPS_System.vhd(173) " "Verilog HDL or VHDL warning at MIPS_System.vhd(173): object \"IFG_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149655 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Type_cs MIPS_System.vhd(174) " "Verilog HDL or VHDL warning at MIPS_System.vhd(174): object \"Type_cs\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149655 "|MIPS_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Set_BTIFG MIPS_System.vhd(189) " "Verilog HDL or VHDL warning at MIPS_System.vhd(189): object \"Set_BTIFG\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149655 "|MIPS_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:MIPS_Inst " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:MIPS_Inst\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "MIPS_Inst" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit MIPS:MIPS_Inst\|ControlUnit:Inst_ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"MIPS:MIPS_Inst\|ControlUnit:Inst_ControlUnit\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "Inst_ControlUnit" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder MIPS:MIPS_Inst\|ControlUnit:Inst_ControlUnit\|MainDecoder:Inst_MainDecoder " "Elaborating entity \"MainDecoder\" for hierarchy \"MIPS:MIPS_Inst\|ControlUnit:Inst_ControlUnit\|MainDecoder:Inst_MainDecoder\"" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" "Inst_MainDecoder" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUdecoder MIPS:MIPS_Inst\|ControlUnit:Inst_ControlUnit\|ALUdecoder:Inst_ALUdecoder " "Elaborating entity \"ALUdecoder\" for hierarchy \"MIPS:MIPS_Inst\|ControlUnit:Inst_ControlUnit\|ALUdecoder:Inst_ALUdecoder\"" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" "Inst_ALUdecoder" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ControlUnit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC MIPS:MIPS_Inst\|PC:Inst_PC " "Elaborating entity \"PC\" for hierarchy \"MIPS:MIPS_Inst\|PC:Inst_PC\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "Inst_PC" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem MIPS:MIPS_Inst\|prog_mem:prog_mem_inst " "Elaborating entity \"prog_mem\" for hierarchy \"MIPS:MIPS_Inst\|prog_mem:prog_mem_inst\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "prog_mem_inst" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr prog_mem.vhd(37) " "Verilog HDL or VHDL warning at prog_mem.vhd(37): object \"addr\" assigned a value but never read" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724415149673 "|MIPS_System|MIPS:MIPS_Inst|prog_mem:prog_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_add MIPS:MIPS_Inst\|ALU_add:ALU_add_4 " "Elaborating entity \"ALU_add\" for hierarchy \"MIPS:MIPS_Inst\|ALU_add:ALU_add_4\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "ALU_add_4" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_5bits MIPS:MIPS_Inst\|Mux_2to1_5bits:Inst_Mux_rt_o_rd " "Elaborating entity \"Mux_2to1_5bits\" for hierarchy \"MIPS:MIPS_Inst\|Mux_2to1_5bits:Inst_Mux_rt_o_rd\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "Inst_Mux_rt_o_rd" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File MIPS:MIPS_Inst\|Register_File:Inst_Register_File " "Elaborating entity \"Register_File\" for hierarchy \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "Inst_Register_File" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149675 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram Register_File.vhd(36) " "VHDL Process Statement warning at Register_File.vhd(36): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724415149676 "|MIPS_System|MIPS:MIPS_Inst|Register_File:Inst_Register_File"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram Register_File.vhd(39) " "VHDL Process Statement warning at Register_File.vhd(39): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/Register_File.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724415149676 "|MIPS_System|MIPS:MIPS_Inst|Register_File:Inst_Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPS:MIPS_Inst\|ALU:Inst_ALU " "Elaborating entity \"ALU\" for hierarchy \"MIPS:MIPS_Inst\|ALU:Inst_ALU\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "Inst_ALU" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_32b MIPS:MIPS_Inst\|ALU:Inst_ALU\|Mux_2to1_32b:mux_b_b_compl " "Elaborating entity \"Mux_2to1_32b\" for hierarchy \"MIPS:MIPS_Inst\|ALU:Inst_ALU\|Mux_2to1_32b:mux_b_b_compl\"" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" "mux_b_b_compl" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sum_res MIPS:MIPS_Inst\|ALU:Inst_ALU\|alu_sum_res:Inst_alu_sum_res " "Elaborating entity \"alu_sum_res\" for hierarchy \"MIPS:MIPS_Inst\|ALU:Inst_ALU\|alu_sum_res:Inst_alu_sum_res\"" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" "Inst_alu_sum_res" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend MIPS:MIPS_Inst\|ALU:Inst_ALU\|zero_extend:Inst_zero_extend " "Elaborating entity \"zero_extend\" for hierarchy \"MIPS:MIPS_Inst\|ALU:Inst_ALU\|zero_extend:Inst_zero_extend\"" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" "Inst_zero_extend" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_32b MIPS:MIPS_Inst\|ALU:Inst_ALU\|mux_4_32b:mux_rslt_alu " "Elaborating entity \"mux_4_32b\" for hierarchy \"MIPS:MIPS_Inst\|ALU:Inst_ALU\|mux_4_32b:mux_rslt_alu\"" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" "mux_rslt_alu" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/ALU.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend MIPS:MIPS_Inst\|SignExtend:Inst_SignExtend " "Elaborating entity \"SignExtend\" for hierarchy \"MIPS:MIPS_Inst\|SignExtend:Inst_SignExtend\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "Inst_SignExtend" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displacement MIPS:MIPS_Inst\|displacement:displacement_inst " "Elaborating entity \"displacement\" for hierarchy \"MIPS:MIPS_Inst\|displacement:displacement_inst\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "displacement_inst" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder addr_decoder:addr_dec_ins " "Elaborating entity \"addr_decoder\" for hierarchy \"addr_decoder:addr_dec_ins\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "addr_dec_ins" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem_ins " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem_ins\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "data_mem_ins" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDR LEDR:LEDR_ins " "Elaborating entity \"LEDR\" for hierarchy \"LEDR:LEDR_ins\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "LEDR_ins" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149688 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS LEDR.vhd(27) " "VHDL Process Statement warning at LEDR.vhd(27): signal \"CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724415149689 "|MIPS_System|LEDR:LEDR_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEX:Hex0_ins " "Elaborating entity \"HEX\" for hierarchy \"HEX:Hex0_ins\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "Hex0_ins" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS HEX.vhd(27) " "VHDL Process Statement warning at HEX.vhd(27): signal \"CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724415149689 "|MIPS_System|HEX:Hex0_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_module sw_module:sw_ins " "Elaborating entity \"sw_module\" for hierarchy \"sw_module:sw_ins\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "sw_ins" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:key1_debounced " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:key1_debounced\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "key1_debounced" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Basic_Timer Basic_Timer:BT_ins " "Elaborating entity \"Basic_Timer\" for hierarchy \"Basic_Timer:BT_ins\"" {  } { { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "BT_ins" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149693 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "BTCCR0_reg Basic_Timer.vhd(121) " "VHDL warning at Basic_Timer.vhd(121): sensitivity list already contains BTCCR0_reg" {  } { { "../project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" 121 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149696 "|MIPS_System|Basic_Timer:BT_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BTCCR1_reg Basic_Timer.vhd(129) " "VHDL Process Statement warning at Basic_Timer.vhd(129): signal \"BTCCR1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1724415149696 "|MIPS_System|Basic_Timer:BT_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWMout Basic_Timer.vhd(121) " "VHDL Process Statement warning at Basic_Timer.vhd(121): inferring latch(es) for signal or variable \"PWMout\", which holds its previous value in one or more paths through the process" {  } { { "../project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1724415149696 "|MIPS_System|Basic_Timer:BT_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMout Basic_Timer.vhd(121) " "Inferred latch for \"PWMout\" at Basic_Timer.vhd(121)" {  } { { "../project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415149698 "|MIPS_System|Basic_Timer:BT_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Divider Basic_Timer:BT_ins\|Frequency_Divider:FrqPreset_ins " "Elaborating entity \"Frequency_Divider\" for hierarchy \"Basic_Timer:BT_ins\|Frequency_Divider:FrqPreset_ins\"" {  } { { "../project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" "FrqPreset_ins" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/Basic_Timer.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415149710 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|ram_rtl_0 " "Inferred RAM node \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1724415150179 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|ram_rtl_1 " "Inferred RAM node \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|ram_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1724415150179 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS:MIPS_Inst\|prog_mem:prog_mem_inst\|mem " "RAM logic \"MIPS:MIPS_Inst\|prog_mem:prog_mem_inst\|mem\" is uninferred due to asynchronous read logic" {  } { { "../project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" "mem" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/imports/mips-master/prog_mem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1724415150180 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1724415150180 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sw_module:sw_ins\|sw_out\[0\] " "Converted tri-state buffer \"sw_module:sw_ins\|sw_out\[0\]\" feeding internal logic into a wire" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724415150245 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sw_module:sw_ins\|sw_out\[1\] " "Converted tri-state buffer \"sw_module:sw_ins\|sw_out\[1\]\" feeding internal logic into a wire" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724415150245 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sw_module:sw_ins\|sw_out\[2\] " "Converted tri-state buffer \"sw_module:sw_ins\|sw_out\[2\]\" feeding internal logic into a wire" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724415150245 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sw_module:sw_ins\|sw_out\[3\] " "Converted tri-state buffer \"sw_module:sw_ins\|sw_out\[3\]\" feeding internal logic into a wire" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724415150245 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sw_module:sw_ins\|sw_out\[4\] " "Converted tri-state buffer \"sw_module:sw_ins\|sw_out\[4\]\" feeding internal logic into a wire" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724415150245 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sw_module:sw_ins\|sw_out\[5\] " "Converted tri-state buffer \"sw_module:sw_ins\|sw_out\[5\]\" feeding internal logic into a wire" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724415150245 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sw_module:sw_ins\|sw_out\[6\] " "Converted tri-state buffer \"sw_module:sw_ins\|sw_out\[6\]\" feeding internal logic into a wire" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724415150245 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sw_module:sw_ins\|sw_out\[7\] " "Converted tri-state buffer \"sw_module:sw_ins\|sw_out\[7\]\" feeding internal logic into a wire" {  } { { "../project_1/project_1.srcs/sources_1/new/sw_module.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/sw_module.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724415150245 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1724415150245 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:data_mem_ins\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:data_mem_ins\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ewfaew.ram0_data_memory_8ae84398.hdl.mif " "Parameter INIT_FILE set to db/ewfaew.ram0_data_memory_8ae84398.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724415150478 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1724415150478 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724415150478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem_ins\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"data_memory:data_mem_ins\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415150547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem_ins\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"data_memory:data_mem_ins\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ewfaew.ram0_data_memory_8ae84398.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ewfaew.ram0_data_memory_8ae84398.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150547 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724415150547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5v1 " "Found entity 1: altsyncram_q5v1" {  } { { "db/altsyncram_q5v1.tdf" "" { Text "/home/jam/Downloads/MIPScpu/Q2/db/altsyncram_q5v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415150588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415150588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415150594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724415150594 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724415150594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ji1 " "Found entity 1: altsyncram_6ji1" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/jam/Downloads/MIPScpu/Q2/db/altsyncram_6ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724415150637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415150637 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LEDR:LEDR_ins\|LEDs\[0\] " "Node \"LEDR:LEDR_ins\|LEDs\[0\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDR:LEDR_ins\|LEDs\[1\] " "Node \"LEDR:LEDR_ins\|LEDs\[1\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDR:LEDR_ins\|LEDs\[2\] " "Node \"LEDR:LEDR_ins\|LEDs\[2\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDR:LEDR_ins\|LEDs\[3\] " "Node \"LEDR:LEDR_ins\|LEDs\[3\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDR:LEDR_ins\|LEDs\[4\] " "Node \"LEDR:LEDR_ins\|LEDs\[4\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDR:LEDR_ins\|LEDs\[5\] " "Node \"LEDR:LEDR_ins\|LEDs\[5\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDR:LEDR_ins\|LEDs\[6\] " "Node \"LEDR:LEDR_ins\|LEDs\[6\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDR:LEDR_ins\|LEDs\[7\] " "Node \"LEDR:LEDR_ins\|LEDs\[7\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/LEDR.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/LEDR.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex0_ins\|HEXout\[0\] " "Node \"HEX:Hex0_ins\|HEXout\[0\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex0_ins\|HEXout\[1\] " "Node \"HEX:Hex0_ins\|HEXout\[1\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex0_ins\|HEXout\[2\] " "Node \"HEX:Hex0_ins\|HEXout\[2\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex0_ins\|HEXout\[3\] " "Node \"HEX:Hex0_ins\|HEXout\[3\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex0_ins\|HEXout\[4\] " "Node \"HEX:Hex0_ins\|HEXout\[4\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex0_ins\|HEXout\[5\] " "Node \"HEX:Hex0_ins\|HEXout\[5\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex0_ins\|HEXout\[6\] " "Node \"HEX:Hex0_ins\|HEXout\[6\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex0_ins\|HEXout\[7\] " "Node \"HEX:Hex0_ins\|HEXout\[7\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex1_ins\|HEXout\[0\] " "Node \"HEX:Hex1_ins\|HEXout\[0\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex1_ins\|HEXout\[1\] " "Node \"HEX:Hex1_ins\|HEXout\[1\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex1_ins\|HEXout\[2\] " "Node \"HEX:Hex1_ins\|HEXout\[2\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex1_ins\|HEXout\[3\] " "Node \"HEX:Hex1_ins\|HEXout\[3\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex1_ins\|HEXout\[4\] " "Node \"HEX:Hex1_ins\|HEXout\[4\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex1_ins\|HEXout\[5\] " "Node \"HEX:Hex1_ins\|HEXout\[5\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex1_ins\|HEXout\[6\] " "Node \"HEX:Hex1_ins\|HEXout\[6\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex1_ins\|HEXout\[7\] " "Node \"HEX:Hex1_ins\|HEXout\[7\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex2_ins\|HEXout\[0\] " "Node \"HEX:Hex2_ins\|HEXout\[0\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex2_ins\|HEXout\[1\] " "Node \"HEX:Hex2_ins\|HEXout\[1\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex2_ins\|HEXout\[2\] " "Node \"HEX:Hex2_ins\|HEXout\[2\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex2_ins\|HEXout\[3\] " "Node \"HEX:Hex2_ins\|HEXout\[3\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex2_ins\|HEXout\[4\] " "Node \"HEX:Hex2_ins\|HEXout\[4\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex2_ins\|HEXout\[5\] " "Node \"HEX:Hex2_ins\|HEXout\[5\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex2_ins\|HEXout\[6\] " "Node \"HEX:Hex2_ins\|HEXout\[6\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex2_ins\|HEXout\[7\] " "Node \"HEX:Hex2_ins\|HEXout\[7\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex3_ins\|HEXout\[0\] " "Node \"HEX:Hex3_ins\|HEXout\[0\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex3_ins\|HEXout\[1\] " "Node \"HEX:Hex3_ins\|HEXout\[1\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex3_ins\|HEXout\[2\] " "Node \"HEX:Hex3_ins\|HEXout\[2\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex3_ins\|HEXout\[3\] " "Node \"HEX:Hex3_ins\|HEXout\[3\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex3_ins\|HEXout\[4\] " "Node \"HEX:Hex3_ins\|HEXout\[4\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex3_ins\|HEXout\[5\] " "Node \"HEX:Hex3_ins\|HEXout\[5\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex3_ins\|HEXout\[6\] " "Node \"HEX:Hex3_ins\|HEXout\[6\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex3_ins\|HEXout\[7\] " "Node \"HEX:Hex3_ins\|HEXout\[7\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex4_ins\|HEXout\[0\] " "Node \"HEX:Hex4_ins\|HEXout\[0\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex4_ins\|HEXout\[1\] " "Node \"HEX:Hex4_ins\|HEXout\[1\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex4_ins\|HEXout\[2\] " "Node \"HEX:Hex4_ins\|HEXout\[2\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex4_ins\|HEXout\[3\] " "Node \"HEX:Hex4_ins\|HEXout\[3\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex4_ins\|HEXout\[4\] " "Node \"HEX:Hex4_ins\|HEXout\[4\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex4_ins\|HEXout\[5\] " "Node \"HEX:Hex4_ins\|HEXout\[5\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex4_ins\|HEXout\[6\] " "Node \"HEX:Hex4_ins\|HEXout\[6\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex4_ins\|HEXout\[7\] " "Node \"HEX:Hex4_ins\|HEXout\[7\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex5_ins\|HEXout\[0\] " "Node \"HEX:Hex5_ins\|HEXout\[0\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex5_ins\|HEXout\[1\] " "Node \"HEX:Hex5_ins\|HEXout\[1\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex5_ins\|HEXout\[2\] " "Node \"HEX:Hex5_ins\|HEXout\[2\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex5_ins\|HEXout\[3\] " "Node \"HEX:Hex5_ins\|HEXout\[3\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex5_ins\|HEXout\[4\] " "Node \"HEX:Hex5_ins\|HEXout\[4\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex5_ins\|HEXout\[5\] " "Node \"HEX:Hex5_ins\|HEXout\[5\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex5_ins\|HEXout\[6\] " "Node \"HEX:Hex5_ins\|HEXout\[6\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HEX:Hex5_ins\|HEXout\[7\] " "Node \"HEX:Hex5_ins\|HEXout\[7\]\"" {  } { { "../project_1/project_1.srcs/sources_1/new/HEX.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/HEX.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724415151127 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1724415151127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724415151249 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724415151828 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|altsyncram:ram_rtl_1\|altsyncram_6ji1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|altsyncram:ram_rtl_1\|altsyncram_6ji1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/jam/Downloads/MIPScpu/Q2/db/altsyncram_6ji1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/jam/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 211 0 0 } } { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415151832 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|altsyncram:ram_rtl_0\|altsyncram_6ji1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"MIPS:MIPS_Inst\|Register_File:Inst_Register_File\|altsyncram:ram_rtl_0\|altsyncram_6ji1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/jam/Downloads/MIPScpu/Q2/db/altsyncram_6ji1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/jam/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../project_1/project_1.srcs/sources_1/new/MIPS.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS.vhd" 211 0 0 } } { "../project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" "" { Text "/home/jam/Downloads/MIPScpu/project_1/project_1.srcs/sources_1/new/MIPS_System.vhd" 196 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415151833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724415152024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724415152024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "728 " "Implemented 728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724415152101 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724415152101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "562 " "Implemented 562 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724415152101 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724415152101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724415152101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724415152114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 17:12:32 2024 " "Processing ended: Fri Aug 23 17:12:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724415152114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724415152114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724415152114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724415152114 ""}
