// Seed: 302779428
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  parameter id_3 = -1;
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd45,
    parameter id_5 = 32'd74
) (
    input  wire  _id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  wand  _id_5,
    output tri1  id_6,
    output wand  id_7,
    output wire  id_8
);
  wire id_10;
  assign id_10 = 1;
  logic [1  ==?  id_5  #  (  .  id_0  (  1  )  ) : 1] id_11;
  wire id_12;
  assign id_6 = id_3;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
