********************************************************************
                            Global Usage Report
********************************************************************
  
Product: Designer
Release: v11.9 SP6
Version: 11.9.6.7
Date: Mon Sep 02 20:19:10 2024
Design Name: Toplevel  Family: ProASIC3  Die: A3P250  Package: 100 VQFP
Design State: Post-Layout

The following nets have been routed to a chip global resource:

    Fanout            Name
    ----------------------
    1628              Net   : CLKINT_0_Y_0
                      Driver: CLKINT_0/U_GL
    1250              Net   : CLKINT_1_Y
                      Driver: CLKINT_1/U_GL
    55                Net   : CLKINT_2_Y
                      Driver: CLKINT_2/U_GL
    107               Net   : ClockDivs_0_clk_800kHz
                      Driver: ClockDivs_0/clk_800kHz_RNIT3EB/U_GL
    83                Net   : Data_Saving_0/Packet_Saver_0/packet_select[9]
                      Driver: Data_Saving_0/Packet_Saver_0/packet_select_RNIRAS8[9]/U_GL
    105               Net   : GS_Readout_0/subState[0]
                      Driver: GS_Readout_0/subState_RNITID3[0]/U_GL




