package utils.fu

import chisel3._
import chisel3.util._
import utils._
import utils.fu.{C22, C32, C53}

/** `MulDivCtrl` æ˜¯ä¸€ä¸ªæ§åˆ¶ä¿¡æ¯æ‰“åŒ…ç»“æ„ï¼Œé€šå¸¸ç”¨äºä¹˜é™¤æ³•æ¨¡å—çš„é…ç½®ä¿¡å·ã€‚
  *   - `sign`ï¼šè¡¨ç¤ºå½“å‰ä¹˜æ³•æ˜¯å¦ä¸ºæœ‰ç¬¦å·è¿ç®—ã€‚
  *   - `isW`ï¼šæ ‡è®°æ“ä½œæ˜¯å¦ä¸º Word ç±»å‹ï¼ˆå³ 32-bit è€Œéå…¨å®½ 64-bitï¼‰ã€‚
  *   - `isHi`ï¼šæ˜¯å¦è¿”å›ç»“æœçš„é«˜ä½éƒ¨åˆ†ï¼ˆä¾‹å¦‚ï¼Œåœ¨ hi/lo åˆ†ç¦»çš„ä¹˜æ³•ä¸­è¿”å› hi éƒ¨åˆ†ï¼‰ã€‚
  */
class MulDivCtrl extends Bundle {
  val sign = Bool()
  val isW = Bool()
  val isHi = Bool() // return hi bits of result ?
}

/** `ArrayMulDataModule` å®ç°äº†ä¸€ä¸ªåŸºäº Booth ç¼–ç ä¸ CSA å‹ç¼©æ ‘çš„ä¹˜æ³•å™¨æ ¸å¿ƒé€»è¾‘æ¨¡å—ã€‚
  *
  * æ¨¡å—æ”¯æŒéƒ¨åˆ†ç§¯ç”Ÿæˆã€å‹ç¼©ã€æœ€ç»ˆæ±‚å’Œæ“ä½œã€‚å…¶è®¾è®¡é‡ç‚¹åŒ…æ‹¬ï¼š
  *   - ä½¿ç”¨ Booth ç¼–ç ï¼ˆ2-bit æ¯æ¬¡æ‰«æï¼Œå½¢æˆ 3-bit çª—å£ï¼‰ç”Ÿæˆéƒ¨åˆ†ç§¯ã€‚
  *   - ä½¿ç”¨ Carry-Save Adderï¼ˆCSAï¼‰æ ‘è¿›è¡Œå¤šä½å‹ç¼©ï¼Œé™ä½åŠ æ³•å±‚æ•°ã€‚
  *   - ä½¿ç”¨å¯é…ç½®çš„æ—¶åºå¯„å­˜å™¨ï¼ˆregEnablesï¼‰æ§åˆ¶æµæ°´çº§å¯„å­˜é€»è¾‘ã€‚
  *
  * @param len
  *   æ“ä½œæ•°ä½å®½
  *
  * @example
  *   {{{
  *       package example
  *
  *       import chisel3._
  *       import chisel3.util._
  *       import utils.fu.ArrayMulDataModule
  *
  *       class MulUnit(len: Int) extends Module {
  *         val io = IO(new Bundle {
  *           val a      = Input(UInt(len.W))
  *           val b      = Input(UInt(len.W))
  *           val valid  = Input(Bool())              // å•Ÿå‹•ä¿¡è™Ÿ
  *           val result = Output(UInt((2 * len).W))  // ä¹˜æ³•çµæœ
  *           val outValid = Output(Bool())           // çµæœæ˜¯å¦æœ‰æ•ˆ
  *         })
  *
  *         // --- internal pipeline control ---
  *         val pipeS0 = RegInit(false.B)
  *         val pipeS1 = RegInit(false.B)
  *         val pipeS2 = RegInit(false.B) // æœ€å¾Œè¼¸å‡ºæº–å‚™å¥½
  *
  *         // pipeline push: å•Ÿå‹•æ™‚é€²å…¥ pipeline
  *         when (io.valid) {
  *           pipeS0 := true.B
  *         }.elsewhen(pipeS0) {
  *           pipeS0 := false.B
  *         }
  *
  *         when (pipeS0) {
  *           pipeS1 := true.B
  *         }.elsewhen(pipeS1) {
  *           pipeS1 := false.B
  *         }
  *
  *         when (pipeS1) {
  *           pipeS2 := true.B
  *         }.elsewhen(pipeS2) {
  *           pipeS2 := false.B
  *         }
  *
  *         // instantiate multiplier core
  *         val mulCore = Module(new ArrayMulDataModule(len))
  *         mulCore.io.a := io.a
  *         mulCore.io.b := io.b
  *
  *         // é©…å‹•å…§éƒ¨ pipeline ä½¿èƒ½ï¼ˆé€™è£¡ä½ å®Œå…¨æŒæ§ï¼‰
  *         mulCore.io.regEnables(0) := pipeS0
  *         mulCore.io.regEnables(1) := pipeS1
  *
  *         // æ¥å‡ºçµæœ
  *         io.result := mulCore.io.result
  *         io.outValid := pipeS2
  *       }
  *
  *   }}}
  *
  * ---
  *
  * # æ¨¡å¡Šè©³è§£
  *
  * é€™å€‹æ¨¡å¡Šçš„ pipeline åˆ†ç‚ºå…©å€‹è¨»å†Šä½¿èƒ½éšæ®µï¼š
  *   - RegEnable(0)ï¼šå°ä¹˜æ³•éƒ¨åˆ†ç©çš„æ¯ä¸€åˆ— column åšæš«å­˜ï¼Œæº–å‚™é€å…¥éƒ¨åˆ†ç©å£“ç¸®ï¼ˆCSA treeï¼‰ã€‚
  *   - RegEnable(1)ï¼šåœ¨ç¬¬ä¸€å±¤ CSA å£“ç¸®ä¹‹å¾Œå†è¨»å†Šä¸€è¼ªï¼Œæå‡ timingã€‚
  *
  * æœ€å¾Œæ˜¯åŠ æ³•å™¨è¼¸å‡ºéƒ¨åˆ†ï¼ˆsum + carryï¼‰ï¼Œé€™éƒ¨åˆ†é›–æ²’ pipelineï¼Œä½†æ˜¯æœ€å¾Œä¸€å€‹è¨ˆç®—é»ã€‚
  *
  * ## â± Pipeline Latencyï¼ˆç´šæ•¸ï¼‰
  *
  * ç›®å‰è¨­è¨ˆæœ‰ï¼š
  * | Stage | æè¿°                      | æ˜¯å¦å¯„å­˜å™¨ | èªªæ˜                         |
  * |:------|:------------------------|:------|:---------------------------|
  * | S0    | Booth è§£ç¢¼ + éƒ¨åˆ†ç©ç”Ÿæˆ        | âœ…     | RegEnable(columns)         |
  * | S1    | ç¬¬ä¸€è¼ª CSA å£“ç¸®              | âœ…     | RegEnable(columns_next)    |
  * | S2    | ç¬¬äºŒ\~Nè¼ª CSA å£“ç¸®           | âŒ     | recursive addAll()ï¼Œç›®å‰æ²’æœ‰å¯„å­˜å™¨ |
  * | S3    | çµ‚ç«¯ CPAï¼ˆsum + carryï¼‰åˆä½µåŠ æ³• | âŒ     | æ²’æœ‰ pipeline                |
  *
  * æ‰€ä»¥ latency = 2 ç´š pipelineï¼Œä½†å¯¦éš›æœ‰ 4 ç´šé‚è¼¯ã€‚
  *
  * ## ğŸ”§ Timing è·¯å¾‘åˆ†æ
  *
  * ### è·¯å¾‘ä¸€ï¼šå¾è¼¸å…¥åˆ°éƒ¨åˆ†ç©ç”Ÿæˆï¼ˆS0ï¼‰
  *
  *   - è·¯å¾‘ï¼šio.a, io.b â†’ Booth è§£ç¢¼ â†’ MuxLookup â†’ SignExt/Shift â†’ Cat â†’ å¡«å…¥ columns
  *   - é—œéµçµ„ä»¶ï¼š
  *     - Booth ç·¨ç¢¼å™¨ï¼ˆ3-bit slice éæ­·ï¼‰
  *     - MuxLookupï¼šå¤§ Muxï¼Œæ ¹æ“š Booth çµæœé¸æ“‡ b, -b, b<<1, -b<<1
  *     - Cat æ“ä½œæ‹¼æ¥
  *   - Tg ä¼°è¨ˆï¼šMux(4:1), åŠ ä¸Š shiftï¼Œç´„ç‚º 1.52 å€‹ Tg
  *
  * ### è·¯å¾‘äºŒï¼šCSA Tree ä¸€å±¤ï¼ˆS1ï¼‰
  *
  *   - è·¯å¾‘ï¼šå¾ columns â†’ æ¯åˆ— addOneColumn â†’ CSA2_2 / CSA3_2 / CSA5_3 æ¨¡å¡Š
  *   - é—œéµçµ„ä»¶ï¼š
  *     - C22: XOR + AND
  *     - C32: å…©ç´š XOR, OR, AND
  *     - C53: å…©å±¤ CSA3_2 ç›¸é€£
  *   - Tg ä¼°è¨ˆï¼š
  *     - CSA2_2: 1 Tgï¼ˆXOR+ANDï¼‰
  *     - CSA3_2: 2\~2.5 Tgï¼ˆXOR2 + ORï¼‰
  *     - CSA5_3: â‰ˆ 4\~5 Tgï¼ˆå…©å±¤ CSA3_2ï¼Œç®—ä¸Š data regï¼‰
  *
  * ### è·¯å¾‘ä¸‰ï¼šæœ«ç«¯åˆä½µï¼ˆS3ï¼‰
  *
  *   - è·¯å¾‘ï¼šsum + carry
  *   - é—œéµçµ„ä»¶ï¼š
  *     - å¯¬ä½å…ƒåŠ æ³•å™¨ï¼ˆæœ€å¤š 2Ã—len bitsï¼‰
  *   - Tg ä¼°è¨ˆï¼š
  *     - å¦‚æœç”¨ Ripple Carry Adderï¼ˆå‡è¨­ï¼‰ï¼Œæœ€å¤§ç‚º len å€‹ Tg
  *     - å¯¦å‹™æ‡‰ç”¨æœƒç”¨ Carry-Lookahead æˆ–å‰ç¶´çµæ§‹ï¼ŒåŠ é€Ÿè‡³ log2(len)
  *     - ä¾‹å¦‚ len = 64ï¼Œå‰‡ â‰ˆ 6 Tgï¼ˆprefixï¼‰
  *
  * ## ğŸ“Š æ¯ç´šæœ€å¤§ Tg é ä¼°ï¼ˆå‡è¨­ len=64ï¼‰
  *
  * ç¸½ä¼°è¨ˆ delayï¼ˆä¸ pipeline æƒ…æ³ä¸‹ï¼‰ï¼š17\~19 Tg è€Œå¯¦éš› pipeline åˆ‡åˆ°å…©ç´šï¼Œå› æ­¤ï¼š
  *   - S0+S1 â‰ˆ 6\~7 Tgï¼ˆå‰å…©ç´šï¼‰
  *   - S2+S3 â‰ˆ 10\~12 Tgï¼ˆä½ å¯èƒ½æœƒ timing failï¼‰
  */
class ArrayMulDataModule(len: Int) extends Module {
  val io = IO(new Bundle() {

    /** ä¹˜æ³•å™¨ä¸¤ä¸ªè¾“å…¥ç«¯ a, b */
    val a, b = Input(UInt(len.W))

    /** ä¸¤çº§å¯„å­˜å™¨ä½¿èƒ½ä¿¡å·ã€‚regEnables(0) æ§åˆ¶éƒ¨åˆ†ç§¯å¯„å­˜ï¼›regEnables(1) æ§åˆ¶ä¸­é—´å±‚è¾“å‡ºå¯„å­˜ã€‚ */
    val regEnables = Input(Vec(2, Bool()))

    /** æœ€ç»ˆè¾“å‡ºä¹˜æ³•ç»“æœï¼Œä½å®½ä¸º 2*len */
    val result = Output(UInt((2 * len).W))
  })
  val (a, b) = (io.a, io.b)

  // --- Step 1: ç”Ÿæˆ Booth ç¼–ç ä¸‹çš„è¢«ä¹˜æ•°å˜æ¢å½¢å¼ ---
  val b_sext, bx2, neg_b, neg_bx2 = Wire(UInt((len + 1).W))
  b_sext := SignExt(b, len + 1) // è¢«ä¹˜æ•°ç¬¦å·æ‰©å±•
  bx2 := b_sext << 1 // è¢«ä¹˜æ•°å·¦ç§»ä¸€ä½ï¼ˆä¹˜2ï¼‰
  neg_b := (~b_sext).asUInt // è¢«ä¹˜æ•°æŒ‰ä½å–åï¼ˆå‡†å¤‡ç”¨äºè´Ÿå€¼ï¼‰
  neg_bx2 := neg_b << 1 // å·¦ç§»ä»¥å¾—åˆ° -2bï¼ˆè´Ÿå€¼ä¹˜2ï¼‰

  /** `columns`ï¼šç”¨äºå­˜å‚¨ä¸åŒæƒé‡ä¸‹çš„æ‰€æœ‰éƒ¨åˆ†ç§¯ä½ï¼ŒæŒ‰ä½åˆ†å¸ƒ */
  val columns: Array[Seq[Bool]] = Array.fill(2 * len)(Seq())

  // ç”¨äºç¼–ç è¡¥å¿çš„ä¸Šä¸€æ¬¡ Booth çª—å£å€¼
  var last_x = WireInit(0.U(3.W))

  // --- Step 2: åŸºäº Booth ç¼–ç ç”Ÿæˆéƒ¨åˆ†ç§¯ï¼Œå¹¶å¡«å……è‡³ columns ---
  for (i <- Range(0, len, 2)) {
    // Booth çª—å£ï¼šæ¯ä¸¤ä¸ª bit å‘å‰æ‰©å±• 1 ä½å½¢æˆ 3-bit ç¼–ç 
    val x =
      if (i == 0) Cat(a(1, 0), 0.U(1.W))
      else if (i + 1 == len) SignExt(a(i, i - 1), 3)
      else a(i + 1, i - 1)

    // ç”Ÿæˆéƒ¨åˆ†ç§¯ï¼šä¾æ® Booth ç¼–ç  x å–ä¸åŒç‰ˆæœ¬çš„è¢«ä¹˜æ•°
    val pp_temp = MuxLookup(x, 0.U)(
      Seq(
        1.U -> b_sext,
        2.U -> b_sext,
        3.U -> bx2,
        4.U -> neg_bx2,
        5.U -> neg_b,
        6.U -> neg_b
      )
    )
    val s = pp_temp(len) // è·å–ç¬¦å·ä½
    val t = MuxLookup(last_x, 0.U(2.W))( // ä¸Šä¸€ä¸ª Booth ç¼–ç å¯¹åº”çš„è¡¥å¿ä½
      Seq(
        4.U -> 2.U(2.W),
        5.U -> 1.U(2.W),
        6.U -> 1.U(2.W)
      )
    )
    last_x = x // æ›´æ–° last_xï¼Œä¾›ä¸‹ä¸€æ¬¡è¿­ä»£ä½¿ç”¨
    /** æ„é€ å¸¦æƒéƒ¨åˆ†ç§¯ pp ä¸å…¶èµ·å§‹æƒé‡ */
    val (pp, weight) = i match {
      case 0 =>
        (Cat(~s, s, s, pp_temp), 0)
      case n if (n == len - 1) || (n == len - 2) =>
        (Cat(~s, pp_temp, t), i - 2)
      case _ =>
        (Cat(1.U(1.W), ~s, pp_temp, t), i - 2)
    }
    // å°†éƒ¨åˆ†ç§¯çš„æ¯ä¸ªä½åŠ å…¥åˆ°å¯¹åº”æƒé‡åˆ—ä¸­
    for (j <- columns.indices) {
      if (j >= weight && j < (weight + pp.getWidth)) {
        columns(j) = columns(j) :+ pp(j - weight)
      }
    }
  }

  /** `addOneColumn`ï¼šå¯¹æŸä¸€åˆ—ä¸­çš„ bits å’Œä¼ å…¥çš„ cin è¿›è¡Œå‹ç¼©ã€‚
    *
    * è¿”å›ä¸‰éƒ¨åˆ†ç»“æœï¼š
    *   - sumï¼šå‹ç¼©ç»“æœ
    *   - cout1 / cout2ï¼šä¸¤ä¸ªçº§åˆ«çš„è¿›ä½è¾“å‡ºï¼ˆç”¨äºä¸‹ä¸€åˆ—åˆå¹¶ï¼‰
    */
  def addOneColumn(
      col: Seq[Bool],
      cin: Seq[Bool]
  ): (Seq[Bool], Seq[Bool], Seq[Bool]) = {
    // é€»è¾‘åˆ†æ”¯æ ¹æ®è¾“å…¥ bit æ•°é‡å†³å®šä½¿ç”¨çš„å‹ç¼©å™¨ç±»å‹
    var sum = Seq[Bool]()
    var cout1 = Seq[Bool]()
    var cout2 = Seq[Bool]()
    col.size match {
      case 1 => // do nothing
        sum = col ++ cin
      case 2 =>
        val c22 = Module(new C22)
        c22.io.in := col
        sum = c22.io.out(0).asBool +: cin
        cout2 = Seq(c22.io.out(1).asBool)
      case 3 =>
        val c32 = Module(new C32)
        c32.io.in := col
        sum = c32.io.out(0).asBool +: cin
        cout2 = Seq(c32.io.out(1).asBool)
      case 4 =>
        val c53 = Module(new C53)
        for ((x, y) <- c53.io.in.take(4) zip col) {
          x := y
        }
        c53.io.in.last := (if (cin.nonEmpty) cin.head else 0.U)
        sum =
          Seq(c53.io.out(0).asBool) ++ (if (cin.nonEmpty) cin.drop(1) else Nil)
        cout1 = Seq(c53.io.out(1).asBool)
        cout2 = Seq(c53.io.out(2).asBool)
      case n =>
        val cin_1 = if (cin.nonEmpty) Seq(cin.head) else Nil
        val cin_2 = if (cin.nonEmpty) cin.drop(1) else Nil
        val (s_1, c_1_1, c_1_2) = addOneColumn(col take 4, cin_1)
        val (s_2, c_2_1, c_2_2) = addOneColumn(col drop 4, cin_2)
        sum = s_1 ++ s_2
        cout1 = c_1_1 ++ c_2_1
        cout2 = c_1_2 ++ c_2_2
    }
    (sum, cout1, cout2)
  }

  /** `max`ï¼šè·å–è¾“å…¥é›†åˆä¸­çš„æœ€å¤§å€¼ */
  def max(in: Iterable[Int]): Int = in.reduce((a, b) => if (a > b) a else b)

  /** `addAll`ï¼šé€’å½’å¼å‹ç¼©æ‰€æœ‰åˆ—ï¼Œç›´åˆ°æ¯åˆ—æœ€å¤šä¸¤ä¸ª bitã€‚
    *
    * æ¯å±‚å‹ç¼©ç»“æŸåå¯é€‰åŠ å¯„å­˜å™¨ï¼ˆæŒ‰éœ€æ’å…¥ pipeline å¯„å­˜ï¼‰ï¼Œæ·±åº¦ 4 å±‚ååœæ­¢ã€‚
    *
    * è¿”å› sum ä¸ carryï¼Œæœ€ç»ˆç»“æœä¸º sum + carryã€‚
    */
  def addAll(cols: Seq[Seq[Bool]], depth: Int): (UInt, UInt) = {
    if (max(cols.map(_.size)) <= 2) {
      val sum = Cat(cols.map(_(0)).reverse)
      var k = 0
      while (cols(k).size == 1) k = k + 1
      val carry = Cat(cols.drop(k).map(_(1)).reverse)
      (sum, Cat(carry, 0.U(k.W)))
    } else {
      val columns_next = Array.fill(2 * len)(Seq[Bool]())
      var cout1, cout2 = Seq[Bool]()
      for (i <- cols.indices) {
        val (s, c1, c2) = addOneColumn(cols(i), cout1)
        columns_next(i) = s ++ cout2
        cout1 = c1
        cout2 = c2
      }

      val needReg = depth == 4
      val toNextLayer =
        if (needReg)
          columns_next.map(_.map(x => RegEnable(x, io.regEnables(1))))
        else
          columns_next

      addAll(toNextLayer.toSeq, depth + 1)
    }
  }

  /** åˆå§‹éƒ¨åˆ†ç§¯å¯„å­˜ï¼ˆç¬¬ä¸€ä¸ª pipeline å±‚ï¼‰ */
  val columns_reg =
    columns.map(col => col.map(b => RegEnable(b, io.regEnables(0))))

  /** æœ€ç»ˆå‹ç¼©æ±‚å’Œ */
  val (sum, carry) = addAll(cols = columns_reg.toSeq, depth = 0)

  /** è¾“å‡ºä¹˜æ³•ç»“æœ */
  io.result := sum + carry
}
