Analysis & Synthesis report for myelevator
Sat Jun 11 21:45:30 2022
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 11 21:45:30 2022      ;
; Quartus II 32-bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; myelevator                                 ;
; Top-level Entity Name           ; myelevator                                 ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 88                                         ;
; Total pins                      ; 41                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; myelevator         ; myelevator         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; myelevator.bdf                   ; yes             ; User Block Diagram/Schematic File        ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/myelevator.bdf      ;         ;
; doorcontrol.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/doorcontrol.bdf     ;         ;
; closeanimation.vhd               ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/closeanimation.vhd  ;         ;
; clk_gen.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/clk_gen.bdf         ;         ;
; div10_t.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/div10_t.bdf         ;         ;
; openanimation.vhd                ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/openanimation.vhd   ;         ;
; storage.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/storage.bdf         ;         ;
; outsideinput.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/outsideinput.bdf    ;         ;
; debounce_g.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/debounce_g.bdf      ;         ;
; resetfloor.vhd                   ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/resetfloor.vhd      ;         ;
; nextfloor.vhd                    ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/nextfloor.vhd       ;         ;
; transfrom5to3.vhd                ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/transfrom5to3.vhd   ;         ;
; flrctr.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/flrctr.bdf          ;         ;
; counter.vhd                      ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/counter.vhd         ;         ;
; 74138.bdf                        ; yes             ; Megafunction                             ; c:/altera/13.1/quartus/libraries/others/maxplus2/74138.bdf                                                    ;         ;
; insideinput.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/insideinput.bdf     ;         ;
; debunce_v.vhd                    ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/debunce_v.vhd       ;         ;
; counter_decoder.vhd              ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/counter_decoder.vhd ;         ;
; endecoder.vhd                    ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/endecoder.vhd       ;         ;
; doorani.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/doorani.bdf         ;         ;
; doorswitch.vhd                   ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/doorswitch.vhd      ;         ;
; outsidedisplay.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/outsidedisplay.bdf  ;         ;
; a.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/a.bdf               ;         ;
; multiplexer.vhd                  ; yes             ; Auto-Found VHDL File                     ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/multiplexer.vhd     ;         ;
; b.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/b.bdf               ;         ;
; c.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/c.bdf               ;         ;
; d.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/d.bdf               ;         ;
; e.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/e.bdf               ;         ;
; f.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/f.bdf               ;         ;
; g.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/class/Digital_System_Design_Project-main/Digital_System_Design_Project-main/myelevator/g.bdf               ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 54                                          ;
;                                             ;                                             ;
; Combinational ALUT usage for logic          ; 106                                         ;
;     -- 7 input functions                    ; 0                                           ;
;     -- 6 input functions                    ; 0                                           ;
;     -- 5 input functions                    ; 4                                           ;
;     -- 4 input functions                    ; 19                                          ;
;     -- <=3 input functions                  ; 83                                          ;
;                                             ;                                             ;
; Dedicated logic registers                   ; 88                                          ;
;                                             ;                                             ;
; I/O pins                                    ; 41                                          ;
; Total DSP Blocks                            ; 0                                           ;
; Maximum fan-out node                        ; doorAni:inst13|clk_gen:inst1|div10_t:inst|5 ;
; Maximum fan-out                             ; 10                                          ;
; Total fan-out                               ; 530                                         ;
; Average fan-out                             ; 1.92                                        ;
+---------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                     ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Library Name ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------+--------------+
; |myelevator                     ; 106 (0)           ; 88 (0)       ; 0                 ; 0          ; 41   ; 0            ; |myelevator                                                  ; work         ;
;    |doorAni:inst13|             ; 1 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorAni:inst13                                   ; work         ;
;       |clk_gen:inst1|           ; 1 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorAni:inst13|clk_gen:inst1                     ; work         ;
;          |div10_t:inst|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorAni:inst13|clk_gen:inst1|div10_t:inst        ; work         ;
;    |doorControl:inst7|          ; 33 (1)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7                                ; work         ;
;       |clk_gen:inst4|           ; 27 (0)            ; 27 (0)       ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|clk_gen:inst4                  ; work         ;
;          |div10_t:inst1|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|clk_gen:inst4|div10_t:inst1    ; work         ;
;          |div10_t:inst2|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|clk_gen:inst4|div10_t:inst2    ; work         ;
;          |div10_t:inst3|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|clk_gen:inst4|div10_t:inst3    ; work         ;
;          |div10_t:inst4|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|clk_gen:inst4|div10_t:inst4    ; work         ;
;          |div10_t:inst5|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|clk_gen:inst4|div10_t:inst5    ; work         ;
;          |div10_t:inst6|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|clk_gen:inst4|div10_t:inst6    ; work         ;
;          |div10_t:inst|         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|clk_gen:inst4|div10_t:inst     ; work         ;
;       |openAnimation:inst5|     ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|doorControl:inst7|openAnimation:inst5            ; work         ;
;    |flrCtr:inst6|               ; 30 (0)            ; 30 (0)       ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6                                     ; work         ;
;       |clk_gen:inst2|           ; 27 (0)            ; 27 (0)       ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|clk_gen:inst2                       ; work         ;
;          |div10_t:inst1|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|clk_gen:inst2|div10_t:inst1         ; work         ;
;          |div10_t:inst2|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|clk_gen:inst2|div10_t:inst2         ; work         ;
;          |div10_t:inst3|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|clk_gen:inst2|div10_t:inst3         ; work         ;
;          |div10_t:inst4|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|clk_gen:inst2|div10_t:inst4         ; work         ;
;          |div10_t:inst5|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|clk_gen:inst2|div10_t:inst5         ; work         ;
;          |div10_t:inst6|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|clk_gen:inst2|div10_t:inst6         ; work         ;
;          |div10_t:inst|         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|clk_gen:inst2|div10_t:inst          ; work         ;
;       |counter:inst|            ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|flrCtr:inst6|counter:inst                        ; work         ;
;    |insideinput:inst321|        ; 26 (1)            ; 25 (0)       ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321                              ; work         ;
;       |Debunce_v:inst4|         ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|Debunce_v:inst4              ; work         ;
;       |Debunce_v:inst6|         ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|Debunce_v:inst6              ; work         ;
;       |clk_gen:inst10|          ; 19 (0)            ; 19 (0)       ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|clk_gen:inst10               ; work         ;
;          |div10_t:inst1|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|clk_gen:inst10|div10_t:inst1 ; work         ;
;          |div10_t:inst2|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|clk_gen:inst10|div10_t:inst2 ; work         ;
;          |div10_t:inst3|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|clk_gen:inst10|div10_t:inst3 ; work         ;
;          |div10_t:inst4|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|clk_gen:inst10|div10_t:inst4 ; work         ;
;          |div10_t:inst|         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|clk_gen:inst10|div10_t:inst  ; work         ;
;       |counter_decoder:inst456| ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|insideinput:inst321|counter_decoder:inst456      ; work         ;
;    |outsidedisplay:inst8|       ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8                             ; work         ;
;       |A:inst|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8|A:inst                      ; work         ;
;       |B:inst2|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8|B:inst2                     ; work         ;
;       |C:inst3|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8|C:inst3                     ; work         ;
;       |D:inst4|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8|D:inst4                     ; work         ;
;       |E:inst5|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8|E:inst5                     ; work         ;
;       |F:inst6|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8|F:inst6                     ; work         ;
;       |G:inst7|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8|G:inst7                     ; work         ;
;       |multiplexer:inst1|       ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |myelevator|outsidedisplay:inst8|multiplexer:inst1           ; work         ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; outsidedisplay:inst8|multiplexer:inst1|f[1]        ; GND                 ; yes                    ;
; outsidedisplay:inst8|multiplexer:inst1|f[2]        ; GND                 ; yes                    ;
; outsidedisplay:inst8|multiplexer:inst1|f[0]        ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; insideinput:inst321|Debunce_v:inst4|Key_out~0          ;   ;
; insideinput:inst321|Debunce_v:inst6|Key_out~0          ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+---------------------------------------------------+----------------------------------------------------------+
; Register name                                     ; Reason for Removal                                       ;
+---------------------------------------------------+----------------------------------------------------------+
; outsideinput:inst3|inst1                          ; Lost fanout                                              ;
; outsideinput:inst3|inst8                          ; Lost fanout                                              ;
; outsideinput:inst3|inst2                          ; Lost fanout                                              ;
; outsideinput:inst3|inst3                          ; Lost fanout                                              ;
; outsideinput:inst3|inst4                          ; Lost fanout                                              ;
; outsideinput:inst3|inst5                          ; Lost fanout                                              ;
; outsideinput:inst3|inst6                          ; Lost fanout                                              ;
; outsideinput:inst3|inst7                          ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst4|2 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst4|5 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst4|3 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst4|1 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst|2  ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst|5  ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst|3  ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst|1  ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst1|2 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst1|5 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst1|3 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst1|1 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst2|2 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst2|5 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst2|3 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst2|1 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst3|2 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst3|5 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst3|3 ; Lost fanout                                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst3|1 ; Lost fanout                                              ;
; outsideinput:inst3|debounce_g:inst|1              ; Lost fanout                                              ;
; outsideinput:inst3|debounce_g:inst|2              ; Lost fanout                                              ;
; doorAni:inst13|doorswitch:inst|setClose           ; Stuck at VCC due to stuck port data_in                   ;
; doorAni:inst13|doorswitch:inst|setOpen            ; Stuck at VCC due to stuck port data_in                   ;
; doorControl:inst7|closeAnimation:inst9|op1[0]     ; Stuck at GND due to stuck port clock                     ;
; doorControl:inst7|closeAnimation:inst9|op1[1..7]  ; Stuck at VCC due to stuck port clock                     ;
; flrCtr:inst6|clk_gen:inst2|div10_t:inst|5         ; Merged with doorAni:inst13|clk_gen:inst1|div10_t:inst|5  ;
; insideinput:inst321|clk_gen:inst10|div10_t:inst|5 ; Merged with doorAni:inst13|clk_gen:inst1|div10_t:inst|5  ;
; doorControl:inst7|clk_gen:inst4|div10_t:inst|5    ; Merged with doorAni:inst13|clk_gen:inst1|div10_t:inst|5  ;
; doorControl:inst7|openAnimation:inst5|op1[1]      ; Merged with doorControl:inst7|openAnimation:inst5|op1[6] ;
; doorControl:inst7|openAnimation:inst5|op1[2]      ; Merged with doorControl:inst7|openAnimation:inst5|op1[5] ;
; doorControl:inst7|openAnimation:inst5|op1[3]      ; Merged with doorControl:inst7|openAnimation:inst5|op1[4] ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst6|2      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst6|5      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst6|3      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst6|1      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst5|2      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst5|5      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst5|3      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst5|1      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst4|2      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst4|5      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst4|3      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst4|1      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst|2       ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst|3       ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst|1       ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst1|2      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst1|5      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst1|3      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst1|1      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst2|2      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst2|5      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst2|3      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst2|1      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst3|2      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst3|5      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst3|3      ; Lost fanout                                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst3|1      ; Lost fanout                                              ;
; doorAni:inst13|doorswitch:inst|cnt[0..3]          ; Lost fanout                                              ;
; insideinput:inst321|Debunce_v:inst5|D1            ; Lost fanout                                              ;
; insideinput:inst321|Debunce_v:inst5|D0            ; Lost fanout                                              ;
; Total Number of Removed Registers = 79            ;                                                          ;
+---------------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; doorAni:inst13|doorswitch:inst|setClose           ; Stuck at VCC              ; doorControl:inst7|closeAnimation:inst9|op1[0],                                 ;
;                                                   ; due to stuck port data_in ; doorControl:inst7|closeAnimation:inst9|op1[1],                                 ;
;                                                   ;                           ; doorControl:inst7|closeAnimation:inst9|op1[2],                                 ;
;                                                   ;                           ; doorControl:inst7|closeAnimation:inst9|op1[3],                                 ;
;                                                   ;                           ; doorControl:inst7|closeAnimation:inst9|op1[4],                                 ;
;                                                   ;                           ; doorControl:inst7|closeAnimation:inst9|op1[5],                                 ;
;                                                   ;                           ; doorControl:inst7|closeAnimation:inst9|op1[6],                                 ;
;                                                   ;                           ; doorControl:inst7|closeAnimation:inst9|op1[7],                                 ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst6|2,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst6|5,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst6|3,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst6|1,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst5|2,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst5|5,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst5|3,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst5|1,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst4|2,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst4|5,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst4|3,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst4|1,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst3|2,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst3|5,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst3|3,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst3|1,                                  ;
;                                                   ;                           ; doorAni:inst13|doorswitch:inst|cnt[3], insideinput:inst321|Debunce_v:inst5|D1, ;
;                                                   ;                           ; insideinput:inst321|Debunce_v:inst5|D0                                         ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst4|2 ; Lost Fanouts              ; outsideinput:inst3|clk_gen:inst10|div10_t:inst4|5,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst4|3,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst4|1,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst3|2,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst3|5,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst3|3,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst3|1                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst|2  ; Lost Fanouts              ; outsideinput:inst3|clk_gen:inst10|div10_t:inst|5,                              ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst|3,                              ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst|1                               ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst1|2 ; Lost Fanouts              ; outsideinput:inst3|clk_gen:inst10|div10_t:inst1|5,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst1|3,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst1|1                              ;
; outsideinput:inst3|clk_gen:inst10|div10_t:inst2|2 ; Lost Fanouts              ; outsideinput:inst3|clk_gen:inst10|div10_t:inst2|5,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst2|3,                             ;
;                                                   ;                           ; outsideinput:inst3|clk_gen:inst10|div10_t:inst2|1                              ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst1|2      ; Lost Fanouts              ; doorAni:inst13|clk_gen:inst1|div10_t:inst1|5,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst1|3,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst1|1                                   ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst2|2      ; Lost Fanouts              ; doorAni:inst13|clk_gen:inst1|div10_t:inst2|5,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst2|3,                                  ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst2|1                                   ;
; outsideinput:inst3|inst1                          ; Lost Fanouts              ; outsideinput:inst3|debounce_g:inst|1, outsideinput:inst3|debounce_g:inst|2     ;
; doorAni:inst13|clk_gen:inst1|div10_t:inst|2       ; Lost Fanouts              ; doorAni:inst13|clk_gen:inst1|div10_t:inst|3,                                   ;
;                                                   ;                           ; doorAni:inst13|clk_gen:inst1|div10_t:inst|1                                    ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 88    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; flrCtr:inst6|counter:inst|count[2]           ; 9       ;
; doorControl:inst7|openAnimation:inst5|op1[7] ; 4       ;
; doorControl:inst7|openAnimation:inst5|op1[6] ; 4       ;
; doorControl:inst7|openAnimation:inst5|op1[5] ; 4       ;
; doorControl:inst7|openAnimation:inst5|op1[4] ; 4       ;
; Total number of inverted registers = 5       ;         ;
+----------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |myelevator|outsidedisplay:inst8|multiplexer:inst1|f[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Jun 11 21:45:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myelevator -c myelevator
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file myelevator.bdf
    Info (12023): Found entity 1: myelevator
Info (12127): Elaborating entity "myelevator" for the top level hierarchy
Warning (275011): Block or symbol "NOT" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst14" overlaps another block or symbol
Warning (12125): Using design file doorcontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: doorControl
Info (12128): Elaborating entity "doorControl" for hierarchy "doorControl:inst7"
Warning (12125): Using design file closeanimation.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: closeAnimation-arccloseAnimation
    Info (12023): Found entity 1: closeAnimation
Info (12128): Elaborating entity "closeAnimation" for hierarchy "doorControl:inst7|closeAnimation:inst9"
Warning (10492): VHDL Process Statement warning at closeanimation.vhd(31): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at closeanimation.vhd(34): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at closeanimation.vhd(13): inferring latch(es) for signal or variable "reset", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "reset" at closeanimation.vhd(13)
Warning (12125): Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_gen
Info (12128): Elaborating entity "clk_gen" for hierarchy "doorControl:inst7|clk_gen:inst4"
Warning (12125): Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: div10_t
Info (12128): Elaborating entity "div10_t" for hierarchy "doorControl:inst7|clk_gen:inst4|div10_t:inst3"
Warning (12125): Using design file openanimation.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: openAnimation-arcopenAnimation
    Info (12023): Found entity 1: openAnimation
Info (12128): Elaborating entity "openAnimation" for hierarchy "doorControl:inst7|openAnimation:inst5"
Warning (10492): VHDL Process Statement warning at openanimation.vhd(31): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at openanimation.vhd(34): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at openanimation.vhd(13): inferring latch(es) for signal or variable "reset", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "reset" at openanimation.vhd(13)
Warning (12125): Using design file storage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: storage
Info (12128): Elaborating entity "storage" for hierarchy "storage:inst4"
Warning (275011): Block or symbol "NOT" of instance "inst3" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst7" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst15" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst19" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst23" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst27" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst31" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst35" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst39" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst43" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst47" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst51" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst55" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst59" overlaps another block or symbol
Warning (12125): Using design file outsideinput.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: outsideinput
Info (12128): Elaborating entity "outsideinput" for hierarchy "outsideinput:inst3"
Warning (12125): Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: debounce_g
Info (12128): Elaborating entity "debounce_g" for hierarchy "outsideinput:inst3|debounce_g:inst"
Warning (12125): Using design file resetfloor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: resetFloor-arcresetFloor
    Info (12023): Found entity 1: resetFloor
Info (12128): Elaborating entity "resetFloor" for hierarchy "resetFloor:inst"
Warning (10631): VHDL Process Statement warning at resetfloor.vhd(15): inferring latch(es) for signal or variable "reset_floor", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "reset_floor[0]" at resetfloor.vhd(15)
Info (10041): Inferred latch for "reset_floor[1]" at resetfloor.vhd(15)
Info (10041): Inferred latch for "reset_floor[2]" at resetfloor.vhd(15)
Info (10041): Inferred latch for "reset_floor[3]" at resetfloor.vhd(15)
Info (10041): Inferred latch for "reset_floor[4]" at resetfloor.vhd(15)
Warning (12125): Using design file nextfloor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nextfloor-testtest
    Info (12023): Found entity 1: nextfloor
Info (12128): Elaborating entity "nextfloor" for hierarchy "nextfloor:inst5"
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(26): signal "motion" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(32): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(39): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(46): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(55): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(62): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(69): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(74): signal "motion" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(81): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(88): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(96): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(97): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at nextfloor.vhd(100): signal "next_floor_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file transfrom5to3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: transfrom5to3-arctransfrom5to3
    Info (12023): Found entity 1: transfrom5to3
Info (12128): Elaborating entity "transfrom5to3" for hierarchy "transfrom5to3:inst22"
Warning (12125): Using design file flrctr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: flrCtr
Info (12128): Elaborating entity "flrCtr" for hierarchy "flrCtr:inst6"
Warning (12125): Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: counter-count_arch
    Info (12023): Found entity 1: counter
Info (12128): Elaborating entity "counter" for hierarchy "flrCtr:inst6|counter:inst"
Info (12128): Elaborating entity "74138" for hierarchy "74138:inst1"
Info (12130): Elaborated megafunction instantiation "74138:inst1"
Warning (12125): Using design file insideinput.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: insideinput
Info (12128): Elaborating entity "insideinput" for hierarchy "insideinput:inst321"
Warning (12125): Using design file debunce_v.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Debunce_v-a
    Info (12023): Found entity 1: Debunce_v
Info (12128): Elaborating entity "Debunce_v" for hierarchy "insideinput:inst321|Debunce_v:inst5"
Warning (12125): Using design file counter_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: counter_decoder-arch
    Info (12023): Found entity 1: counter_decoder
Info (12128): Elaborating entity "counter_decoder" for hierarchy "insideinput:inst321|counter_decoder:inst456"
Warning (12125): Using design file endecoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: endecoder-a
    Info (12023): Found entity 1: endecoder
Info (12128): Elaborating entity "endecoder" for hierarchy "insideinput:inst321|endecoder:inst1"
Warning (12125): Using design file doorani.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: doorAni
Info (12128): Elaborating entity "doorAni" for hierarchy "doorAni:inst13"
Warning (12125): Using design file doorswitch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: doorswitch-arcdoorswitch
    Info (12023): Found entity 1: doorswitch
Info (12128): Elaborating entity "doorswitch" for hierarchy "doorAni:inst13|doorswitch:inst"
Warning (12125): Using design file outsidedisplay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: outsidedisplay
Info (12128): Elaborating entity "outsidedisplay" for hierarchy "outsidedisplay:inst8"
Warning (275011): Block or symbol "D" of instance "inst4" overlaps another block or symbol
Warning (275085): Found inconsistent dimensions for element "a"
Warning (275085): Found inconsistent dimensions for element "f"
Warning (275080): Converted elements in bus name "a" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "a[4]" to "a4"
    Warning (275081): Converted element name(s) from "a[3]" to "a3"
    Warning (275081): Converted element name(s) from "a[2]" to "a2"
    Warning (275081): Converted element name(s) from "a[1]" to "a1"
    Warning (275081): Converted element name(s) from "a[0]" to "a0"
    Warning (275081): Converted element name(s) from "a[4..0]" to "a4..0"
Warning (275080): Converted elements in bus name "f" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "f[0]" to "f0"
    Warning (275081): Converted element name(s) from "f[1]" to "f1"
    Warning (275081): Converted element name(s) from "f[2]" to "f2"
    Warning (275081): Converted element name(s) from "f[3]" to "f3"
    Warning (275081): Converted element name(s) from "f[3..0]" to "f3..0"
Warning (12125): Using design file a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: A
Info (12128): Elaborating entity "A" for hierarchy "outsidedisplay:inst8|A:inst"
Warning (12125): Using design file multiplexer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: multiplexer-multiplexer
    Info (12023): Found entity 1: multiplexer
Info (12128): Elaborating entity "multiplexer" for hierarchy "outsidedisplay:inst8|multiplexer:inst1"
Info (10041): Inferred latch for "f[0]" at multiplexer.vhd(11)
Info (10041): Inferred latch for "f[1]" at multiplexer.vhd(11)
Info (10041): Inferred latch for "f[2]" at multiplexer.vhd(11)
Info (10041): Inferred latch for "f[3]" at multiplexer.vhd(11)
Warning (12125): Using design file b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: B
Info (12128): Elaborating entity "B" for hierarchy "outsidedisplay:inst8|B:inst2"
Warning (12125): Using design file c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: C
Info (12128): Elaborating entity "C" for hierarchy "outsidedisplay:inst8|C:inst3"
Warning (275008): Primitive "NOT" of instance "inst" not used
Warning (12125): Using design file d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: D
Info (12128): Elaborating entity "D" for hierarchy "outsidedisplay:inst8|D:inst4"
Warning (12125): Using design file e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: E
Info (12128): Elaborating entity "E" for hierarchy "outsidedisplay:inst8|E:inst5"
Warning (275011): Block or symbol "NOT" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst15" overlaps another block or symbol
Warning (12125): Using design file f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: F
Info (12128): Elaborating entity "F" for hierarchy "outsidedisplay:inst8|F:inst6"
Warning (12125): Using design file g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: G
Info (12128): Elaborating entity "G" for hierarchy "outsidedisplay:inst8|G:inst7"
Warning (275011): Block or symbol "AND4" of instance "inst8" overlaps another block or symbol
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pin_name10" is stuck at VCC
    Warning (13410): Pin "pin_name11" is stuck at VCC
    Warning (13410): Pin "pin_name12" is stuck at VCC
    Warning (13410): Pin "pin_name13" is stuck at VCC
    Warning (13410): Pin "pin_name14" is stuck at VCC
    Warning (13410): Pin "pin_name15" is stuck at VCC
    Warning (13410): Pin "pin_name16" is stuck at VCC
    Warning (13410): Pin "LED1" is stuck at VCC
    Warning (13410): Pin "LED2" is stuck at VCC
    Warning (13410): Pin "LED3" is stuck at VCC
    Warning (13410): Pin "LED4" is stuck at VCC
    Warning (13410): Pin "LED5" is stuck at VCC
    Warning (13410): Pin "LED7" is stuck at VCC
    Warning (13410): Pin "LED8" is stuck at VCC
    Warning (13410): Pin "com" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 63 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pluse1"
    Warning (15610): No output dependent on input pin "sw1"
    Warning (15610): No output dependent on input pin "sw2"
    Warning (15610): No output dependent on input pin "sw3"
    Warning (15610): No output dependent on input pin "sw4"
    Warning (15610): No output dependent on input pin "sw5"
    Warning (15610): No output dependent on input pin "sw6"
    Warning (15610): No output dependent on input pin "sw7"
    Warning (15610): No output dependent on input pin "sw8"
    Warning (15610): No output dependent on input pin "pluse3"
Info (21057): Implemented 151 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 110 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 481 megabytes
    Info: Processing ended: Sat Jun 11 21:45:30 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


