{"sha": "8e1863eca8c8914cc5e05369dacdc5266cdca179", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGUxODYzZWNhOGM4OTE0Y2M1ZTA1MzY5ZGFjZGM1MjY2Y2RjYTE3OQ==", "commit": {"author": {"name": "Jakub Jelinek", "email": "jakub@redhat.com", "date": "2017-08-01T16:12:31Z"}, "committer": {"name": "Jakub Jelinek", "email": "jakub@gcc.gnu.org", "date": "2017-08-01T16:12:31Z"}, "message": "re PR target/80846 (auto-vectorized AVX2 horizontal sum should narrow to 128b right away, to be more efficient for Ryzen and Intel)\n\n\tPR target/80846\n\t* config/rs6000/vsx.md (vextract_fp_from_shorth,\n\tvextract_fp_from_shortl): Add element mode after mode in gen_vec_init*\n\tcalls.\n\nFrom-SVN: r250784", "tree": {"sha": "2768456226ce5912779782a5949c5a6a61a7beba", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2768456226ce5912779782a5949c5a6a61a7beba"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8e1863eca8c8914cc5e05369dacdc5266cdca179", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8e1863eca8c8914cc5e05369dacdc5266cdca179", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8e1863eca8c8914cc5e05369dacdc5266cdca179", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8e1863eca8c8914cc5e05369dacdc5266cdca179/comments", "author": {"login": "jakubjelinek", "id": 9370665, "node_id": "MDQ6VXNlcjkzNzA2NjU=", "avatar_url": "https://avatars.githubusercontent.com/u/9370665?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jakubjelinek", "html_url": "https://github.com/jakubjelinek", "followers_url": "https://api.github.com/users/jakubjelinek/followers", "following_url": "https://api.github.com/users/jakubjelinek/following{/other_user}", "gists_url": "https://api.github.com/users/jakubjelinek/gists{/gist_id}", "starred_url": "https://api.github.com/users/jakubjelinek/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jakubjelinek/subscriptions", "organizations_url": "https://api.github.com/users/jakubjelinek/orgs", "repos_url": "https://api.github.com/users/jakubjelinek/repos", "events_url": "https://api.github.com/users/jakubjelinek/events{/privacy}", "received_events_url": "https://api.github.com/users/jakubjelinek/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "74cc0b2b66126e4598c4412ccbd879caa287ca81", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74cc0b2b66126e4598c4412ccbd879caa287ca81", "html_url": "https://github.com/Rust-GCC/gccrs/commit/74cc0b2b66126e4598c4412ccbd879caa287ca81"}], "stats": {"total": 11, "additions": 9, "deletions": 2}, "files": [{"sha": "5d33a594ed25a06d2e2d7807a098be0fa744e508", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8e1863eca8c8914cc5e05369dacdc5266cdca179/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8e1863eca8c8914cc5e05369dacdc5266cdca179/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8e1863eca8c8914cc5e05369dacdc5266cdca179", "patch": "@@ -1,3 +1,10 @@\n+2017-08-01  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/80846\n+\t* config/rs6000/vsx.md (vextract_fp_from_shorth,\n+\tvextract_fp_from_shortl): Add element mode after mode in gen_vec_init*\n+\tcalls.\n+\n 2017-08-01  Jerome Lambourg  <lambourg@adacore.com>\n             Doug Rupp  <rupp@adacore.com>\n             Olivier Hainque  <hainque@adacore.com>"}, {"sha": "c2c1e9250805efb79d1e3c7c8749b3aff1952c90", "filename": "gcc/config/rs6000/vsx.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8e1863eca8c8914cc5e05369dacdc5266cdca179/gcc%2Fconfig%2Frs6000%2Fvsx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8e1863eca8c8914cc5e05369dacdc5266cdca179/gcc%2Fconfig%2Frs6000%2Fvsx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fvsx.md?ref=8e1863eca8c8914cc5e05369dacdc5266cdca179", "patch": "@@ -4523,7 +4523,7 @@\n      inputs in half words 1,3,5,7 (IBM numbering).  Use xxperm to move\n      src half words 0,1,2,3 for the conversion instruction.  */\n   v = gen_rtvec_v (16, rvals);\n-  emit_insn (gen_vec_initv16qi (mask, gen_rtx_PARALLEL (V16QImode, v)));\n+  emit_insn (gen_vec_initv16qiqi (mask, gen_rtx_PARALLEL (V16QImode, v)));\n   emit_insn (gen_altivec_vperm_v8hiv16qi (tmp, operands[1],\n \t\t\t\t\t  operands[1], mask));\n   emit_insn (gen_vsx_xvcvhpsp (operands[0], tmp));\n@@ -4552,7 +4552,7 @@\n      inputs in half words 1,3,5,7 (IBM numbering).  Use xxperm to move\n      src half words 4,5,6,7 for the conversion instruction.  */\n   v = gen_rtvec_v (16, rvals);\n-  emit_insn (gen_vec_initv16qi (mask, gen_rtx_PARALLEL (V16QImode, v)));\n+  emit_insn (gen_vec_initv16qiqi (mask, gen_rtx_PARALLEL (V16QImode, v)));\n   emit_insn (gen_altivec_vperm_v8hiv16qi (tmp, operands[1],\n \t\t\t\t\t  operands[1], mask));\n   emit_insn (gen_vsx_xvcvhpsp (operands[0], tmp));"}]}