design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_cpu_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cpu_0_0/sim/design_1_cpu_0_0.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_crossbar_wrap_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_crossbar_wrap_0_0/sim/design_1_crossbar_wrap_0_0.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_full2lite_conver_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_full2lite_conver_0_0/sim/design_1_axi_full2lite_conver_0_0.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_uart_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_bram_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_bram_0_0/sim/design_1_bram_0_0.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_bram_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_bram_1_0/sim/design_1_bram_1_0.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_bram_ctrl_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_bram_ctrl_1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_1/sim/design_1_axi_bram_ctrl_1_1.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../zynq_sim.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
