$date
	Sun Oct 23 07:08:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#661345
b10110 !
1"
#661346
b10110 &
b10110 %
1$
#661347
0"
#661350
b1011 &
b1011 %
#661354
b100010 &
b100010 %
#661358
b10001 &
b10001 %
#661362
b110100 &
b110100 %
#661366
b11010 &
b11010 %
#661370
b1101 &
b1101 %
#661374
b101000 &
b101000 %
#661378
b10100 &
b10100 %
#661382
b1010 &
b1010 %
#661386
b101 &
b101 %
#661390
b10000 &
b10000 %
#661394
b1000 &
b1000 %
#661398
b100 &
b100 %
#661402
b10 &
b10 %
#661406
b1 &
1#
b1 %
#661410
b0 &
b0 %
0#
0$
#1607601
b1001 !
1"
#1607602
b1001 &
b1001 %
1$
#1607603
0"
#1607606
b11100 &
b11100 %
#1607610
b1110 &
b1110 %
#1607614
b111 &
b111 %
#1607618
b10110 &
b10110 %
#1607622
b1011 &
b1011 %
#1607626
b100010 &
b100010 %
#1607630
b10001 &
b10001 %
#1607634
b110100 &
b110100 %
#1607638
b11010 &
b11010 %
#1607642
b1101 &
b1101 %
#1607646
b101000 &
b101000 %
#1607650
b10100 &
b10100 %
#1607654
b1010 &
b1010 %
#1607658
b101 &
b101 %
#1607662
b10000 &
b10000 %
#1607666
b1000 &
b1000 %
#1607670
b100 &
b100 %
#1607674
b10 &
b10 %
#1607678
b1 &
1#
b1 %
#1607682
b0 &
b0 %
0#
0$
#2599892
b1 !
1"
#2599894
b1 &
b1 %
1$
#2599895
0"
#2599898
1#
#2599902
b0 &
0#
b0 %
0$
#4500012
