{"vcs1":{"timestamp_begin":1699771685.008549495, "rt":2.07, "ut":0.68, "st":0.30}}
{"vcselab":{"timestamp_begin":1699771687.168571417, "rt":1.04, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1699771688.289959683, "rt":0.37, "ut":0.23, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699771684.362464367}
{"VCS_COMP_START_TIME": 1699771684.362464367}
{"VCS_COMP_END_TIME": 1699771738.021746603}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 352012}}
{"stitch_vcselab": {"peak_mem": 225880}}
