Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May  4 19:35:37 2023
| Host         : DESKTOP-1P4LGSG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test1_timing_summary_routed.rpt -pb test1_timing_summary_routed.pb -rpx test1_timing_summary_routed.rpx -warn_on_violation
| Design       : test1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.608        0.000                      0                   25        0.252        0.000                      0                   25        3.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.608        0.000                      0                   25        0.252        0.000                      0                   25        3.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 13.674 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    count_reg[16]_i_1_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    count_reg[20]_i_1_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.574 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.574    count_reg[24]_i_1_n_7
    SLICE_X113Y131       FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.850    13.674    clk_IBUF_BUFG
    SLICE_X113Y131       FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.482    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X113Y131       FDRE (Setup_fdre_C_D)        0.062    14.182    count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.673ns = ( 13.673 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    count_reg[16]_i_1_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.571 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.571    count_reg[20]_i_1_n_6
    SLICE_X113Y130       FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849    13.673    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.482    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y130       FDRE (Setup_fdre_C_D)        0.062    14.181    count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.673ns = ( 13.673 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    count_reg[16]_i_1_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.550 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.550    count_reg[20]_i_1_n_4
    SLICE_X113Y130       FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849    13.673    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.482    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y130       FDRE (Setup_fdre_C_D)        0.062    14.181    count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.673ns = ( 13.673 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    count_reg[16]_i_1_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.476 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.476    count_reg[20]_i_1_n_5
    SLICE_X113Y130       FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849    13.673    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.482    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y130       FDRE (Setup_fdre_C_D)        0.062    14.181    count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.673ns = ( 13.673 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    count_reg[16]_i_1_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.460 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.460    count_reg[20]_i_1_n_7
    SLICE_X113Y130       FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849    13.673    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.482    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y130       FDRE (Setup_fdre_C_D)        0.062    14.181    count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.673ns = ( 13.673 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.457 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.457    count_reg[16]_i_1_n_6
    SLICE_X113Y129       FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849    13.673    clk_IBUF_BUFG
    SLICE_X113Y129       FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.482    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y129       FDRE (Setup_fdre_C_D)        0.062    14.181    count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.673ns = ( 13.673 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.436 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.436    count_reg[16]_i_1_n_4
    SLICE_X113Y129       FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849    13.673    clk_IBUF_BUFG
    SLICE_X113Y129       FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.482    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y129       FDRE (Setup_fdre_C_D)        0.062    14.181    count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.673ns = ( 13.673 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.362 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.362    count_reg[16]_i_1_n_5
    SLICE_X113Y129       FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849    13.673    clk_IBUF_BUFG
    SLICE_X113Y129       FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.482    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y129       FDRE (Setup_fdre_C_D)        0.062    14.181    count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.673ns = ( 13.673 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.123    count_reg[12]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.346 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.346    count_reg[16]_i_1_n_7
    SLICE_X113Y129       FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.849    13.673    clk_IBUF_BUFG
    SLICE_X113Y129       FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.482    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X113Y129       FDRE (Setup_fdre_C_D)        0.062    14.181    count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.672ns = ( 13.672 - 8.000 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.037     6.171    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.456     6.627 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     7.107    count_reg_n_0_[1]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.781 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[0]_i_1_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.895    count_reg[4]_i_1_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.009    count_reg[8]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.343 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.343    count_reg[12]_i_1_n_6
    SLICE_X113Y128       FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.848    13.672    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.482    14.154    
                         clock uncertainty           -0.035    14.118    
    SLICE_X113Y128       FDRE (Setup_fdre_C_D)        0.062    14.180    count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  5.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.709     1.855    clk_IBUF_BUFG
    SLICE_X113Y129       FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141     1.996 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     2.104    count_reg_n_0_[19]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.212 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.212    count_reg[16]_i_1_n_4
    SLICE_X113Y129       FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.983     2.385    clk_IBUF_BUFG
    SLICE_X113Y129       FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.530     1.855    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.105     1.960    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.708     1.854    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     1.995 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     2.103    count_reg_n_0_[11]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.211 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.211    count_reg[8]_i_1_n_4
    SLICE_X113Y127       FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.981     2.383    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.529     1.854    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.105     1.959    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.708     1.854    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141     1.995 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     2.103    count_reg_n_0_[15]
    SLICE_X113Y128       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.211 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.211    count_reg[12]_i_1_n_4
    SLICE_X113Y128       FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.982     2.384    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.530     1.854    
    SLICE_X113Y128       FDRE (Hold_fdre_C_D)         0.105     1.959    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.856    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     1.997 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     2.105    count_reg_n_0_[23]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.213 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.213    count_reg[20]_i_1_n_4
    SLICE_X113Y130       FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.984     2.386    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.530     1.856    
    SLICE_X113Y130       FDRE (Hold_fdre_C_D)         0.105     1.961    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.705     1.851    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     1.992 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     2.100    count_reg_n_0_[3]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.208 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.208    count_reg[0]_i_1_n_4
    SLICE_X113Y125       FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.978     2.380    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.529     1.851    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.105     1.956    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.706     1.852    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     1.993 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     2.101    count_reg_n_0_[7]
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.209 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.209    count_reg[4]_i_1_n_4
    SLICE_X113Y126       FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.979     2.381    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.529     1.852    
    SLICE_X113Y126       FDRE (Hold_fdre_C_D)         0.105     1.957    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.709     1.855    clk_IBUF_BUFG
    SLICE_X113Y129       FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141     1.996 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     2.101    count_reg_n_0_[16]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.216 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.216    count_reg[16]_i_1_n_7
    SLICE_X113Y129       FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.983     2.385    clk_IBUF_BUFG
    SLICE_X113Y129       FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.530     1.855    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.105     1.960    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.708     1.854    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141     1.995 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     2.100    count_reg_n_0_[12]
    SLICE_X113Y128       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.215 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.215    count_reg[12]_i_1_n_7
    SLICE_X113Y128       FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.982     2.384    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.530     1.854    
    SLICE_X113Y128       FDRE (Hold_fdre_C_D)         0.105     1.959    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.856    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     1.997 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     2.102    count_reg_n_0_[20]
    SLICE_X113Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.217 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.217    count_reg[20]_i_1_n_7
    SLICE_X113Y130       FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.984     2.386    clk_IBUF_BUFG
    SLICE_X113Y130       FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.530     1.856    
    SLICE_X113Y130       FDRE (Hold_fdre_C_D)         0.105     1.961    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.706     1.852    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     1.993 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     2.098    count_reg_n_0_[4]
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.213 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.213    count_reg[4]_i_1_n_7
    SLICE_X113Y126       FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.979     2.381    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.529     1.852    
    SLICE_X113Y126       FDRE (Hold_fdre_C_D)         0.105     1.957    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y127  count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y127  count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y128  count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y128  count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y128  count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y128  count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y129  count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y129  count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  count_reg[19]/C



