TRACE: gcc.trace
CONF: basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      780448
L1 Data Load Misses                 511959
L1 Data Store Misses                268489
L1 Data Evictions                   780384
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                371144
Bytes transferred from Main Memory  49948672
Bytes transferred to Main Memory    23753216
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.07804480
Victim Cache Miss Rate              0.00000000
Average Access Time                 7.68268800



TRACE: mcf.trace
CONF: basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      440667
L1 Data Load Misses                 262512
L1 Data Store Misses                178155
L1 Data Evictions                   440603
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                225776
Bytes transferred from Main Memory  28202688
Bytes transferred to Main Memory    14449664
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.04406670
Victim Cache Miss Rate              0.00000000
Average Access Time                 5.64400200



TRACE: mm_basic_192.trace
CONF: basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      7214214
L1 Data Load Misses                 7214214
L1 Data Store Misses                0
L1 Data Evictions                   7214150
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                4601
Bytes transferred from Main Memory  461709696
Bytes transferred to Main Memory    294464
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03084265
Victim Cache Miss Rate              0.00000000
Average Access Time                 4.85055914



TRACE: mm_tiled_192_4.trace
CONF: basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      1634887
L1 Data Load Misses                 1634886
L1 Data Store Misses                1
L1 Data Evictions                   1634823
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                532749
Bytes transferred from Main Memory  104632768
Bytes transferred to Main Memory    34095936
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00636319
Victim Cache Miss Rate              0.00000000
Average Access Time                 3.38179154



TRACE: perlbench.trace
CONF: basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      1040939
L1 Data Load Misses                 876104
L1 Data Store Misses                164835
L1 Data Evictions                   1040875
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                379125
Bytes transferred from Main Memory  66620096
Bytes transferred to Main Memory    24264000
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.10409390
Victim Cache Miss Rate              0.00000000
Average Access Time                 9.24563400



TRACE: x264.trace
CONF: basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      642833
L1 Data Load Misses                 306664
L1 Data Store Misses                336169
L1 Data Evictions                   642769
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                394092
Bytes transferred from Main Memory  41141312
Bytes transferred to Main Memory    25221888
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.06428330
Victim Cache Miss Rate              0.00000000
Average Access Time                 6.85699800



TRACE: gcc.trace
CONF: basic_fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      892050
L1 Data Load Misses                 593449
L1 Data Store Misses                298601
L1 Data Evictions                   891986
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                443658
Bytes transferred from Main Memory  57091200
Bytes transferred to Main Memory    28394112
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.08920500
Victim Cache Miss Rate              0.00000000
Average Access Time                 8.35230000



TRACE: mcf.trace
CONF: basic_fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      630485
L1 Data Load Misses                 359606
L1 Data Store Misses                270879
L1 Data Evictions                   630421
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                350881
Bytes transferred from Main Memory  40351040
Bytes transferred to Main Memory    22456384
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.06304850
Victim Cache Miss Rate              0.00000000
Average Access Time                 6.78291000



TRACE: mm_basic_192.trace
CONF: basic_fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      8816720
L1 Data Load Misses                 7842704
L1 Data Store Misses                974016
L1 Data Evictions                   8816656
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                1109229
Bytes transferred from Main Memory  564270080
Bytes transferred to Main Memory    70990656
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03769378
Victim Cache Miss Rate              0.00000000
Average Access Time                 5.26162708



TRACE: mm_tiled_192_4.trace
CONF: basic_fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      1874525
L1 Data Load Misses                 1838477
L1 Data Store Misses                36048
L1 Data Evictions                   1874461
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                577124
Bytes transferred from Main Memory  119969600
Bytes transferred to Main Memory    36935936
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00729589
Victim Cache Miss Rate              0.00000000
Average Access Time                 3.43775367



TRACE: perlbench.trace
CONF: basic_fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      1185738
L1 Data Load Misses                 985762
L1 Data Store Misses                199976
L1 Data Evictions                   1185674
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                472290
Bytes transferred from Main Memory  75887232
Bytes transferred to Main Memory    30226560
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.11857380
Victim Cache Miss Rate              0.00000000
Average Access Time                 10.11442800



TRACE: x264.trace
CONF: basic_fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      717581
L1 Data Load Misses                 368557
L1 Data Store Misses                349024
L1 Data Evictions                   717517
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                431977
Bytes transferred from Main Memory  45925184
Bytes transferred to Main Memory    27646528
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.07175810
Victim Cache Miss Rate              0.00000000
Average Access Time                 7.30548600



TRACE: gcc.trace
CONF: basic_lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      1517728
L1 Data Load Misses                 1113959
L1 Data Store Misses                403769
L1 Data Evictions                   1517664
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                613855
Bytes transferred from Main Memory  97134592
Bytes transferred to Main Memory    39286720
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.15177280
Victim Cache Miss Rate              0.00000000
Average Access Time                 12.10636800



TRACE: mcf.trace
CONF: basic_lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      1289067
L1 Data Load Misses                 932477
L1 Data Store Misses                356590
L1 Data Evictions                   1289003
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                548755
Bytes transferred from Main Memory  82500288
Bytes transferred to Main Memory    35120320
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.12890670
Victim Cache Miss Rate              0.00000000
Average Access Time                 10.73440200



TRACE: mm_basic_192.trace
CONF: basic_lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      11179583
L1 Data Load Misses                 8758617
L1 Data Store Misses                2420966
L1 Data Evictions                   11179519
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                2423633
Bytes transferred from Main Memory  715493312
Bytes transferred to Main Memory    155112512
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.04779564
Victim Cache Miss Rate              0.00000000
Average Access Time                 5.86773853



TRACE: mm_tiled_192_4.trace
CONF: basic_lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      12486903
L1 Data Load Misses                 9212152
L1 Data Store Misses                3274751
L1 Data Evictions                   12486839
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                3564657
Bytes transferred from Main Memory  799161792
Bytes transferred to Main Memory    228138048
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.04860065
Victim Cache Miss Rate              0.00000000
Average Access Time                 5.91603880



TRACE: perlbench.trace
CONF: basic_lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      2191587
L1 Data Load Misses                 1825757
L1 Data Store Misses                365830
L1 Data Evictions                   2191523
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                791760
Bytes transferred from Main Memory  140261568
Bytes transferred to Main Memory    50672640
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.21915870
Victim Cache Miss Rate              0.00000000
Average Access Time                 16.14952200



TRACE: x264.trace
CONF: basic_lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      1501828
L1 Data Load Misses                 1008999
L1 Data Store Misses                492829
L1 Data Evictions                   1501764
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                610269
Bytes transferred from Main Memory  96116992
Bytes transferred to Main Memory    39057216
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.15018280
Victim Cache Miss Rate              0.00000000
Average Access Time                 12.01096800



TRACE: gcc.trace
CONF: big_basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      111206
L1 Data Load Misses                 55910
L1 Data Store Misses                55296
L1 Data Evictions                   110694
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                65836
Bytes transferred from Main Memory  7117184
Bytes transferred to Main Memory    4213504
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01112060
Victim Cache Miss Rate              0.00000000
Average Access Time                 4.66723600



TRACE: mcf.trace
CONF: big_basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      99432
L1 Data Load Misses                 15899
L1 Data Store Misses                83533
L1 Data Evictions                   98920
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                93702
Bytes transferred from Main Memory  6363648
Bytes transferred to Main Memory    5996928
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00994320
Victim Cache Miss Rate              0.00000000
Average Access Time                 4.59659200



TRACE: mm_basic_192.trace
CONF: big_basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      7206630
L1 Data Load Misses                 7206630
L1 Data Store Misses                0
L1 Data Evictions                   7206118
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                4601
Bytes transferred from Main Memory  461224320
Bytes transferred to Main Memory    294464
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03081023
Victim Cache Miss Rate              0.00000000
Average Access Time                 5.84861372



TRACE: mm_tiled_192_4.trace
CONF: big_basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      720391
L1 Data Load Misses                 720390
L1 Data Store Misses                1
L1 Data Evictions                   719879
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                4721
Bytes transferred from Main Memory  46105024
Bytes transferred to Main Memory    302144
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00280386
Victim Cache Miss Rate              0.00000000
Average Access Time                 4.16823131



TRACE: perlbench.trace
CONF: big_basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      169033
L1 Data Load Misses                 111688
L1 Data Store Misses                57345
L1 Data Evictions                   168521
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                91176
Bytes transferred from Main Memory  10818112
Bytes transferred to Main Memory    5835264
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01690330
Victim Cache Miss Rate              0.00000000
Average Access Time                 5.01419800



TRACE: x264.trace
CONF: big_basic.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          no; V:0
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      224753
L1 Data Load Misses                 26816
L1 Data Store Misses                197937
L1 Data Evictions                   224241
Victim Cache Accesses               0
Victim Cache Misses                 0
Victim Cache Hits                   0
Number of writebacks                203286
Bytes transferred from Main Memory  14384192
Bytes transferred to Main Memory    13010304
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.02247530
Victim Cache Miss Rate              0.00000000
Average Access Time                 5.34851800



TRACE: gcc.trace
CONF: big_default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      111206
L1 Data Load Misses                 55910
L1 Data Store Misses                55296
L1 Data Evictions                   110694
Victim Cache Accesses               111206
Victim Cache Misses                 109843
Victim Cache Hits                   1363
Number of writebacks                65375
Bytes transferred from Main Memory  7029952
Bytes transferred to Main Memory    4184000
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01112060
Victim Cache Miss Rate              0.98774347
Average Access Time                 4.65905800



TRACE: mcf.trace
CONF: big_default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      99432
L1 Data Load Misses                 15899
L1 Data Store Misses                83533
L1 Data Evictions                   98920
Victim Cache Accesses               99432
Victim Cache Misses                 99425
Victim Cache Hits                   7
Number of writebacks                93693
Bytes transferred from Main Memory  6363200
Bytes transferred to Main Memory    5996352
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00994320
Victim Cache Miss Rate              0.99992960
Average Access Time                 4.59655000



TRACE: mm_basic_192.trace
CONF: big_default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      7206630
L1 Data Load Misses                 7206630
L1 Data Store Misses                0
L1 Data Evictions                   7206118
Victim Cache Accesses               7206630
Victim Cache Misses                 7206341
Victim Cache Hits                   289
Number of writebacks                4601
Bytes transferred from Main Memory  461205824
Bytes transferred to Main Memory    294464
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03081023
Victim Cache Miss Rate              0.99995990
Average Access Time                 5.84853959



TRACE: mm_tiled_192_4.trace
CONF: big_default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      720391
L1 Data Load Misses                 720390
L1 Data Store Misses                1
L1 Data Evictions                   719879
Victim Cache Accesses               720391
Victim Cache Misses                 720079
Victim Cache Hits                   312
Number of writebacks                4721
Bytes transferred from Main Memory  46085056
Bytes transferred to Main Memory    302144
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00280386
Victim Cache Miss Rate              0.99956690
Average Access Time                 4.16815845



TRACE: perlbench.trace
CONF: big_default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      169033
L1 Data Load Misses                 111688
L1 Data Store Misses                57345
L1 Data Evictions                   168521
Victim Cache Accesses               169033
Victim Cache Misses                 165187
Victim Cache Hits                   3846
Number of writebacks                89647
Bytes transferred from Main Memory  10571968
Bytes transferred to Main Memory    5737408
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01690330
Victim Cache Miss Rate              0.97724705
Average Access Time                 4.99112200



TRACE: x264.trace
CONF: big_default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      224753
L1 Data Load Misses                 26816
L1 Data Store Misses                197937
L1 Data Evictions                   224241
Victim Cache Accesses               224753
Victim Cache Misses                 220911
Victim Cache Hits                   3842
Number of writebacks                200921
Bytes transferred from Main Memory  14138304
Bytes transferred to Main Memory    12858944
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.02247530
Victim Cache Miss Rate              0.98290568
Average Access Time                 5.32546600



TRACE: gcc.trace
CONF: default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      780448
L1 Data Load Misses                 511959
L1 Data Store Misses                268489
L1 Data Evictions                   780384
Victim Cache Accesses               780448
Victim Cache Misses                 736507
Victim Cache Hits                   43941
Number of writebacks                353613
Bytes transferred from Main Memory  47136448
Bytes transferred to Main Memory    22631232
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.07804480
Victim Cache Miss Rate              0.94369772
Average Access Time                 7.41904200



TRACE: mcf.trace
CONF: default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      440667
L1 Data Load Misses                 262512
L1 Data Store Misses                178155
L1 Data Evictions                   440603
Victim Cache Accesses               440667
Victim Cache Misses                 316235
Victim Cache Hits                   124432
Number of writebacks                190907
Bytes transferred from Main Memory  20239040
Bytes transferred to Main Memory    12218048
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.04406670
Victim Cache Miss Rate              0.71762805
Average Access Time                 4.89741000



TRACE: mm_basic_192.trace
CONF: default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      7214214
L1 Data Load Misses                 7214214
L1 Data Store Misses                0
L1 Data Evictions                   7214150
Victim Cache Accesses               7214214
Victim Cache Misses                 7213638
Victim Cache Hits                   576
Number of writebacks                4601
Bytes transferred from Main Memory  461672832
Bytes transferred to Main Memory    294464
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03084265
Victim Cache Miss Rate              0.99992016
Average Access Time                 4.85041138



TRACE: mm_tiled_192_4.trace
CONF: default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      1634887
L1 Data Load Misses                 1634886
L1 Data Store Misses                1
L1 Data Evictions                   1634823
Victim Cache Accesses               1634887
Victim Cache Misses                 1361307
Victim Cache Hits                   273580
Number of writebacks                395103
Bytes transferred from Main Memory  87123648
Bytes transferred to Main Memory    25286592
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00636319
Victim Cache Miss Rate              0.83266122
Average Access Time                 3.31790301



TRACE: perlbench.trace
CONF: default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      1040939
L1 Data Load Misses                 876104
L1 Data Store Misses                164835
L1 Data Evictions                   1040875
Victim Cache Accesses               1040939
Victim Cache Misses                 988588
Victim Cache Hits                   52351
Number of writebacks                361034
Bytes transferred from Main Memory  63269632
Bytes transferred to Main Memory    23106176
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.10409390
Victim Cache Miss Rate              0.94970791
Average Access Time                 8.93152800



TRACE: x264.trace
CONF: default.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=12, B=6, S=3)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      642833
L1 Data Load Misses                 306664
L1 Data Store Misses                336169
L1 Data Evictions                   642769
Victim Cache Accesses               642833
Victim Cache Misses                 589123
Victim Cache Hits                   53710
Number of writebacks                378994
Bytes transferred from Main Memory  37703872
Bytes transferred to Main Memory    24255616
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.06428330
Victim Cache Miss Rate              0.91644797
Average Access Time                 6.53473800



TRACE: gcc.trace
CONF: direct_mapped.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=0)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      249404
L1 Data Load Misses                 175518
L1 Data Store Misses                73886
L1 Data Evictions                   248892
Victim Cache Accesses               249404
Victim Cache Misses                 213295
Victim Cache Hits                   36109
Number of writebacks                94745
Bytes transferred from Main Memory  13650880
Bytes transferred to Main Memory    6063680
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.02494040
Victim Cache Miss Rate              0.85521884
Average Access Time                 3.27977000



TRACE: mcf.trace
CONF: direct_mapped.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=0)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      322662
L1 Data Load Misses                 210727
L1 Data Store Misses                111935
L1 Data Evictions                   322150
Victim Cache Accesses               322662
Victim Cache Misses                 230053
Victim Cache Hits                   92609
Number of writebacks                121965
Bytes transferred from Main Memory  14723392
Bytes transferred to Main Memory    7805760
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03226620
Victim Cache Miss Rate              0.71298449
Average Access Time                 3.38031800



TRACE: mm_basic_192.trace
CONF: direct_mapped.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=0)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      7689879
L1 Data Load Misses                 7524855
L1 Data Store Misses                165024
L1 Data Evictions                   7689367
Victim Cache Accesses               7689879
Victim Cache Misses                 7215924
Victim Cache Hits                   473955
Number of writebacks                4601
Bytes transferred from Main Memory  461819136
Bytes transferred to Main Memory    294464
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03287624
Victim Cache Miss Rate              0.93836639
Average Access Time                 3.85099778



TRACE: mm_tiled_192_4.trace
CONF: direct_mapped.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=0)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      1591330
L1 Data Load Misses                 1412697
L1 Data Store Misses                178633
L1 Data Evictions                   1590818
Victim Cache Accesses               1591330
Victim Cache Misses                 801324
Victim Cache Hits                   790006
Number of writebacks                61110
Bytes transferred from Main Memory  51284736
Bytes transferred to Main Memory    3911040
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00619366
Victim Cache Miss Rate              0.50355614
Average Access Time                 2.18713142



TRACE: perlbench.trace
CONF: direct_mapped.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=0)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      404067
L1 Data Load Misses                 314250
L1 Data Store Misses                89817
L1 Data Evictions                   403555
Victim Cache Accesses               404067
Victim Cache Misses                 344312
Victim Cache Hits                   59755
Number of writebacks                149056
Bytes transferred from Main Memory  22035968
Bytes transferred to Main Memory    9539584
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.04040670
Victim Cache Miss Rate              0.85211611
Average Access Time                 4.06587200



TRACE: x264.trace
CONF: direct_mapped.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=0)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      596016
L1 Data Load Misses                 314846
L1 Data Store Misses                281170
L1 Data Evictions                   595504
Victim Cache Accesses               596016
Victim Cache Misses                 363585
Victim Cache Hits                   232431
Number of writebacks                276106
Bytes transferred from Main Memory  23269440
Bytes transferred to Main Memory    17670784
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.05960160
Victim Cache Miss Rate              0.61002557
Average Access Time                 4.18151000



TRACE: gcc.trace
CONF: fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      137372
L1 Data Load Misses                 78056
L1 Data Store Misses                59316
L1 Data Evictions                   136860
Victim Cache Accesses               137372
Victim Cache Misses                 130069
Victim Cache Hits                   7303
Number of writebacks                72801
Bytes transferred from Main Memory  8324416
Bytes transferred to Main Memory    4659264
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01373720
Victim Cache Miss Rate              0.94683778
Average Access Time                 4.78041400



TRACE: mcf.trace
CONF: fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      110578
L1 Data Load Misses                 23223
L1 Data Store Misses                87355
L1 Data Evictions                   110066
Victim Cache Accesses               110578
Victim Cache Misses                 102937
Victim Cache Hits                   7641
Number of writebacks                95430
Bytes transferred from Main Memory  6587968
Bytes transferred to Main Memory    6107520
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01105780
Victim Cache Miss Rate              0.93089946
Average Access Time                 4.61762200



TRACE: mm_basic_192.trace
CONF: fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      7379475
L1 Data Load Misses                 7264947
L1 Data Store Misses                114528
L1 Data Evictions                   7378963
Victim Cache Accesses               7379475
Victim Cache Misses                 7206845
Victim Cache Hits                   172630
Number of writebacks                4601
Bytes transferred from Main Memory  461238080
Bytes transferred to Main Memory    294464
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03154919
Victim Cache Miss Rate              0.97660674
Average Access Time                 5.84866887



TRACE: mm_tiled_192_4.trace
CONF: fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      771332
L1 Data Load Misses                 760699
L1 Data Store Misses                10633
L1 Data Evictions                   770820
Victim Cache Accesses               771332
Victim Cache Misses                 732140
Victim Cache Hits                   39192
Number of writebacks                16474
Bytes transferred from Main Memory  46856960
Bytes transferred to Main Memory    1054336
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00300212
Victim Cache Miss Rate              0.94918919
Average Access Time                 4.17097503



TRACE: perlbench.trace
CONF: fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      212836
L1 Data Load Misses                 149209
L1 Data Store Misses                63627
L1 Data Evictions                   212324
Victim Cache Accesses               212836
Victim Cache Misses                 200164
Victim Cache Hits                   12672
Number of writebacks                104840
Bytes transferred from Main Memory  12810496
Bytes transferred to Main Memory    6709760
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.02128360
Victim Cache Miss Rate              0.94046120
Average Access Time                 5.20098400



TRACE: x264.trace
CONF: fifo.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    FIFO
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      244492
L1 Data Load Misses                 39651
L1 Data Store Misses                204841
L1 Data Evictions                   243980
Victim Cache Accesses               244492
Victim Cache Misses                 237387
Victim Cache Hits                   7105
Number of writebacks                210437
Bytes transferred from Main Memory  15192768
Bytes transferred to Main Memory    13467968
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.02444920
Victim Cache Miss Rate              0.97093974
Average Access Time                 5.42432200



TRACE: gcc.trace
CONF: fully_assoc.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=9)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      101038
L1 Data Load Misses                 47303
L1 Data Store Misses                53735
L1 Data Evictions                   100526
Victim Cache Accesses               101038
Victim Cache Misses                 100595
Victim Cache Hits                   443
Number of writebacks                62753
Bytes transferred from Main Memory  6438080
Bytes transferred to Main Memory    4016192
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01010380
Victim Cache Miss Rate              0.99561551
Average Access Time                 6.60357000



TRACE: mcf.trace
CONF: fully_assoc.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=9)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      99372
L1 Data Load Misses                 15878
L1 Data Store Misses                83494
L1 Data Evictions                   98860
Victim Cache Accesses               99372
Victim Cache Misses                 99372
Victim Cache Hits                   0
Number of writebacks                93659
Bytes transferred from Main Memory  6359808
Bytes transferred to Main Memory    5994176
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00993720
Victim Cache Miss Rate              1.00000000
Average Access Time                 6.59623200



TRACE: mm_basic_192.trace
CONF: fully_assoc.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=9)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      894341
L1 Data Load Misses                 894341
L1 Data Store Misses                0
L1 Data Evictions                   893829
Victim Cache Accesses               894341
Victim Cache Misses                 894341
Victim Cache Hits                   0
Number of writebacks                4606
Bytes transferred from Main Memory  57237824
Bytes transferred to Main Memory    294784
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00382354
Victim Cache Miss Rate              1.00000000
Average Access Time                 6.22941251



TRACE: mm_tiled_192_4.trace
CONF: fully_assoc.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=9)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      230790
L1 Data Load Misses                 230789
L1 Data Store Misses                1
L1 Data Evictions                   230278
Victim Cache Accesses               230790
Victim Cache Misses                 230790
Victim Cache Hits                   0
Number of writebacks                4741
Bytes transferred from Main Memory  14770560
Bytes transferred to Main Memory    303424
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00089826
Victim Cache Miss Rate              1.00000000
Average Access Time                 6.05389588



TRACE: perlbench.trace
CONF: fully_assoc.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=9)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      149433
L1 Data Load Misses                 94331
L1 Data Store Misses                55102
L1 Data Evictions                   148921
Victim Cache Accesses               149433
Victim Cache Misses                 148452
Victim Cache Hits                   981
Number of writebacks                84003
Bytes transferred from Main Memory  9500928
Bytes transferred to Main Memory    5376192
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01494330
Victim Cache Miss Rate              0.99343518
Average Access Time                 6.89071200



TRACE: x264.trace
CONF: fully_assoc.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=9)
Replacement Policy:    LRU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      202043
L1 Data Load Misses                 14068
L1 Data Store Misses                187975
L1 Data Evictions                   201531
Victim Cache Accesses               202043
Victim Cache Misses                 201982
Victim Cache Hits                   61
Number of writebacks                188977
Bytes transferred from Main Memory  12926848
Bytes transferred to Main Memory    12094528
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.02020430
Victim Cache Miss Rate              0.99969808
Average Access Time                 7.21189200



TRACE: gcc.trace
CONF: lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6279033
L1 Data Store Accesses              3720967
L1 Data Misses                      234394
L1 Data Load Misses                 162025
L1 Data Store Misses                72369
L1 Data Evictions                   233882
Victim Cache Accesses               234394
Victim Cache Misses                 221685
Victim Cache Hits                   12709
Number of writebacks                94425
Bytes transferred from Main Memory  14187840
Bytes transferred to Main Memory    6043200
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.02343940
Victim Cache Miss Rate              0.94577933
Average Access Time                 5.33011000



TRACE: mcf.trace
CONF: lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               5885584
L1 Data Store Accesses              4114416
L1 Data Misses                      131318
L1 Data Load Misses                 14081
L1 Data Store Misses                117237
L1 Data Evictions                   130806
Victim Cache Accesses               131318
Victim Cache Misses                 130832
Victim Cache Hits                   486
Number of writebacks                127413
Bytes transferred from Main Memory  8373248
Bytes transferred to Main Memory    8154432
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.01313180
Victim Cache Miss Rate              0.99629906
Average Access Time                 4.78499200



TRACE: mm_basic_192.trace
CONF: lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    233903814
L1 Data Load Accesses               219673924
L1 Data Store Accesses              14229890
L1 Data Misses                      7300333
L1 Data Load Misses                 7231826
L1 Data Store Misses                68507
L1 Data Evictions                   7299821
Victim Cache Accesses               7300333
Victim Cache Misses                 7193358
Victim Cache Hits                   106975
Number of writebacks                4408
Bytes transferred from Main Memory  460374912
Bytes transferred to Main Memory    282112
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.03121083
Victim Cache Miss Rate              0.98534656
Average Access Time                 5.84520924



TRACE: mm_tiled_192_4.trace
CONF: lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    256928742
L1 Data Load Accesses               238123396
L1 Data Store Accesses              18805346
L1 Data Misses                      1080288
L1 Data Load Misses                 995498
L1 Data Store Misses                84790
L1 Data Evictions                   1079776
Victim Cache Accesses               1080288
Victim Cache Misses                 782707
Victim Cache Hits                   297581
Number of writebacks                37502
Bytes transferred from Main Memory  50093248
Bytes transferred to Main Memory    2400128
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.00420462
Victim Cache Miss Rate              0.72453549
Average Access Time                 4.18278383



TRACE: perlbench.trace
CONF: lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6341580
L1 Data Store Accesses              3658420
L1 Data Misses                      479459
L1 Data Load Misses                 398808
L1 Data Store Misses                80651
L1 Data Evictions                   478947
Victim Cache Accesses               479459
Victim Cache Misses                 459261
Victim Cache Hits                   20198
Number of writebacks                157571
Bytes transferred from Main Memory  29392704
Bytes transferred to Main Memory    10084544
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.04794590
Victim Cache Miss Rate              0.95787335
Average Access Time                 6.75556600



TRACE: x264.trace
CONF: lfu.conf
SIMULATION CONFIGURATION
L1 Data Cache:         (C=15, B=6, S=3)
Replacement Policy:    LFU
Victim Cache:          yes; V:4
SETUP COMPLETE - STARTING SIMULATION

SIMULATION OUTPUT
L1 Data Accesses                    10000000
L1 Data Load Accesses               6128778
L1 Data Store Accesses              3871222
L1 Data Misses                      474952
L1 Data Load Misses                 199350
L1 Data Store Misses                275602
L1 Data Evictions                   474440
Victim Cache Accesses               474952
Victim Cache Misses                 431052
Victim Cache Hits                   43900
Number of writebacks                304617
Bytes transferred from Main Memory  27587328
Bytes transferred to Main Memory    19495488
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                60.00000000
L1 Data Miss Rate                   0.04749520
Victim Cache Miss Rate              0.90756961
Average Access Time                 6.58631200



