<InterfaceSummary>
<RtlPorts>
<name>node_attr_mat_s_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_0_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_1_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_2_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_3_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_4_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_5_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_6_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_7_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_8_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_9_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_10_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_11_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_12_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_13_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_14_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_15_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_16_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_17_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_18_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_19_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_20_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_21_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_22_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_23_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_24_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_25_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_26_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_27_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_28_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_29_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_30_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_31_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_32_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_33_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_34_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_35_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_36_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_37_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_38_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_39_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_40_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_41_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_42_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_43_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_44_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_45_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_46_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_47_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_48_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_49_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_50_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_attr_mat_s_51_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_0_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_1_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_2_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_3_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_4_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_5_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_6_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_7_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_8_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_9_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_10_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_11_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_12_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_13_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_14_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_15_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_16_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_17_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_18_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_19_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_20_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_21_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_22_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_23_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_24_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>edge_index_mat_s_25_V_V</name>
<CType>
<TypeName>ap_uint 14</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>14</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_0_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_1_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_2_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_3_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_4_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_5_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_6_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_7_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_8_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_9_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_10_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_11_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer11_out_s_12_V_V</name>
<CType>
<TypeName>ap_fixed 14 7 5 3 0</TypeName>
<TypeWidth>14</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>7</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>const_size_in_1</name>
<CType>
<TypeName>unsigned short</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>const_size_in_2</name>
<CType>
<TypeName>unsigned short</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>const_size_in_3</name>
<CType>
<TypeName>unsigned short</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>const_size_out_1</name>
<CType>
<TypeName>unsigned short</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

