library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- warning: this file will not be saved if:
--     * following entity block contains any syntactic errors (e.g. port list isn't separated with ; character)
--     * following entity name and current file name differ (e.g. if file is named mux41 then entity must also be named mux41 and vice versa)
ENTITY JA_zbrajam IS PORT(
	a: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	op: IN STD_LOGIC;
	r: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
	cout: OUT STD_LOGIC
);
END JA_zbrajam;

ARCHITECTURE arch OF JA_zbrajam IS 

COMPONENT primitiv PORT (
	a: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
	b: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
	op: IN STD_LOGIC;
	cin: IN STD_LOGIC;
	r: OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
	cout: OUT STD_LOGIC );
	END COMPONENT;

	SIGNAL c1,c2,c3: STD_LOGIC;
BEGIN

primitiv1: primitiv PORT MAP (a(1 DOWNTO 0), b(1 DOWNTO 0), op, op, r(1 DOWNTO 0), c1);
primitiv2: primitiv PORT MAP (a(3 DOWNTO 2), b(3 DOWNTO 2), op, c1, r(3 DOWNTO 2), c2);
primitiv3: primitiv PORT MAP (a(5 DOWNTO 4), b(5 DOWNTO 4), op, c2, r(5 DOWNTO 4), c3);
primitiv4: primitiv PORT MAP (a(7 DOWNTO 6), b(7 DOWNTO 6), op, c3, r(7 DOWNTO 6), cout);



END arch;