
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2021.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2022 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_AXI_GPIO_0_DEVICE_ID,
		XPAR_AXI_GPIO_0_BASEADDR,
		XPAR_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_1_DEVICE_ID,
		XPAR_AXI_GPIO_1_BASEADDR,
		XPAR_AXI_GPIO_1_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_1_IS_DUAL
	},
	{
		XPAR_HIER_0_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_0_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_0_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_0_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_1_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_1_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_1_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_1_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_2_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_2_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_2_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_2_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_3_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_3_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_3_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_3_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_4_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_4_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_4_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_4_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_5_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_5_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_5_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_5_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_6_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_6_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_6_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_6_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_7_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_7_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_7_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_7_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_8_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_8_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_8_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_8_AXI_GPIO_0_IS_DUAL
	},
	{
		XPAR_HIER_9_AXI_GPIO_0_DEVICE_ID,
		XPAR_HIER_9_AXI_GPIO_0_BASEADDR,
		XPAR_HIER_9_AXI_GPIO_0_INTERRUPT_PRESENT,
		XPAR_HIER_9_AXI_GPIO_0_IS_DUAL
	}
};


