ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_SDMMC2_SD_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_SDMMC2_SD_Init:
  25              	.LFB150:
  26              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.</center></h2>
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/main.c    ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/main.c    ****   * the License. You may obtain a copy of the License at:
  15:Src/main.c    ****   *                             www.st.com/SLA0044
  16:Src/main.c    ****   *
  17:Src/main.c    ****   ******************************************************************************
  18:Src/main.c    ****   */
  19:Src/main.c    **** /* USER CODE END Header */
  20:Src/main.c    **** 
  21:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  22:Src/main.c    **** #include "main.h"
  23:Src/main.c    **** #include "fatfs.h"
  24:Src/main.c    **** 
  25:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  26:Src/main.c    **** /* USER CODE BEGIN Includes */
  27:Src/main.c    **** #include <stdio.h>
  28:Src/main.c    **** #include <string.h>
  29:Src/main.c    **** #include <stdarg.h>
  30:Src/main.c    **** 
  31:Src/main.c    **** #include "SEGGER_RTT.h"
  32:Src/main.c    **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 2


  33:Src/main.c    **** /* USER CODE END Includes */
  34:Src/main.c    **** 
  35:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  36:Src/main.c    **** /* USER CODE BEGIN PTD */
  37:Src/main.c    **** 
  38:Src/main.c    **** /* USER CODE END PTD */
  39:Src/main.c    **** 
  40:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  41:Src/main.c    **** /* USER CODE BEGIN PD */
  42:Src/main.c    **** #define SAMPLE_COUNT 262144
  43:Src/main.c    **** #define SAMPLE_BUFFER_SIZE 8192
  44:Src/main.c    **** /* USER CODE END PD */
  45:Src/main.c    **** 
  46:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  47:Src/main.c    **** /* USER CODE BEGIN PM */
  48:Src/main.c    **** 
  49:Src/main.c    **** /* USER CODE END PM */
  50:Src/main.c    **** 
  51:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  52:Src/main.c    **** 
  53:Src/main.c    **** I2S_HandleTypeDef hi2s1;
  54:Src/main.c    **** 
  55:Src/main.c    **** QSPI_HandleTypeDef hqspi;
  56:Src/main.c    **** 
  57:Src/main.c    **** SD_HandleTypeDef hsd2;
  58:Src/main.c    **** 
  59:Src/main.c    **** DMA_HandleTypeDef hdma_sdmmc2_tx;
  60:Src/main.c    **** 
  61:Src/main.c    **** DMA_HandleTypeDef hdma_sdmmc2_rx;
  62:Src/main.c    **** 
  63:Src/main.c    **** SPI_HandleTypeDef hspi4;
  64:Src/main.c    **** 
  65:Src/main.c    **** UART_HandleTypeDef huart1;
  66:Src/main.c    **** UART_HandleTypeDef huart2;
  67:Src/main.c    **** 
  68:Src/main.c    **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  69:Src/main.c    **** 
  70:Src/main.c    **** /* USER CODE BEGIN PV */
  71:Src/main.c    **** char buffer[256];
  72:Src/main.c    **** 
  73:Src/main.c    **** int32_t I2S_RxBuffer_L[SAMPLE_BUFFER_SIZE];
  74:Src/main.c    **** int32_t I2S_RxBuffer_R[SAMPLE_BUFFER_SIZE];
  75:Src/main.c    **** uint32_t I2S_RxBuffer_L_Index = 0;
  76:Src/main.c    **** uint32_t I2S_RxBuffer_R_Index = 0;
  77:Src/main.c    **** /* USER CODE END PV */
  78:Src/main.c    **** 
  79:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  80:Src/main.c    **** void SystemClock_Config(void);
  81:Src/main.c    **** static void MX_GPIO_Init(void);
  82:Src/main.c    **** static void MX_DMA_Init(void);
  83:Src/main.c    **** static void MX_I2S1_Init(void);
  84:Src/main.c    **** static void MX_QUADSPI_Init(void);
  85:Src/main.c    **** static void MX_SDMMC2_SD_Init(void);
  86:Src/main.c    **** static void MX_SPI4_Init(void);
  87:Src/main.c    **** static void MX_USART1_UART_Init(void);
  88:Src/main.c    **** static void MX_USART2_UART_Init(void);
  89:Src/main.c    **** static void MX_USB_OTG_FS_PCD_Init(void);
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 3


  90:Src/main.c    **** HAL_StatusTypeDef User_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *Buff, uint16_t *Status, uint3
  91:Src/main.c    **** /* USER CODE BEGIN PFP */
  92:Src/main.c    **** void myprintf(const char *fmt, ...);
  93:Src/main.c    **** FRESULT scan_files (char* path);
  94:Src/main.c    **** 
  95:Src/main.c    **** /* USER CODE END PFP */
  96:Src/main.c    **** 
  97:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  98:Src/main.c    **** /* USER CODE BEGIN 0 */
  99:Src/main.c    **** 
 100:Src/main.c    **** /* USER CODE END 0 */
 101:Src/main.c    **** 
 102:Src/main.c    **** /**
 103:Src/main.c    ****   * @brief  The application entry point.
 104:Src/main.c    ****   * @retval int
 105:Src/main.c    ****   */
 106:Src/main.c    **** int main(void)
 107:Src/main.c    **** {
 108:Src/main.c    ****   /* USER CODE BEGIN 1 */
 109:Src/main.c    **** 
 110:Src/main.c    ****   /* USER CODE END 1 */
 111:Src/main.c    **** 
 112:Src/main.c    ****   /* Enable I-Cache---------------------------------------------------------*/
 113:Src/main.c    ****   SCB_EnableICache();
 114:Src/main.c    **** 
 115:Src/main.c    ****   /* Enable D-Cache---------------------------------------------------------*/
 116:Src/main.c    ****   SCB_EnableDCache();
 117:Src/main.c    **** 
 118:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
 119:Src/main.c    **** 
 120:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 121:Src/main.c    ****   HAL_Init();
 122:Src/main.c    **** 
 123:Src/main.c    ****   /* USER CODE BEGIN Init */
 124:Src/main.c    **** 
 125:Src/main.c    ****   /* USER CODE END Init */
 126:Src/main.c    **** 
 127:Src/main.c    ****   /* Configure the system clock */
 128:Src/main.c    ****   SystemClock_Config();
 129:Src/main.c    **** 
 130:Src/main.c    ****   /* USER CODE BEGIN SysInit */
 131:Src/main.c    **** 
 132:Src/main.c    ****   /* USER CODE END SysInit */
 133:Src/main.c    **** 
 134:Src/main.c    ****   /* Initialize all configured peripherals */
 135:Src/main.c    ****   MX_GPIO_Init();
 136:Src/main.c    ****   MX_DMA_Init();
 137:Src/main.c    ****   MX_I2S1_Init();
 138:Src/main.c    ****   // MX_QUADSPI_Init();
 139:Src/main.c    ****   MX_SDMMC2_SD_Init();
 140:Src/main.c    ****   // MX_SPI4_Init();
 141:Src/main.c    ****   // MX_USART1_UART_Init();
 142:Src/main.c    ****   // MX_USART2_UART_Init();
 143:Src/main.c    ****   // MX_USB_OTG_FS_PCD_Init();
 144:Src/main.c    **** 
 145:Src/main.c    ****   HAL_Delay(10);
 146:Src/main.c    **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 4


 147:Src/main.c    ****   BSP_SD_Init();
 148:Src/main.c    **** 
 149:Src/main.c    ****   HAL_Delay(10);
 150:Src/main.c    **** 
 151:Src/main.c    ****   MX_FATFS_Init();
 152:Src/main.c    ****   
 153:Src/main.c    ****   HAL_Delay(10);
 154:Src/main.c    **** 
 155:Src/main.c    ****   /* Init FatFS and data files. */
 156:Src/main.c    ****   // FATFS FatFs;
 157:Src/main.c    ****   FIL ch0, ch1;
 158:Src/main.c    ****   FRESULT fres;
 159:Src/main.c    **** 
 160:Src/main.c    ****   fres = f_mount(&SDFatFS, SDPath, 1); //1=mount now
 161:Src/main.c    ****   if (fres != FR_OK) {
 162:Src/main.c    ****     myprintf("f_mount error (%i)\r\n", fres);
 163:Src/main.c    ****     Error_Handler();
 164:Src/main.c    ****   }
 165:Src/main.c    **** 
 166:Src/main.c    ****   /* SDIO 4bit
 167:Src/main.c    ****   * 
 168:Src/main.c    ****   * After FATFS_LinkDriver (called by MX_FATFS_INIT()), mount filesystem then
 169:Src/main.c    ****   * try to enable 4bit mode with HAL_SD_ConfigWideBusOperation()
 170:Src/main.c    ****   *
 171:Src/main.c    ****   * Also enable hardware flow control and SD clock div = 3 or 4
 172:Src/main.c    ****   */
 173:Src/main.c    ****   
 174:Src/main.c    ****   // if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 175:Src/main.c    ****   // {
 176:Src/main.c    ****   //   myprintf("Could not config wide bus operation!\r\n");
 177:Src/main.c    ****   // }
 178:Src/main.c    **** 
 179:Src/main.c    ****   fres = f_open(&ch0, "0.txt", FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 180:Src/main.c    ****   if(fres == FR_OK) {
 181:Src/main.c    ****     myprintf("I was able to open '0.txt' for writing\r\n");
 182:Src/main.c    ****   } else {
 183:Src/main.c    ****     myprintf("f_open error (%i)\r\n", fres);
 184:Src/main.c    ****   }
 185:Src/main.c    **** 
 186:Src/main.c    ****   fres = f_open(&ch1, "1.txt", FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 187:Src/main.c    ****   if(fres == FR_OK) {
 188:Src/main.c    ****     myprintf("I was able to open '1.txt' for writing\r\n");
 189:Src/main.c    ****   } else {
 190:Src/main.c    ****     myprintf("f_open error (%i)\r\n", fres);
 191:Src/main.c    ****   }
 192:Src/main.c    **** 
 193:Src/main.c    ****   uint32_t bwt;
 194:Src/main.c    ****   uint16_t msg = 12345;
 195:Src/main.c    ****   fres = f_write(&ch0, msg, 2, &bwt);
 196:Src/main.c    ****   fres = f_write(&ch1, msg, 2, &bwt);
 197:Src/main.c    ****   if(fres == FR_OK) {
 198:Src/main.c    ****     myprintf("I was able to open write!\r\n");
 199:Src/main.c    ****   } else {
 200:Src/main.c    ****     myprintf("f_write error (%i)\r\n", fres);
 201:Src/main.c    ****   }
 202:Src/main.c    **** 
 203:Src/main.c    ****   HAL_Delay(1);
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 5


 204:Src/main.c    **** 
 205:Src/main.c    ****   f_sync(&ch0);
 206:Src/main.c    ****   f_sync(&ch1);
 207:Src/main.c    **** 
 208:Src/main.c    ****   f_close(&ch0);
 209:Src/main.c    ****   f_close(&ch1);
 210:Src/main.c    **** 
 211:Src/main.c    ****   f_open(&ch0, "0.txt", FA_WRITE | FA_READ);
 212:Src/main.c    ****   f_open(&ch1, "1.txt", FA_WRITE | FA_READ);
 213:Src/main.c    **** 
 214:Src/main.c    ****   /* I2S Acquisition */
 215:Src/main.c    ****   uint32_t count = 0;
 216:Src/main.c    ****   uint8_t channel = 0;
 217:Src/main.c    ****   uint8_t last_channel = 0;
 218:Src/main.c    ****   uint16_t data[2] = {0};
 219:Src/main.c    ****   uint16_t status[1] = {0};
 220:Src/main.c    ****   uint32_t bw0;
 221:Src/main.c    ****   uint32_t bw1;
 222:Src/main.c    ****   uint8_t overrun = 0; 
 223:Src/main.c    ****   uint32_t overrun_count = 0; 
 224:Src/main.c    **** 
 225:Src/main.c    ****   uint32_t out_of_sync_count = 0; 
 226:Src/main.c    ****   while(count < SAMPLE_COUNT) {
 227:Src/main.c    ****     HAL_I2S_Receive(&hi2s1, data, status, 1, 10, &overrun);
 228:Src/main.c    ****     // HAL_I2S_Receive(&hi2s1, data, status, 1, 10);
 229:Src/main.c    ****     overrun_count += overrun; 
 230:Src/main.c    ****     // User_I2S_Receive(&hi2s1, data, status, 1);
 231:Src/main.c    ****     channel = (uint8_t) status[0] & 0x4;
 232:Src/main.c    ****     if (status[0] != status[1]) {
 233:Src/main.c    ****       out_of_sync_count++; 
 234:Src/main.c    ****     }
 235:Src/main.c    ****     switch(channel) {
 236:Src/main.c    ****       case 0x0:
 237:Src/main.c    ****         I2S_RxBuffer_L[I2S_RxBuffer_L_Index++] = ((int32_t) data[0] << 16 | data[1]) >> 8;
 238:Src/main.c    ****         break;
 239:Src/main.c    ****       case 0x4:
 240:Src/main.c    ****         I2S_RxBuffer_R[I2S_RxBuffer_R_Index++] = ((int32_t) data[0] << 16 | data[1]) >> 8; 
 241:Src/main.c    ****         break;
 242:Src/main.c    ****     }
 243:Src/main.c    **** 
 244:Src/main.c    ****     if(I2S_RxBuffer_L_Index == SAMPLE_BUFFER_SIZE - 1) {
 245:Src/main.c    ****       f_write(&ch0, I2S_RxBuffer_L, SAMPLE_BUFFER_SIZE * 4, &bw0);
 246:Src/main.c    ****       I2S_RxBuffer_L_Index = 0;
 247:Src/main.c    ****     }
 248:Src/main.c    **** 
 249:Src/main.c    ****     if(I2S_RxBuffer_R_Index == SAMPLE_BUFFER_SIZE - 1) {
 250:Src/main.c    ****       f_write(&ch1, I2S_RxBuffer_R, SAMPLE_BUFFER_SIZE * 4, &bw1);
 251:Src/main.c    ****       I2S_RxBuffer_R_Index = 0;
 252:Src/main.c    ****     }
 253:Src/main.c    ****     count++;
 254:Src/main.c    ****   }
 255:Src/main.c    **** 
 256:Src/main.c    ****   /* FatFS teardown */
 257:Src/main.c    ****   f_close(&ch0);
 258:Src/main.c    ****   f_close(&ch1);
 259:Src/main.c    ****   f_mount(NULL, "", 0);
 260:Src/main.c    **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 6


 261:Src/main.c    ****   SEGGER_RTT_printf(0, "Out of sync: %d\n", out_of_sync_count);
 262:Src/main.c    ****   SEGGER_RTT_printf(0, "Overrun: %d\n", overrun_count);
 263:Src/main.c    **** 
 264:Src/main.c    **** 
 265:Src/main.c    ****   count = 0;
 266:Src/main.c    ****   char str[20];
 267:Src/main.c    ****   while(count < SAMPLE_BUFFER_SIZE / 2)
 268:Src/main.c    ****   {
 269:Src/main.c    ****     snprintf(str, 20, "%ld, %ld\n", I2S_RxBuffer_L[count], I2S_RxBuffer_R[count]);
 270:Src/main.c    ****     SEGGER_RTT_WriteString(0, str);
 271:Src/main.c    ****     HAL_Delay(1);
 272:Src/main.c    ****     count++;
 273:Src/main.c    ****   }
 274:Src/main.c    **** 
 275:Src/main.c    ****   /* SD Card Initialization and test. */
 276:Src/main.c    **** 
 277:Src/main.c    ****   // if (fres == FR_OK) {
 278:Src/main.c    ****   //     strcpy(buffer, "/");
 279:Src/main.c    ****   //     fres = scan_files(buffer);
 280:Src/main.c    ****   // }
 281:Src/main.c    **** 
 282:Src/main.c    ****   // //Try to open file
 283:Src/main.c    ****   // fres = f_open(&fil, "test.txt", FA_READ);
 284:Src/main.c    ****   // if (fres != FR_OK) {
 285:Src/main.c    ****   //   myprintf("f_open error (%i)\r\n", fres);
 286:Src/main.c    ****   //   while(1);
 287:Src/main.c    ****   // }
 288:Src/main.c    ****   // myprintf("I was able to open 'test.txt' for reading!\r\n");
 289:Src/main.c    **** 
 290:Src/main.c    ****   // BYTE readBuf[30];
 291:Src/main.c    ****   
 292:Src/main.c    ****   // //We can either use f_read OR f_gets to get data out of files
 293:Src/main.c    ****   // //f_gets is a wrapper on f_read that does some string formatting for us
 294:Src/main.c    ****   // TCHAR* rres = f_gets((TCHAR*)readBuf, 30, &fil);
 295:Src/main.c    ****   // if(rres != 0) {
 296:Src/main.c    ****   //   myprintf("Read string from 'test.txt' contents: ");
 297:Src/main.c    ****   //   SEGGER_RTT_WriteString(0, readBuf);
 298:Src/main.c    ****   //   SEGGER_RTT_WriteString(0, "\r\n");
 299:Src/main.c    **** 
 300:Src/main.c    ****   // } else {
 301:Src/main.c    ****   //   myprintf("f_gets error (%i)\r\n", fres);
 302:Src/main.c    ****   // }
 303:Src/main.c    ****   
 304:Src/main.c    ****   // //Close file, don't forget this!
 305:Src/main.c    ****   // f_close(&fil);
 306:Src/main.c    **** 
 307:Src/main.c    ****   // fres = f_open(&fil, "write.txt", FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 308:Src/main.c    ****   // if(fres == FR_OK) {
 309:Src/main.c    ****   //   myprintf("I was able to open 'write.txt' for writing\r\n");
 310:Src/main.c    ****   // } else {
 311:Src/main.c    ****   //   myprintf("f_open error (%i)\r\n", fres);
 312:Src/main.c    ****   // }
 313:Src/main.c    **** 
 314:Src/main.c    ****   // strncpy((char*)readBuf, "hello from mixr!", 19);
 315:Src/main.c    ****   // UINT bytesWrote; 
 316:Src/main.c    ****   // fres = f_write(&fil, readBuf, 19, &bytesWrote);
 317:Src/main.c    ****   // if(fres == FR_OK) {
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 7


 318:Src/main.c    ****   //   myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 319:Src/main.c    ****   // } else {
 320:Src/main.c    ****   //   myprintf("f_write error (%i)\r\n");
 321:Src/main.c    ****   // }
 322:Src/main.c    **** 
 323:Src/main.c    ****   // //Close file, don't forget this!
 324:Src/main.c    ****   // f_close(&fil);
 325:Src/main.c    **** 
 326:Src/main.c    ****   // //De-mount drive
 327:Src/main.c    ****   // f_mount(NULL, "", 0);
 328:Src/main.c    ****   
 329:Src/main.c    ****   while (1)
 330:Src/main.c    ****   {
 331:Src/main.c    ****     /* USER CODE END WHILE */
 332:Src/main.c    ****     HAL_GPIO_TogglePin(DEBUG_LED_0_GPIO_Port, DEBUG_LED_0_Pin);
 333:Src/main.c    ****     HAL_Delay(500);
 334:Src/main.c    ****     /* USER CODE BEGIN 3 */
 335:Src/main.c    ****   }
 336:Src/main.c    **** 
 337:Src/main.c    ****   /* USER CODE END 3 */
 338:Src/main.c    **** }
 339:Src/main.c    **** 
 340:Src/main.c    **** HAL_StatusTypeDef User_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *Buff, uint16_t *Status, uint3
 341:Src/main.c    **** {
 342:Src/main.c    ****     /* Process Locked */
 343:Src/main.c    ****   __HAL_LOCK(hi2s);
 344:Src/main.c    **** 
 345:Src/main.c    ****   if (hi2s->State != HAL_I2S_STATE_READY)
 346:Src/main.c    ****   {
 347:Src/main.c    ****     __HAL_UNLOCK(hi2s);
 348:Src/main.c    ****     return HAL_BUSY;
 349:Src/main.c    ****   }
 350:Src/main.c    **** 
 351:Src/main.c    ****     /* Check if the I2S is already enabled */
 352:Src/main.c    ****   if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 353:Src/main.c    ****   {
 354:Src/main.c    ****     /* Enable I2S peripheral */
 355:Src/main.c    ****     __HAL_I2S_ENABLE(hi2s);
 356:Src/main.c    ****   }
 357:Src/main.c    **** 
 358:Src/main.c    ****   /* Check if Master Receiver mode is selected */
 359:Src/main.c    ****   if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 360:Src/main.c    ****   {
 361:Src/main.c    ****     /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
 362:Src/main.c    ****     access to the SPI_SR register. */
 363:Src/main.c    ****     __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 364:Src/main.c    ****     __HAL_I2S_DISABLE(hi2s);
 365:Src/main.c    ****     __HAL_I2S_ENABLE(hi2s);
 366:Src/main.c    ****   }
 367:Src/main.c    **** 
 368:Src/main.c    ****   uint32_t RxXferCount = FrameCount;
 369:Src/main.c    ****   uint32_t RxXferIndex = 0;
 370:Src/main.c    ****   uint32_t RxStatusIndex = 0;
 371:Src/main.c    ****  
 372:Src/main.c    ****   /* Get initial word select pin. */
 373:Src/main.c    ****   GPIO_PinState StartWS = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 374:Src/main.c    **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 8


 375:Src/main.c    ****   /* Wait for transition on word select. */
 376:Src/main.c    ****   GPIO_PinState NextWS;
 377:Src/main.c    ****   while(NextWS = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4))
 378:Src/main.c    ****   {
 379:Src/main.c    ****      if(NextWS != StartWS) break;
 380:Src/main.c    ****   }
 381:Src/main.c    **** 
 382:Src/main.c    ****   /* Clear Rx FIFO */
 383:Src/main.c    ****   __IO uint32_t tmpreg;
 384:Src/main.c    ****   uint8_t  count = 0U;
 385:Src/main.c    ****   while ((hi2s->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 386:Src/main.c    ****   {
 387:Src/main.c    ****     count++;
 388:Src/main.c    ****     tmpreg = hi2s->Instance->DR;
 389:Src/main.c    ****     UNUSED(tmpreg); /* To avoid GCC warning */
 390:Src/main.c    ****     if (count == 4UL)
 391:Src/main.c    ****     {
 392:Src/main.c    ****       return HAL_TIMEOUT;
 393:Src/main.c    ****     }
 394:Src/main.c    ****   }
 395:Src/main.c    **** 
 396:Src/main.c    ****   while(RxXferCount > 0)
 397:Src/main.c    ****   {
 398:Src/main.c    ****     while (((__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_RXNE)) ? SET : RESET) != SET);
 399:Src/main.c    ****     Buff[RxXferIndex++] = (uint16_t)hi2s->Instance->DR;
 400:Src/main.c    **** 
 401:Src/main.c    ****     /* Check if an overrun occurs */
 402:Src/main.c    ****     if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 403:Src/main.c    ****     {
 404:Src/main.c    ****       /* Clear overrun flag */
 405:Src/main.c    ****       __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 406:Src/main.c    ****     }
 407:Src/main.c    **** 
 408:Src/main.c    ****     while (((__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_RXNE)) ? SET : RESET) != SET);
 409:Src/main.c    ****     Buff[RxXferIndex++] = (uint16_t)hi2s->Instance->DR;
 410:Src/main.c    ****     
 411:Src/main.c    ****     Status[RxStatusIndex++] = hi2s->Instance->SR;
 412:Src/main.c    ****     
 413:Src/main.c    ****     RxXferCount--;
 414:Src/main.c    ****     /* Check if an overrun occurs */
 415:Src/main.c    ****     if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 416:Src/main.c    ****     {
 417:Src/main.c    ****       /* Clear overrun flag */
 418:Src/main.c    ****       __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 419:Src/main.c    ****     }
 420:Src/main.c    ****   }
 421:Src/main.c    **** 
 422:Src/main.c    ****   hi2s->State = HAL_I2S_STATE_READY;
 423:Src/main.c    ****   __HAL_UNLOCK(hi2s);
 424:Src/main.c    ****   return HAL_OK;
 425:Src/main.c    **** }
 426:Src/main.c    **** 
 427:Src/main.c    **** FRESULT scan_files (
 428:Src/main.c    ****     char* path        /* Start node to be scanned (***also used as work area***) */
 429:Src/main.c    **** )
 430:Src/main.c    **** {
 431:Src/main.c    ****     FRESULT res;
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 9


 432:Src/main.c    ****     DIR dir;
 433:Src/main.c    ****     UINT i;
 434:Src/main.c    ****     static FILINFO fno;
 435:Src/main.c    **** 
 436:Src/main.c    **** 
 437:Src/main.c    ****     res = f_opendir(&dir, path);                       /* Open the directory */
 438:Src/main.c    ****     if (res == FR_OK) {
 439:Src/main.c    ****         for (;;) {
 440:Src/main.c    ****             res = f_readdir(&dir, &fno);                   /* Read a directory item */
 441:Src/main.c    ****             if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 442:Src/main.c    ****             // if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 443:Src/main.c    ****             //     i = strlen(path);
 444:Src/main.c    ****             //     sprintf(&path[i], "/%s", fno.fname);
 445:Src/main.c    ****             //     myprintf("%s\n", fno.fname);
 446:Src/main.c    ****             //     res = scan_files(path);                    /* Enter the directory */
 447:Src/main.c    ****             //     if (res != FR_OK) break;
 448:Src/main.c    ****             //     path[i] = 0;
 449:Src/main.c    ****             // } else {                                       /* It is a file. */
 450:Src/main.c    ****             SEGGER_RTT_WriteString(0, fno.fname);
 451:Src/main.c    ****             SEGGER_RTT_WriteString(0, "\r\n");
 452:Src/main.c    ****             //}
 453:Src/main.c    ****         }
 454:Src/main.c    ****         f_closedir(&dir);
 455:Src/main.c    ****     }
 456:Src/main.c    **** 
 457:Src/main.c    ****     return res;
 458:Src/main.c    **** }
 459:Src/main.c    **** 
 460:Src/main.c    **** /**
 461:Src/main.c    ****   * @brief System Clock Configuration
 462:Src/main.c    ****   * @retval None
 463:Src/main.c    ****   */
 464:Src/main.c    **** // void SystemClock_Config(void)
 465:Src/main.c    **** // {
 466:Src/main.c    **** //   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 467:Src/main.c    **** //   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 468:Src/main.c    **** //   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 469:Src/main.c    **** 
 470:Src/main.c    **** //   /** Configure the main internal regulator output voltage 
 471:Src/main.c    **** //   */
 472:Src/main.c    **** //   __HAL_RCC_PWR_CLK_ENABLE();
 473:Src/main.c    **** //   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 474:Src/main.c    **** //   /** Initializes the CPU, AHB and APB busses clocks 
 475:Src/main.c    **** //   */
 476:Src/main.c    **** //   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 477:Src/main.c    **** //   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 478:Src/main.c    **** //   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 479:Src/main.c    **** //   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 480:Src/main.c    **** //   RCC_OscInitStruct.PLL.PLLM = 25;
 481:Src/main.c    **** //   RCC_OscInitStruct.PLL.PLLN = 192;
 482:Src/main.c    **** //   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 483:Src/main.c    **** //   RCC_OscInitStruct.PLL.PLLQ = 4;
 484:Src/main.c    **** //   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 485:Src/main.c    **** //   {
 486:Src/main.c    **** //     Error_Handler();
 487:Src/main.c    **** //   }
 488:Src/main.c    **** //   /** Initializes the CPU, AHB and APB busses clocks 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 10


 489:Src/main.c    **** //   */
 490:Src/main.c    **** //   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 491:Src/main.c    **** //                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 492:Src/main.c    **** //   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 493:Src/main.c    **** //   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 494:Src/main.c    **** //   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 495:Src/main.c    **** //   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 496:Src/main.c    **** 
 497:Src/main.c    **** //   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 498:Src/main.c    **** //   {
 499:Src/main.c    **** //     Error_Handler();
 500:Src/main.c    **** //   }
 501:Src/main.c    **** //   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 502:Src/main.c    **** //                               |RCC_PERIPHCLK_SDMMC2|RCC_PERIPHCLK_I2S
 503:Src/main.c    **** //                               |RCC_PERIPHCLK_CLK48;
 504:Src/main.c    **** //   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 505:Src/main.c    **** //   PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 506:Src/main.c    **** //   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 507:Src/main.c    **** //   PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 508:Src/main.c    **** //   PeriphClkInitStruct.PLLI2SDivQ = 1;
 509:Src/main.c    **** //   PeriphClkInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
 510:Src/main.c    **** //   PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 511:Src/main.c    **** //   PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 512:Src/main.c    **** //   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 513:Src/main.c    **** //   PeriphClkInitStruct.Sdmmc2ClockSelection = RCC_SDMMC2CLKSOURCE_SYSCLK;
 514:Src/main.c    **** //   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 515:Src/main.c    **** //   {
 516:Src/main.c    **** //     Error_Handler();
 517:Src/main.c    **** //   }
 518:Src/main.c    **** // }
 519:Src/main.c    **** 
 520:Src/main.c    **** void SystemClock_Config(void)
 521:Src/main.c    **** {
 522:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 523:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 524:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 525:Src/main.c    **** 
 526:Src/main.c    ****   /** Configure the main internal regulator output voltage 
 527:Src/main.c    ****   */
 528:Src/main.c    ****   __HAL_RCC_PWR_CLK_ENABLE();
 529:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 530:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 531:Src/main.c    ****   */
 532:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 533:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 534:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 535:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 536:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 25;
 537:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 432;
 538:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 539:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 540:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 541:Src/main.c    ****   {
 542:Src/main.c    ****     Error_Handler();
 543:Src/main.c    ****   }
 544:Src/main.c    ****   /** Activate the Over-Drive mode 
 545:Src/main.c    ****   */
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 11


 546:Src/main.c    ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 547:Src/main.c    ****   {
 548:Src/main.c    ****     Error_Handler();
 549:Src/main.c    ****   }
 550:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 551:Src/main.c    ****   */
 552:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 553:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 554:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 555:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 556:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 557:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 558:Src/main.c    **** 
 559:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 560:Src/main.c    ****   {
 561:Src/main.c    ****     Error_Handler();
 562:Src/main.c    ****   }
 563:Src/main.c    ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 564:Src/main.c    ****                               |RCC_PERIPHCLK_SDMMC2|RCC_PERIPHCLK_I2S
 565:Src/main.c    ****                               |RCC_PERIPHCLK_CLK48;
 566:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 567:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 568:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 569:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 570:Src/main.c    ****   PeriphClkInitStruct.PLLI2SDivQ = 1;
 571:Src/main.c    ****   PeriphClkInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
 572:Src/main.c    ****   PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 573:Src/main.c    ****   PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 574:Src/main.c    ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 575:Src/main.c    ****   PeriphClkInitStruct.Sdmmc2ClockSelection = RCC_SDMMC2CLKSOURCE_CLK48;
 576:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 577:Src/main.c    ****   {
 578:Src/main.c    ****     Error_Handler();
 579:Src/main.c    ****   }
 580:Src/main.c    **** }
 581:Src/main.c    **** 
 582:Src/main.c    **** /**
 583:Src/main.c    ****   * @brief I2S1 Initialization Function
 584:Src/main.c    ****   * @param None
 585:Src/main.c    ****   * @retval None
 586:Src/main.c    ****   */
 587:Src/main.c    **** static void MX_I2S1_Init(void)
 588:Src/main.c    **** {
 589:Src/main.c    **** 
 590:Src/main.c    ****   /* USER CODE BEGIN I2S1_Init 0 */
 591:Src/main.c    **** 
 592:Src/main.c    ****   /* USER CODE END I2S1_Init 0 */
 593:Src/main.c    **** 
 594:Src/main.c    ****   /* USER CODE BEGIN I2S1_Init 1 */
 595:Src/main.c    **** 
 596:Src/main.c    ****   /* USER CODE END I2S1_Init 1 */
 597:Src/main.c    ****   hi2s1.Instance = SPI1;
 598:Src/main.c    ****   hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 599:Src/main.c    ****   hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 600:Src/main.c    ****   hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 601:Src/main.c    ****   hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 602:Src/main.c    ****   hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_88K;
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 12


 603:Src/main.c    ****   hi2s1.Init.CPOL = I2S_CPOL_LOW;
 604:Src/main.c    ****   hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 605:Src/main.c    ****   if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 606:Src/main.c    ****   {
 607:Src/main.c    ****     Error_Handler();
 608:Src/main.c    ****   }
 609:Src/main.c    ****   /* USER CODE BEGIN I2S1_Init 2 */
 610:Src/main.c    **** 
 611:Src/main.c    ****   /* USER CODE END I2S1_Init 2 */
 612:Src/main.c    **** 
 613:Src/main.c    **** }
 614:Src/main.c    **** 
 615:Src/main.c    **** /**
 616:Src/main.c    ****   * @brief QUADSPI Initialization Function
 617:Src/main.c    ****   * @param None
 618:Src/main.c    ****   * @retval None
 619:Src/main.c    ****   */
 620:Src/main.c    **** static void MX_QUADSPI_Init(void)
 621:Src/main.c    **** {
 622:Src/main.c    **** 
 623:Src/main.c    ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 624:Src/main.c    **** 
 625:Src/main.c    ****   /* USER CODE END QUADSPI_Init 0 */
 626:Src/main.c    **** 
 627:Src/main.c    ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 628:Src/main.c    **** 
 629:Src/main.c    ****   /* USER CODE END QUADSPI_Init 1 */
 630:Src/main.c    ****   /* QUADSPI parameter configuration*/
 631:Src/main.c    ****   hqspi.Instance = QUADSPI;
 632:Src/main.c    ****   hqspi.Init.ClockPrescaler = 255;
 633:Src/main.c    ****   hqspi.Init.FifoThreshold = 1;
 634:Src/main.c    ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 635:Src/main.c    ****   hqspi.Init.FlashSize = 1;
 636:Src/main.c    ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 637:Src/main.c    ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 638:Src/main.c    ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 639:Src/main.c    ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 640:Src/main.c    ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 641:Src/main.c    ****   {
 642:Src/main.c    ****     Error_Handler();
 643:Src/main.c    ****   }
 644:Src/main.c    ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 645:Src/main.c    **** 
 646:Src/main.c    ****   /* USER CODE END QUADSPI_Init 2 */
 647:Src/main.c    **** 
 648:Src/main.c    **** }
 649:Src/main.c    **** 
 650:Src/main.c    **** /**
 651:Src/main.c    ****   * @brief SDMMC2 Initialization Function
 652:Src/main.c    ****   * @param None
 653:Src/main.c    ****   * @retval None
 654:Src/main.c    ****   */
 655:Src/main.c    **** static void MX_SDMMC2_SD_Init(void)
 656:Src/main.c    **** {
  27              		.loc 1 656 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 13


  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 657:Src/main.c    **** 
 658:Src/main.c    ****   /* USER CODE BEGIN SDMMC2_Init 0 */
 659:Src/main.c    **** 
 660:Src/main.c    ****   /* USER CODE END SDMMC2_Init 0 */
 661:Src/main.c    **** 
 662:Src/main.c    ****   /* USER CODE BEGIN SDMMC2_Init 1 */
 663:Src/main.c    **** 
 664:Src/main.c    ****   /* USER CODE END SDMMC2_Init 1 */
 665:Src/main.c    ****   hsd2.Instance = SDMMC2;
  32              		.loc 1 665 3 view .LVU1
  33              		.loc 1 665 17 is_stmt 0 view .LVU2
  34 0000 054B     		ldr	r3, .L2
  35 0002 064A     		ldr	r2, .L2+4
  36 0004 1A60     		str	r2, [r3]
 666:Src/main.c    ****   hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  37              		.loc 1 666 3 is_stmt 1 view .LVU3
  38              		.loc 1 666 23 is_stmt 0 view .LVU4
  39 0006 0022     		movs	r2, #0
  40 0008 5A60     		str	r2, [r3, #4]
 667:Src/main.c    ****   hsd2.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
  41              		.loc 1 667 3 is_stmt 1 view .LVU5
  42              		.loc 1 667 25 is_stmt 0 view .LVU6
  43 000a 9A60     		str	r2, [r3, #8]
 668:Src/main.c    ****   hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  44              		.loc 1 668 3 is_stmt 1 view .LVU7
  45              		.loc 1 668 28 is_stmt 0 view .LVU8
  46 000c DA60     		str	r2, [r3, #12]
 669:Src/main.c    ****   hsd2.Init.BusWide = SDMMC_BUS_WIDE_1B;
  47              		.loc 1 669 3 is_stmt 1 view .LVU9
  48              		.loc 1 669 21 is_stmt 0 view .LVU10
  49 000e 1A61     		str	r2, [r3, #16]
 670:Src/main.c    ****   hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  50              		.loc 1 670 3 is_stmt 1 view .LVU11
  51              		.loc 1 670 33 is_stmt 0 view .LVU12
  52 0010 5A61     		str	r2, [r3, #20]
 671:Src/main.c    ****   hsd2.Init.ClockDiv = 0;
  53              		.loc 1 671 3 is_stmt 1 view .LVU13
  54              		.loc 1 671 22 is_stmt 0 view .LVU14
  55 0012 9A61     		str	r2, [r3, #24]
 672:Src/main.c    ****   /* USER CODE BEGIN SDMMC2_Init 2 */
 673:Src/main.c    **** 
 674:Src/main.c    ****   /* USER CODE END SDMMC2_Init 2 */
 675:Src/main.c    **** 
 676:Src/main.c    **** }
  56              		.loc 1 676 1 view .LVU15
  57 0014 7047     		bx	lr
  58              	.L3:
  59 0016 00BF     		.align	2
  60              	.L2:
  61 0018 00000000 		.word	hsd2
  62 001c 001C0140 		.word	1073814528
  63              		.cfi_endproc
  64              	.LFE150:
  66              		.section	.text.MX_GPIO_Init,"ax",%progbits
  67              		.align	1
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 14


  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv5-d16
  73              	MX_GPIO_Init:
  74              	.LFB155:
 677:Src/main.c    **** 
 678:Src/main.c    **** /**
 679:Src/main.c    ****   * @brief SPI4 Initialization Function
 680:Src/main.c    ****   * @param None
 681:Src/main.c    ****   * @retval None
 682:Src/main.c    ****   */
 683:Src/main.c    **** static void MX_SPI4_Init(void)
 684:Src/main.c    **** {
 685:Src/main.c    **** 
 686:Src/main.c    ****   /* USER CODE BEGIN SPI4_Init 0 */
 687:Src/main.c    **** 
 688:Src/main.c    ****   /* USER CODE END SPI4_Init 0 */
 689:Src/main.c    **** 
 690:Src/main.c    ****   /* USER CODE BEGIN SPI4_Init 1 */
 691:Src/main.c    **** 
 692:Src/main.c    ****   /* USER CODE END SPI4_Init 1 */
 693:Src/main.c    ****   /* SPI4 parameter configuration*/
 694:Src/main.c    ****   hspi4.Instance = SPI4;
 695:Src/main.c    ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 696:Src/main.c    ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 697:Src/main.c    ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 698:Src/main.c    ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 699:Src/main.c    ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 700:Src/main.c    ****   hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 701:Src/main.c    ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 702:Src/main.c    ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 703:Src/main.c    ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 704:Src/main.c    ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 705:Src/main.c    ****   hspi4.Init.CRCPolynomial = 7;
 706:Src/main.c    ****   hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 707:Src/main.c    ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 708:Src/main.c    ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 709:Src/main.c    ****   {
 710:Src/main.c    ****     Error_Handler();
 711:Src/main.c    ****   }
 712:Src/main.c    ****   /* USER CODE BEGIN SPI4_Init 2 */
 713:Src/main.c    **** 
 714:Src/main.c    ****   /* USER CODE END SPI4_Init 2 */
 715:Src/main.c    **** 
 716:Src/main.c    **** }
 717:Src/main.c    **** 
 718:Src/main.c    **** /**
 719:Src/main.c    ****   * @brief USART1 Initialization Function
 720:Src/main.c    ****   * @param None
 721:Src/main.c    ****   * @retval None
 722:Src/main.c    ****   */
 723:Src/main.c    **** static void MX_USART1_UART_Init(void)
 724:Src/main.c    **** {
 725:Src/main.c    **** 
 726:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 0 */
 727:Src/main.c    **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 15


 728:Src/main.c    ****   /* USER CODE END USART1_Init 0 */
 729:Src/main.c    **** 
 730:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 1 */
 731:Src/main.c    **** 
 732:Src/main.c    ****   /* USER CODE END USART1_Init 1 */
 733:Src/main.c    ****   huart1.Instance = USART1;
 734:Src/main.c    ****   huart1.Init.BaudRate = 115200;
 735:Src/main.c    ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 736:Src/main.c    ****   huart1.Init.StopBits = UART_STOPBITS_1;
 737:Src/main.c    ****   huart1.Init.Parity = UART_PARITY_NONE;
 738:Src/main.c    ****   huart1.Init.Mode = UART_MODE_TX_RX;
 739:Src/main.c    ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 740:Src/main.c    ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 741:Src/main.c    ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 742:Src/main.c    ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 743:Src/main.c    ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 744:Src/main.c    ****   {
 745:Src/main.c    ****     Error_Handler();
 746:Src/main.c    ****   }
 747:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 2 */
 748:Src/main.c    **** 
 749:Src/main.c    ****   /* USER CODE END USART1_Init 2 */
 750:Src/main.c    **** 
 751:Src/main.c    **** }
 752:Src/main.c    **** 
 753:Src/main.c    **** /**
 754:Src/main.c    ****   * @brief USART2 Initialization Function
 755:Src/main.c    ****   * @param None
 756:Src/main.c    ****   * @retval None
 757:Src/main.c    ****   */
 758:Src/main.c    **** static void MX_USART2_UART_Init(void)
 759:Src/main.c    **** {
 760:Src/main.c    **** 
 761:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 0 */
 762:Src/main.c    **** 
 763:Src/main.c    ****   /* USER CODE END USART2_Init 0 */
 764:Src/main.c    **** 
 765:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 1 */
 766:Src/main.c    **** 
 767:Src/main.c    ****   /* USER CODE END USART2_Init 1 */
 768:Src/main.c    ****   huart2.Instance = USART2;
 769:Src/main.c    ****   huart2.Init.BaudRate = 115200;
 770:Src/main.c    ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 771:Src/main.c    ****   huart2.Init.StopBits = UART_STOPBITS_1;
 772:Src/main.c    ****   huart2.Init.Parity = UART_PARITY_NONE;
 773:Src/main.c    ****   huart2.Init.Mode = UART_MODE_TX_RX;
 774:Src/main.c    ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 775:Src/main.c    ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 776:Src/main.c    ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 777:Src/main.c    ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 778:Src/main.c    ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 779:Src/main.c    ****   {
 780:Src/main.c    ****     Error_Handler();
 781:Src/main.c    ****   }
 782:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 2 */
 783:Src/main.c    **** 
 784:Src/main.c    ****   /* USER CODE END USART2_Init 2 */
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 16


 785:Src/main.c    **** 
 786:Src/main.c    **** }
 787:Src/main.c    **** 
 788:Src/main.c    **** /**
 789:Src/main.c    ****   * @brief USB_OTG_FS Initialization Function
 790:Src/main.c    ****   * @param None
 791:Src/main.c    ****   * @retval None
 792:Src/main.c    ****   */
 793:Src/main.c    **** static void MX_USB_OTG_FS_PCD_Init(void)
 794:Src/main.c    **** {
 795:Src/main.c    **** 
 796:Src/main.c    ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 797:Src/main.c    **** 
 798:Src/main.c    ****   /* USER CODE END USB_OTG_FS_Init 0 */
 799:Src/main.c    **** 
 800:Src/main.c    ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 801:Src/main.c    **** 
 802:Src/main.c    ****   /* USER CODE END USB_OTG_FS_Init 1 */
 803:Src/main.c    ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 804:Src/main.c    ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 805:Src/main.c    ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 806:Src/main.c    ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 807:Src/main.c    ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 808:Src/main.c    ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 809:Src/main.c    ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 810:Src/main.c    ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 811:Src/main.c    ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 812:Src/main.c    ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 813:Src/main.c    ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 814:Src/main.c    ****   {
 815:Src/main.c    ****     Error_Handler();
 816:Src/main.c    ****   }
 817:Src/main.c    ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 818:Src/main.c    **** 
 819:Src/main.c    ****   /* USER CODE END USB_OTG_FS_Init 2 */
 820:Src/main.c    **** 
 821:Src/main.c    **** }
 822:Src/main.c    **** 
 823:Src/main.c    **** /**
 824:Src/main.c    ****   * @brief GPIO Initialization Function
 825:Src/main.c    ****   * @param None
 826:Src/main.c    ****   * @retval None
 827:Src/main.c    ****   */
 828:Src/main.c    **** static void MX_GPIO_Init(void)
 829:Src/main.c    **** {
  75              		.loc 1 829 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 56
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  80              	.LCFI0:
  81              		.cfi_def_cfa_offset 20
  82              		.cfi_offset 4, -20
  83              		.cfi_offset 5, -16
  84              		.cfi_offset 6, -12
  85              		.cfi_offset 7, -8
  86              		.cfi_offset 14, -4
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 17


  87 0002 8FB0     		sub	sp, sp, #60
  88              	.LCFI1:
  89              		.cfi_def_cfa_offset 80
 830:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  90              		.loc 1 830 3 view .LVU17
  91              		.loc 1 830 20 is_stmt 0 view .LVU18
  92 0004 0024     		movs	r4, #0
  93 0006 0994     		str	r4, [sp, #36]
  94 0008 0A94     		str	r4, [sp, #40]
  95 000a 0B94     		str	r4, [sp, #44]
  96 000c 0C94     		str	r4, [sp, #48]
  97 000e 0D94     		str	r4, [sp, #52]
 831:Src/main.c    **** 
 832:Src/main.c    ****   /* GPIO Ports Clock Enable */
 833:Src/main.c    ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  98              		.loc 1 833 3 is_stmt 1 view .LVU19
  99              	.LBB36:
 100              		.loc 1 833 3 view .LVU20
 101              		.loc 1 833 3 view .LVU21
 102 0010 3C4B     		ldr	r3, .L6
 103 0012 1A6B     		ldr	r2, [r3, #48]
 104 0014 42F01002 		orr	r2, r2, #16
 105 0018 1A63     		str	r2, [r3, #48]
 106              		.loc 1 833 3 view .LVU22
 107 001a 1A6B     		ldr	r2, [r3, #48]
 108 001c 02F01002 		and	r2, r2, #16
 109 0020 0192     		str	r2, [sp, #4]
 110              		.loc 1 833 3 view .LVU23
 111 0022 019A     		ldr	r2, [sp, #4]
 112              	.LBE36:
 834:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 113              		.loc 1 834 3 view .LVU24
 114              	.LBB37:
 115              		.loc 1 834 3 view .LVU25
 116              		.loc 1 834 3 view .LVU26
 117 0024 1A6B     		ldr	r2, [r3, #48]
 118 0026 42F00402 		orr	r2, r2, #4
 119 002a 1A63     		str	r2, [r3, #48]
 120              		.loc 1 834 3 view .LVU27
 121 002c 1A6B     		ldr	r2, [r3, #48]
 122 002e 02F00402 		and	r2, r2, #4
 123 0032 0292     		str	r2, [sp, #8]
 124              		.loc 1 834 3 view .LVU28
 125 0034 029A     		ldr	r2, [sp, #8]
 126              	.LBE37:
 835:Src/main.c    ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 127              		.loc 1 835 3 view .LVU29
 128              	.LBB38:
 129              		.loc 1 835 3 view .LVU30
 130              		.loc 1 835 3 view .LVU31
 131 0036 1A6B     		ldr	r2, [r3, #48]
 132 0038 42F02002 		orr	r2, r2, #32
 133 003c 1A63     		str	r2, [r3, #48]
 134              		.loc 1 835 3 view .LVU32
 135 003e 1A6B     		ldr	r2, [r3, #48]
 136 0040 02F02002 		and	r2, r2, #32
 137 0044 0392     		str	r2, [sp, #12]
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 18


 138              		.loc 1 835 3 view .LVU33
 139 0046 039A     		ldr	r2, [sp, #12]
 140              	.LBE38:
 836:Src/main.c    ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 141              		.loc 1 836 3 view .LVU34
 142              	.LBB39:
 143              		.loc 1 836 3 view .LVU35
 144              		.loc 1 836 3 view .LVU36
 145 0048 1A6B     		ldr	r2, [r3, #48]
 146 004a 42F08002 		orr	r2, r2, #128
 147 004e 1A63     		str	r2, [r3, #48]
 148              		.loc 1 836 3 view .LVU37
 149 0050 1A6B     		ldr	r2, [r3, #48]
 150 0052 02F08002 		and	r2, r2, #128
 151 0056 0492     		str	r2, [sp, #16]
 152              		.loc 1 836 3 view .LVU38
 153 0058 049A     		ldr	r2, [sp, #16]
 154              	.LBE39:
 837:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 155              		.loc 1 837 3 view .LVU39
 156              	.LBB40:
 157              		.loc 1 837 3 view .LVU40
 158              		.loc 1 837 3 view .LVU41
 159 005a 1A6B     		ldr	r2, [r3, #48]
 160 005c 42F00102 		orr	r2, r2, #1
 161 0060 1A63     		str	r2, [r3, #48]
 162              		.loc 1 837 3 view .LVU42
 163 0062 1A6B     		ldr	r2, [r3, #48]
 164 0064 02F00102 		and	r2, r2, #1
 165 0068 0592     		str	r2, [sp, #20]
 166              		.loc 1 837 3 view .LVU43
 167 006a 059A     		ldr	r2, [sp, #20]
 168              	.LBE40:
 838:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 169              		.loc 1 838 3 view .LVU44
 170              	.LBB41:
 171              		.loc 1 838 3 view .LVU45
 172              		.loc 1 838 3 view .LVU46
 173 006c 1A6B     		ldr	r2, [r3, #48]
 174 006e 42F00202 		orr	r2, r2, #2
 175 0072 1A63     		str	r2, [r3, #48]
 176              		.loc 1 838 3 view .LVU47
 177 0074 1A6B     		ldr	r2, [r3, #48]
 178 0076 02F00202 		and	r2, r2, #2
 179 007a 0692     		str	r2, [sp, #24]
 180              		.loc 1 838 3 view .LVU48
 181 007c 069A     		ldr	r2, [sp, #24]
 182              	.LBE41:
 839:Src/main.c    ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 183              		.loc 1 839 3 view .LVU49
 184              	.LBB42:
 185              		.loc 1 839 3 view .LVU50
 186              		.loc 1 839 3 view .LVU51
 187 007e 1A6B     		ldr	r2, [r3, #48]
 188 0080 42F00802 		orr	r2, r2, #8
 189 0084 1A63     		str	r2, [r3, #48]
 190              		.loc 1 839 3 view .LVU52
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 19


 191 0086 1A6B     		ldr	r2, [r3, #48]
 192 0088 02F00802 		and	r2, r2, #8
 193 008c 0792     		str	r2, [sp, #28]
 194              		.loc 1 839 3 view .LVU53
 195 008e 079A     		ldr	r2, [sp, #28]
 196              	.LBE42:
 840:Src/main.c    ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 197              		.loc 1 840 3 view .LVU54
 198              	.LBB43:
 199              		.loc 1 840 3 view .LVU55
 200              		.loc 1 840 3 view .LVU56
 201 0090 1A6B     		ldr	r2, [r3, #48]
 202 0092 42F04002 		orr	r2, r2, #64
 203 0096 1A63     		str	r2, [r3, #48]
 204              		.loc 1 840 3 view .LVU57
 205 0098 1B6B     		ldr	r3, [r3, #48]
 206 009a 03F04003 		and	r3, r3, #64
 207 009e 0893     		str	r3, [sp, #32]
 208              		.loc 1 840 3 view .LVU58
 209 00a0 089B     		ldr	r3, [sp, #32]
 210              	.LBE43:
 841:Src/main.c    **** 
 842:Src/main.c    ****   /*Configure GPIO pin Output Level */
 843:Src/main.c    ****   HAL_GPIO_WritePin(GPIOF, DEBUG_LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin 
 211              		.loc 1 843 3 view .LVU59
 212 00a2 194F     		ldr	r7, .L6+4
 213 00a4 2246     		mov	r2, r4
 214 00a6 2F21     		movs	r1, #47
 215 00a8 3846     		mov	r0, r7
 216 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 217              	.LVL0:
 844:Src/main.c    ****                           |FLASH_NRESET_Pin, GPIO_PIN_RESET);
 845:Src/main.c    **** 
 846:Src/main.c    ****   /*Configure GPIO pin Output Level */
 847:Src/main.c    ****   HAL_GPIO_WritePin(ADC_nRESET_GPIO_Port, ADC_nRESET_Pin, GPIO_PIN_SET);
 218              		.loc 1 847 3 view .LVU60
 219 00ae 174E     		ldr	r6, .L6+8
 220 00b0 0122     		movs	r2, #1
 221 00b2 1146     		mov	r1, r2
 222 00b4 3046     		mov	r0, r6
 223 00b6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 224              	.LVL1:
 848:Src/main.c    **** 
 849:Src/main.c    ****   /*Configure GPIO pins : DEBUG_LED_0_Pin LED_1_Pin LED_2_Pin LED_3_Pin 
 850:Src/main.c    ****                            FLASH_NRESET_Pin */
 851:Src/main.c    ****   GPIO_InitStruct.Pin = DEBUG_LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin 
 225              		.loc 1 851 3 view .LVU61
 226              		.loc 1 851 23 is_stmt 0 view .LVU62
 227 00ba 2F23     		movs	r3, #47
 228 00bc 0993     		str	r3, [sp, #36]
 852:Src/main.c    ****                           |FLASH_NRESET_Pin;
 853:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 229              		.loc 1 853 3 is_stmt 1 view .LVU63
 230              		.loc 1 853 24 is_stmt 0 view .LVU64
 231 00be 0125     		movs	r5, #1
 232 00c0 0A95     		str	r5, [sp, #40]
 854:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 20


 233              		.loc 1 854 3 is_stmt 1 view .LVU65
 234              		.loc 1 854 24 is_stmt 0 view .LVU66
 235 00c2 0B94     		str	r4, [sp, #44]
 855:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 236              		.loc 1 855 3 is_stmt 1 view .LVU67
 237              		.loc 1 855 25 is_stmt 0 view .LVU68
 238 00c4 0C94     		str	r4, [sp, #48]
 856:Src/main.c    ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 239              		.loc 1 856 3 is_stmt 1 view .LVU69
 240 00c6 09A9     		add	r1, sp, #36
 241 00c8 3846     		mov	r0, r7
 242 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL2:
 857:Src/main.c    **** 
 858:Src/main.c    ****   /*Configure GPIO pins : INST0_CLIPPING_Pin INST1_CLIPPING_Pin */
 859:Src/main.c    ****   GPIO_InitStruct.Pin = INST0_CLIPPING_Pin|INST1_CLIPPING_Pin;
 244              		.loc 1 859 3 view .LVU70
 245              		.loc 1 859 23 is_stmt 0 view .LVU71
 246 00ce 0C23     		movs	r3, #12
 247 00d0 0993     		str	r3, [sp, #36]
 860:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 248              		.loc 1 860 3 is_stmt 1 view .LVU72
 249              		.loc 1 860 24 is_stmt 0 view .LVU73
 250 00d2 0A94     		str	r4, [sp, #40]
 861:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 861 3 is_stmt 1 view .LVU74
 252              		.loc 1 861 24 is_stmt 0 view .LVU75
 253 00d4 0B94     		str	r4, [sp, #44]
 862:Src/main.c    ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 254              		.loc 1 862 3 is_stmt 1 view .LVU76
 255 00d6 09A9     		add	r1, sp, #36
 256 00d8 0D48     		ldr	r0, .L6+12
 257 00da FFF7FEFF 		bl	HAL_GPIO_Init
 258              	.LVL3:
 863:Src/main.c    **** 
 864:Src/main.c    ****   /*Configure GPIO pin : ADC_nRESET_Pin */
 865:Src/main.c    ****   GPIO_InitStruct.Pin = ADC_nRESET_Pin;
 259              		.loc 1 865 3 view .LVU77
 260              		.loc 1 865 23 is_stmt 0 view .LVU78
 261 00de 0995     		str	r5, [sp, #36]
 866:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 262              		.loc 1 866 3 is_stmt 1 view .LVU79
 263              		.loc 1 866 24 is_stmt 0 view .LVU80
 264 00e0 0A95     		str	r5, [sp, #40]
 867:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 265              		.loc 1 867 3 is_stmt 1 view .LVU81
 266              		.loc 1 867 24 is_stmt 0 view .LVU82
 267 00e2 0B94     		str	r4, [sp, #44]
 868:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 268              		.loc 1 868 3 is_stmt 1 view .LVU83
 269              		.loc 1 868 25 is_stmt 0 view .LVU84
 270 00e4 0C94     		str	r4, [sp, #48]
 869:Src/main.c    ****   HAL_GPIO_Init(ADC_nRESET_GPIO_Port, &GPIO_InitStruct);
 271              		.loc 1 869 3 is_stmt 1 view .LVU85
 272 00e6 09A9     		add	r1, sp, #36
 273 00e8 3046     		mov	r0, r6
 274 00ea FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 21


 275              	.LVL4:
 870:Src/main.c    **** 
 871:Src/main.c    ****   /*Configure GPIO pins : SD_DETECT_Pin ESP32_IO25_STM32_SD_ACCESS_EN_Pin */
 872:Src/main.c    ****   GPIO_InitStruct.Pin = SD_DETECT_Pin|ESP32_IO25_STM32_SD_ACCESS_EN_Pin;
 276              		.loc 1 872 3 view .LVU86
 277              		.loc 1 872 23 is_stmt 0 view .LVU87
 278 00ee 4FF4C043 		mov	r3, #24576
 279 00f2 0993     		str	r3, [sp, #36]
 873:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 280              		.loc 1 873 3 is_stmt 1 view .LVU88
 281              		.loc 1 873 24 is_stmt 0 view .LVU89
 282 00f4 0A94     		str	r4, [sp, #40]
 874:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 283              		.loc 1 874 3 is_stmt 1 view .LVU90
 284              		.loc 1 874 24 is_stmt 0 view .LVU91
 285 00f6 0B94     		str	r4, [sp, #44]
 875:Src/main.c    ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 286              		.loc 1 875 3 is_stmt 1 view .LVU92
 287 00f8 09A9     		add	r1, sp, #36
 288 00fa 0648     		ldr	r0, .L6+16
 289 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 290              	.LVL5:
 876:Src/main.c    **** 
 877:Src/main.c    **** }
 291              		.loc 1 877 1 is_stmt 0 view .LVU93
 292 0100 0FB0     		add	sp, sp, #60
 293              	.LCFI2:
 294              		.cfi_def_cfa_offset 20
 295              		@ sp needed
 296 0102 F0BD     		pop	{r4, r5, r6, r7, pc}
 297              	.L7:
 298              		.align	2
 299              	.L6:
 300 0104 00380240 		.word	1073887232
 301 0108 00140240 		.word	1073878016
 302 010c 00040240 		.word	1073873920
 303 0110 001C0240 		.word	1073880064
 304 0114 00180240 		.word	1073879040
 305              		.cfi_endproc
 306              	.LFE155:
 308              		.section	.text.MX_DMA_Init,"ax",%progbits
 309              		.align	1
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 313              		.fpu fpv5-d16
 315              	MX_DMA_Init:
 316              	.LFB156:
 878:Src/main.c    **** 
 879:Src/main.c    **** /** 
 880:Src/main.c    ****   * Enable DMA controller clock
 881:Src/main.c    ****   */
 882:Src/main.c    **** static void MX_DMA_Init(void) 
 883:Src/main.c    **** {
 317              		.loc 1 883 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 22


 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321 0000 00B5     		push	{lr}
 322              	.LCFI3:
 323              		.cfi_def_cfa_offset 4
 324              		.cfi_offset 14, -4
 325 0002 83B0     		sub	sp, sp, #12
 326              	.LCFI4:
 327              		.cfi_def_cfa_offset 16
 884:Src/main.c    **** 
 885:Src/main.c    ****   /* DMA controller clock enable */
 886:Src/main.c    ****   __HAL_RCC_DMA2_CLK_ENABLE();
 328              		.loc 1 886 3 view .LVU95
 329              	.LBB44:
 330              		.loc 1 886 3 view .LVU96
 331              		.loc 1 886 3 view .LVU97
 332 0004 0E4B     		ldr	r3, .L10
 333 0006 1A6B     		ldr	r2, [r3, #48]
 334 0008 42F48002 		orr	r2, r2, #4194304
 335 000c 1A63     		str	r2, [r3, #48]
 336              		.loc 1 886 3 view .LVU98
 337 000e 1B6B     		ldr	r3, [r3, #48]
 338 0010 03F48003 		and	r3, r3, #4194304
 339 0014 0193     		str	r3, [sp, #4]
 340              		.loc 1 886 3 view .LVU99
 341 0016 019B     		ldr	r3, [sp, #4]
 342              	.LBE44:
 887:Src/main.c    **** 
 888:Src/main.c    ****   /* DMA interrupt init */
 889:Src/main.c    ****   /* DMA2_Stream0_IRQn interrupt configuration */
 890:Src/main.c    ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 343              		.loc 1 890 3 view .LVU100
 344 0018 0022     		movs	r2, #0
 345 001a 1146     		mov	r1, r2
 346 001c 3820     		movs	r0, #56
 347 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 348              	.LVL6:
 891:Src/main.c    ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 349              		.loc 1 891 3 view .LVU101
 350 0022 3820     		movs	r0, #56
 351 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 352              	.LVL7:
 892:Src/main.c    ****   /* DMA2_Stream5_IRQn interrupt configuration */
 893:Src/main.c    ****   HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 353              		.loc 1 893 3 view .LVU102
 354 0028 0022     		movs	r2, #0
 355 002a 1146     		mov	r1, r2
 356 002c 4420     		movs	r0, #68
 357 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 358              	.LVL8:
 894:Src/main.c    ****   HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 359              		.loc 1 894 3 view .LVU103
 360 0032 4420     		movs	r0, #68
 361 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 362              	.LVL9:
 895:Src/main.c    **** 
 896:Src/main.c    **** }
 363              		.loc 1 896 1 is_stmt 0 view .LVU104
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 23


 364 0038 03B0     		add	sp, sp, #12
 365              	.LCFI5:
 366              		.cfi_def_cfa_offset 4
 367              		@ sp needed
 368 003a 5DF804FB 		ldr	pc, [sp], #4
 369              	.L11:
 370 003e 00BF     		.align	2
 371              	.L10:
 372 0040 00380240 		.word	1073887232
 373              		.cfi_endproc
 374              	.LFE156:
 376              		.section	.text.MX_I2S1_Init,"ax",%progbits
 377              		.align	1
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu fpv5-d16
 383              	MX_I2S1_Init:
 384              	.LFB148:
 588:Src/main.c    **** 
 385              		.loc 1 588 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 389 0000 08B5     		push	{r3, lr}
 390              	.LCFI6:
 391              		.cfi_def_cfa_offset 8
 392              		.cfi_offset 3, -8
 393              		.cfi_offset 14, -4
 597:Src/main.c    ****   hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 394              		.loc 1 597 3 view .LVU106
 597:Src/main.c    ****   hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 395              		.loc 1 597 18 is_stmt 0 view .LVU107
 396 0002 0A48     		ldr	r0, .L14
 397 0004 0A4B     		ldr	r3, .L14+4
 398 0006 0360     		str	r3, [r0]
 598:Src/main.c    ****   hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 399              		.loc 1 598 3 is_stmt 1 view .LVU108
 598:Src/main.c    ****   hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 400              		.loc 1 598 19 is_stmt 0 view .LVU109
 401 0008 4FF44073 		mov	r3, #768
 402 000c 4360     		str	r3, [r0, #4]
 599:Src/main.c    ****   hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 403              		.loc 1 599 3 is_stmt 1 view .LVU110
 599:Src/main.c    ****   hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 404              		.loc 1 599 23 is_stmt 0 view .LVU111
 405 000e 0023     		movs	r3, #0
 406 0010 8360     		str	r3, [r0, #8]
 600:Src/main.c    ****   hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 407              		.loc 1 600 3 is_stmt 1 view .LVU112
 600:Src/main.c    ****   hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 408              		.loc 1 600 25 is_stmt 0 view .LVU113
 409 0012 0322     		movs	r2, #3
 410 0014 C260     		str	r2, [r0, #12]
 601:Src/main.c    ****   hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_88K;
 411              		.loc 1 601 3 is_stmt 1 view .LVU114
 601:Src/main.c    ****   hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_88K;
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 24


 412              		.loc 1 601 25 is_stmt 0 view .LVU115
 413 0016 4FF40072 		mov	r2, #512
 414 001a 0261     		str	r2, [r0, #16]
 602:Src/main.c    ****   hi2s1.Init.CPOL = I2S_CPOL_LOW;
 415              		.loc 1 602 3 is_stmt 1 view .LVU116
 602:Src/main.c    ****   hi2s1.Init.CPOL = I2S_CPOL_LOW;
 416              		.loc 1 602 24 is_stmt 0 view .LVU117
 417 001c 054A     		ldr	r2, .L14+8
 418 001e 4261     		str	r2, [r0, #20]
 603:Src/main.c    ****   hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 419              		.loc 1 603 3 is_stmt 1 view .LVU118
 603:Src/main.c    ****   hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 420              		.loc 1 603 19 is_stmt 0 view .LVU119
 421 0020 8361     		str	r3, [r0, #24]
 604:Src/main.c    ****   if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 422              		.loc 1 604 3 is_stmt 1 view .LVU120
 604:Src/main.c    ****   if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 423              		.loc 1 604 26 is_stmt 0 view .LVU121
 424 0022 0223     		movs	r3, #2
 425 0024 C361     		str	r3, [r0, #28]
 605:Src/main.c    ****   {
 426              		.loc 1 605 3 is_stmt 1 view .LVU122
 605:Src/main.c    ****   {
 427              		.loc 1 605 7 is_stmt 0 view .LVU123
 428 0026 FFF7FEFF 		bl	HAL_I2S_Init
 429              	.LVL10:
 613:Src/main.c    **** 
 430              		.loc 1 613 1 view .LVU124
 431 002a 08BD     		pop	{r3, pc}
 432              	.L15:
 433              		.align	2
 434              	.L14:
 435 002c 00000000 		.word	hi2s1
 436 0030 00300140 		.word	1073819648
 437 0034 88580100 		.word	88200
 438              		.cfi_endproc
 439              	.LFE148:
 441              		.section	.text.User_I2S_Receive,"ax",%progbits
 442              		.align	1
 443              		.global	User_I2S_Receive
 444              		.syntax unified
 445              		.thumb
 446              		.thumb_func
 447              		.fpu fpv5-d16
 449              	User_I2S_Receive:
 450              	.LVL11:
 451              	.LFB145:
 341:Src/main.c    ****     /* Process Locked */
 452              		.loc 1 341 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 16
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 341:Src/main.c    ****     /* Process Locked */
 456              		.loc 1 341 1 is_stmt 0 view .LVU126
 457 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 458              	.LCFI7:
 459              		.cfi_def_cfa_offset 24
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 25


 460              		.cfi_offset 4, -24
 461              		.cfi_offset 5, -20
 462              		.cfi_offset 6, -16
 463              		.cfi_offset 7, -12
 464              		.cfi_offset 8, -8
 465              		.cfi_offset 14, -4
 466 0004 84B0     		sub	sp, sp, #16
 467              	.LCFI8:
 468              		.cfi_def_cfa_offset 40
 469 0006 1D46     		mov	r5, r3
 343:Src/main.c    **** 
 470              		.loc 1 343 3 is_stmt 1 view .LVU127
 343:Src/main.c    **** 
 471              		.loc 1 343 3 view .LVU128
 472 0008 90F83830 		ldrb	r3, [r0, #56]	@ zero_extendqisi2
 473              	.LVL12:
 343:Src/main.c    **** 
 474              		.loc 1 343 3 is_stmt 0 view .LVU129
 475 000c DBB2     		uxtb	r3, r3
 476 000e 012B     		cmp	r3, #1
 477 0010 00F08C80 		beq	.L31
 478 0014 0446     		mov	r4, r0
 479 0016 0E46     		mov	r6, r1
 480 0018 1746     		mov	r7, r2
 343:Src/main.c    **** 
 481              		.loc 1 343 3 is_stmt 1 discriminator 2 view .LVU130
 482 001a 0123     		movs	r3, #1
 483 001c 80F83830 		strb	r3, [r0, #56]
 345:Src/main.c    ****   {
 484              		.loc 1 345 3 discriminator 2 view .LVU131
 345:Src/main.c    ****   {
 485              		.loc 1 345 11 is_stmt 0 discriminator 2 view .LVU132
 486 0020 90F83930 		ldrb	r3, [r0, #57]	@ zero_extendqisi2
 487 0024 DBB2     		uxtb	r3, r3
 345:Src/main.c    ****   {
 488              		.loc 1 345 6 discriminator 2 view .LVU133
 489 0026 012B     		cmp	r3, #1
 490 0028 2DD1     		bne	.L35
 352:Src/main.c    ****   {
 491              		.loc 1 352 3 is_stmt 1 view .LVU134
 352:Src/main.c    ****   {
 492              		.loc 1 352 12 is_stmt 0 view .LVU135
 493 002a 0368     		ldr	r3, [r0]
 352:Src/main.c    ****   {
 494              		.loc 1 352 22 view .LVU136
 495 002c DA69     		ldr	r2, [r3, #28]
 496              	.LVL13:
 352:Src/main.c    ****   {
 497              		.loc 1 352 6 view .LVU137
 498 002e 12F4806F 		tst	r2, #1024
 499 0032 03D1     		bne	.L19
 355:Src/main.c    ****   }
 500              		.loc 1 355 5 is_stmt 1 view .LVU138
 501 0034 DA69     		ldr	r2, [r3, #28]
 502 0036 42F48062 		orr	r2, r2, #1024
 503 003a DA61     		str	r2, [r3, #28]
 504              	.L19:
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 26


 359:Src/main.c    ****   {
 505              		.loc 1 359 3 view .LVU139
 359:Src/main.c    ****   {
 506              		.loc 1 359 12 is_stmt 0 view .LVU140
 507 003c 2268     		ldr	r2, [r4]
 359:Src/main.c    ****   {
 508              		.loc 1 359 22 view .LVU141
 509 003e D369     		ldr	r3, [r2, #28]
 359:Src/main.c    ****   {
 510              		.loc 1 359 32 view .LVU142
 511 0040 03F44073 		and	r3, r3, #768
 359:Src/main.c    ****   {
 512              		.loc 1 359 6 view .LVU143
 513 0044 B3F5407F 		cmp	r3, #768
 514 0048 22D0     		beq	.L36
 515              	.L20:
 368:Src/main.c    ****   uint32_t RxXferIndex = 0;
 516              		.loc 1 368 3 is_stmt 1 view .LVU144
 517              	.LVL14:
 369:Src/main.c    ****   uint32_t RxStatusIndex = 0;
 518              		.loc 1 369 3 view .LVU145
 370:Src/main.c    ****  
 519              		.loc 1 370 3 view .LVU146
 373:Src/main.c    **** 
 520              		.loc 1 373 3 view .LVU147
 373:Src/main.c    **** 
 521              		.loc 1 373 27 is_stmt 0 view .LVU148
 522 004a 1021     		movs	r1, #16
 523              	.LVL15:
 373:Src/main.c    **** 
 524              		.loc 1 373 27 view .LVU149
 525 004c 3848     		ldr	r0, .L39
 526              	.LVL16:
 373:Src/main.c    **** 
 527              		.loc 1 373 27 view .LVU150
 528 004e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 529              	.LVL17:
 530 0052 8046     		mov	r8, r0
 531              	.LVL18:
 376:Src/main.c    ****   while(NextWS = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4))
 532              		.loc 1 376 3 is_stmt 1 view .LVU151
 377:Src/main.c    ****   {
 533              		.loc 1 377 3 view .LVU152
 534              	.L21:
 377:Src/main.c    ****   {
 535              		.loc 1 377 18 is_stmt 0 view .LVU153
 536 0054 1021     		movs	r1, #16
 537 0056 3648     		ldr	r0, .L39
 538 0058 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 539              	.LVL19:
 377:Src/main.c    ****   {
 540              		.loc 1 377 8 view .LVU154
 541 005c 0346     		mov	r3, r0
 542 005e 10B1     		cbz	r0, .L24
 379:Src/main.c    ****   }
 543              		.loc 1 379 6 is_stmt 1 view .LVU155
 379:Src/main.c    ****   }
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 27


 544              		.loc 1 379 8 is_stmt 0 view .LVU156
 545 0060 9845     		cmp	r8, r3
 546 0062 F7D0     		beq	.L21
 547 0064 0023     		movs	r3, #0
 548              	.LVL20:
 549              	.L24:
 385:Src/main.c    ****   {
 550              		.loc 1 385 15 view .LVU157
 551 0066 2068     		ldr	r0, [r4]
 385:Src/main.c    ****   {
 552              		.loc 1 385 25 view .LVU158
 553 0068 8168     		ldr	r1, [r0, #8]
 385:Src/main.c    ****   {
 554              		.loc 1 385 9 view .LVU159
 555 006a 11F4C061 		ands	r1, r1, #1536
 556 006e 20D0     		beq	.L37
 387:Src/main.c    ****     tmpreg = hi2s->Instance->DR;
 557              		.loc 1 387 5 is_stmt 1 view .LVU160
 387:Src/main.c    ****     tmpreg = hi2s->Instance->DR;
 558              		.loc 1 387 10 is_stmt 0 view .LVU161
 559 0070 0133     		adds	r3, r3, #1
 560              	.LVL21:
 387:Src/main.c    ****     tmpreg = hi2s->Instance->DR;
 561              		.loc 1 387 10 view .LVU162
 562 0072 DBB2     		uxtb	r3, r3
 563              	.LVL22:
 388:Src/main.c    ****     UNUSED(tmpreg); /* To avoid GCC warning */
 564              		.loc 1 388 5 is_stmt 1 view .LVU163
 388:Src/main.c    ****     UNUSED(tmpreg); /* To avoid GCC warning */
 565              		.loc 1 388 28 is_stmt 0 view .LVU164
 566 0074 C268     		ldr	r2, [r0, #12]
 388:Src/main.c    ****     UNUSED(tmpreg); /* To avoid GCC warning */
 567              		.loc 1 388 12 view .LVU165
 568 0076 0392     		str	r2, [sp, #12]
 389:Src/main.c    ****     if (count == 4UL)
 569              		.loc 1 389 5 is_stmt 1 view .LVU166
 570 0078 039A     		ldr	r2, [sp, #12]
 390:Src/main.c    ****     {
 571              		.loc 1 390 5 view .LVU167
 390:Src/main.c    ****     {
 572              		.loc 1 390 8 is_stmt 0 view .LVU168
 573 007a 042B     		cmp	r3, #4
 574 007c F3D1     		bne	.L24
 392:Src/main.c    ****     }
 575              		.loc 1 392 14 view .LVU169
 576 007e 0320     		movs	r0, #3
 577              	.LVL23:
 578              	.L17:
 425:Src/main.c    **** 
 579              		.loc 1 425 1 view .LVU170
 580 0080 04B0     		add	sp, sp, #16
 581              	.LCFI9:
 582              		.cfi_remember_state
 583              		.cfi_def_cfa_offset 24
 584              		@ sp needed
 585 0082 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 586              	.LVL24:
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 28


 587              	.L35:
 588              	.LCFI10:
 589              		.cfi_restore_state
 347:Src/main.c    ****     return HAL_BUSY;
 590              		.loc 1 347 5 is_stmt 1 view .LVU171
 347:Src/main.c    ****     return HAL_BUSY;
 591              		.loc 1 347 5 view .LVU172
 592 0086 0023     		movs	r3, #0
 593 0088 80F83830 		strb	r3, [r0, #56]
 348:Src/main.c    ****   }
 594              		.loc 1 348 5 view .LVU173
 348:Src/main.c    ****   }
 595              		.loc 1 348 12 is_stmt 0 view .LVU174
 596 008c 0220     		movs	r0, #2
 597              	.LVL25:
 348:Src/main.c    ****   }
 598              		.loc 1 348 12 view .LVU175
 599 008e F7E7     		b	.L17
 600              	.LVL26:
 601              	.L36:
 363:Src/main.c    ****     __HAL_I2S_DISABLE(hi2s);
 602              		.loc 1 363 5 is_stmt 1 view .LVU176
 603              	.LBB45:
 363:Src/main.c    ****     __HAL_I2S_DISABLE(hi2s);
 604              		.loc 1 363 5 view .LVU177
 605 0090 0023     		movs	r3, #0
 606 0092 0093     		str	r3, [sp]
 363:Src/main.c    ****     __HAL_I2S_DISABLE(hi2s);
 607              		.loc 1 363 5 view .LVU178
 608 0094 D368     		ldr	r3, [r2, #12]
 609 0096 0093     		str	r3, [sp]
 363:Src/main.c    ****     __HAL_I2S_DISABLE(hi2s);
 610              		.loc 1 363 5 view .LVU179
 611 0098 9368     		ldr	r3, [r2, #8]
 612 009a 0093     		str	r3, [sp]
 363:Src/main.c    ****     __HAL_I2S_DISABLE(hi2s);
 613              		.loc 1 363 5 view .LVU180
 614 009c 009B     		ldr	r3, [sp]
 615              	.LBE45:
 364:Src/main.c    ****     __HAL_I2S_ENABLE(hi2s);
 616              		.loc 1 364 5 view .LVU181
 617 009e D369     		ldr	r3, [r2, #28]
 618 00a0 23F48063 		bic	r3, r3, #1024
 619 00a4 D361     		str	r3, [r2, #28]
 365:Src/main.c    ****   }
 620              		.loc 1 365 5 view .LVU182
 621 00a6 2268     		ldr	r2, [r4]
 622 00a8 D369     		ldr	r3, [r2, #28]
 623 00aa 43F48063 		orr	r3, r3, #1024
 624 00ae D361     		str	r3, [r2, #28]
 625 00b0 CBE7     		b	.L20
 626              	.LVL27:
 627              	.L37:
 370:Src/main.c    ****  
 628              		.loc 1 370 12 is_stmt 0 view .LVU183
 629 00b2 0846     		mov	r0, r1
 630 00b4 00E0     		b	.L26
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 29


 631              	.LVL28:
 632              	.L30:
 370:Src/main.c    ****  
 633              		.loc 1 370 12 view .LVU184
 634 00b6 1046     		mov	r0, r2
 635              	.LVL29:
 636              	.L26:
 396:Src/main.c    ****   {
 637              		.loc 1 396 8 view .LVU185
 638 00b8 002D     		cmp	r5, #0
 639 00ba 30D0     		beq	.L38
 640              	.L27:
 398:Src/main.c    ****     Buff[RxXferIndex++] = (uint16_t)hi2s->Instance->DR;
 641              		.loc 1 398 77 is_stmt 1 discriminator 1 view .LVU186
 398:Src/main.c    ****     Buff[RxXferIndex++] = (uint16_t)hi2s->Instance->DR;
 642              		.loc 1 398 14 is_stmt 0 discriminator 1 view .LVU187
 643 00bc 2368     		ldr	r3, [r4]
 644 00be 9A68     		ldr	r2, [r3, #8]
 398:Src/main.c    ****     Buff[RxXferIndex++] = (uint16_t)hi2s->Instance->DR;
 645              		.loc 1 398 11 discriminator 1 view .LVU188
 646 00c0 12F0010F 		tst	r2, #1
 647 00c4 FAD0     		beq	.L27
 399:Src/main.c    **** 
 648              		.loc 1 399 5 is_stmt 1 view .LVU189
 399:Src/main.c    **** 
 649              		.loc 1 399 51 is_stmt 0 view .LVU190
 650 00c6 DB68     		ldr	r3, [r3, #12]
 399:Src/main.c    **** 
 651              		.loc 1 399 21 view .LVU191
 652 00c8 01F1010C 		add	ip, r1, #1
 653              	.LVL30:
 399:Src/main.c    **** 
 654              		.loc 1 399 25 view .LVU192
 655 00cc 26F81130 		strh	r3, [r6, r1, lsl #1]	@ movhi
 402:Src/main.c    ****     {
 656              		.loc 1 402 5 is_stmt 1 view .LVU193
 402:Src/main.c    ****     {
 657              		.loc 1 402 9 is_stmt 0 view .LVU194
 658 00d0 2268     		ldr	r2, [r4]
 659 00d2 9368     		ldr	r3, [r2, #8]
 402:Src/main.c    ****     {
 660              		.loc 1 402 8 view .LVU195
 661 00d4 13F0400F 		tst	r3, #64
 662 00d8 06D0     		beq	.L29
 405:Src/main.c    ****     }
 663              		.loc 1 405 7 is_stmt 1 view .LVU196
 664              	.LBB46:
 405:Src/main.c    ****     }
 665              		.loc 1 405 7 view .LVU197
 666 00da 0023     		movs	r3, #0
 667 00dc 0193     		str	r3, [sp, #4]
 405:Src/main.c    ****     }
 668              		.loc 1 405 7 view .LVU198
 669 00de D368     		ldr	r3, [r2, #12]
 670 00e0 0193     		str	r3, [sp, #4]
 405:Src/main.c    ****     }
 671              		.loc 1 405 7 view .LVU199
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 30


 672 00e2 9368     		ldr	r3, [r2, #8]
 673 00e4 0193     		str	r3, [sp, #4]
 405:Src/main.c    ****     }
 674              		.loc 1 405 7 view .LVU200
 675 00e6 019B     		ldr	r3, [sp, #4]
 676              	.L29:
 677              	.LBE46:
 408:Src/main.c    ****     Buff[RxXferIndex++] = (uint16_t)hi2s->Instance->DR;
 678              		.loc 1 408 77 discriminator 1 view .LVU201
 408:Src/main.c    ****     Buff[RxXferIndex++] = (uint16_t)hi2s->Instance->DR;
 679              		.loc 1 408 14 is_stmt 0 discriminator 1 view .LVU202
 680 00e8 9368     		ldr	r3, [r2, #8]
 408:Src/main.c    ****     Buff[RxXferIndex++] = (uint16_t)hi2s->Instance->DR;
 681              		.loc 1 408 11 discriminator 1 view .LVU203
 682 00ea 13F0010F 		tst	r3, #1
 683 00ee FBD0     		beq	.L29
 409:Src/main.c    ****     
 684              		.loc 1 409 5 is_stmt 1 view .LVU204
 409:Src/main.c    ****     
 685              		.loc 1 409 51 is_stmt 0 view .LVU205
 686 00f0 D368     		ldr	r3, [r2, #12]
 409:Src/main.c    ****     
 687              		.loc 1 409 21 view .LVU206
 688 00f2 0231     		adds	r1, r1, #2
 689              	.LVL31:
 409:Src/main.c    ****     
 690              		.loc 1 409 25 view .LVU207
 691 00f4 26F81C30 		strh	r3, [r6, ip, lsl #1]	@ movhi
 411:Src/main.c    ****     
 692              		.loc 1 411 5 is_stmt 1 view .LVU208
 411:Src/main.c    ****     
 693              		.loc 1 411 35 is_stmt 0 view .LVU209
 694 00f8 2368     		ldr	r3, [r4]
 411:Src/main.c    ****     
 695              		.loc 1 411 45 view .LVU210
 696 00fa 9B68     		ldr	r3, [r3, #8]
 411:Src/main.c    ****     
 697              		.loc 1 411 25 view .LVU211
 698 00fc 421C     		adds	r2, r0, #1
 699              	.LVL32:
 411:Src/main.c    ****     
 700              		.loc 1 411 29 view .LVU212
 701 00fe 27F81030 		strh	r3, [r7, r0, lsl #1]	@ movhi
 413:Src/main.c    ****     /* Check if an overrun occurs */
 702              		.loc 1 413 5 is_stmt 1 view .LVU213
 413:Src/main.c    ****     /* Check if an overrun occurs */
 703              		.loc 1 413 16 is_stmt 0 view .LVU214
 704 0102 013D     		subs	r5, r5, #1
 705              	.LVL33:
 415:Src/main.c    ****     {
 706              		.loc 1 415 5 is_stmt 1 view .LVU215
 415:Src/main.c    ****     {
 707              		.loc 1 415 9 is_stmt 0 view .LVU216
 708 0104 2368     		ldr	r3, [r4]
 709 0106 9868     		ldr	r0, [r3, #8]
 415:Src/main.c    ****     {
 710              		.loc 1 415 8 view .LVU217
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 31


 711 0108 10F0400F 		tst	r0, #64
 712 010c D3D0     		beq	.L30
 418:Src/main.c    ****     }
 713              		.loc 1 418 7 is_stmt 1 view .LVU218
 714              	.LBB47:
 418:Src/main.c    ****     }
 715              		.loc 1 418 7 view .LVU219
 716 010e 0020     		movs	r0, #0
 717 0110 0290     		str	r0, [sp, #8]
 418:Src/main.c    ****     }
 718              		.loc 1 418 7 view .LVU220
 719 0112 D868     		ldr	r0, [r3, #12]
 720 0114 0290     		str	r0, [sp, #8]
 418:Src/main.c    ****     }
 721              		.loc 1 418 7 view .LVU221
 722 0116 9B68     		ldr	r3, [r3, #8]
 723 0118 0293     		str	r3, [sp, #8]
 418:Src/main.c    ****     }
 724              		.loc 1 418 7 view .LVU222
 725 011a 029B     		ldr	r3, [sp, #8]
 726 011c CBE7     		b	.L30
 727              	.LVL34:
 728              	.L38:
 418:Src/main.c    ****     }
 729              		.loc 1 418 7 is_stmt 0 view .LVU223
 730              	.LBE47:
 422:Src/main.c    ****   __HAL_UNLOCK(hi2s);
 731              		.loc 1 422 3 is_stmt 1 view .LVU224
 422:Src/main.c    ****   __HAL_UNLOCK(hi2s);
 732              		.loc 1 422 15 is_stmt 0 view .LVU225
 733 011e 0123     		movs	r3, #1
 734 0120 84F83930 		strb	r3, [r4, #57]
 423:Src/main.c    ****   return HAL_OK;
 735              		.loc 1 423 3 is_stmt 1 view .LVU226
 423:Src/main.c    ****   return HAL_OK;
 736              		.loc 1 423 3 view .LVU227
 737 0124 0020     		movs	r0, #0
 738              	.LVL35:
 423:Src/main.c    ****   return HAL_OK;
 739              		.loc 1 423 3 is_stmt 0 view .LVU228
 740 0126 84F83800 		strb	r0, [r4, #56]
 424:Src/main.c    **** }
 741              		.loc 1 424 3 is_stmt 1 view .LVU229
 424:Src/main.c    **** }
 742              		.loc 1 424 10 is_stmt 0 view .LVU230
 743 012a A9E7     		b	.L17
 744              	.LVL36:
 745              	.L31:
 343:Src/main.c    **** 
 746              		.loc 1 343 3 view .LVU231
 747 012c 0220     		movs	r0, #2
 748              	.LVL37:
 343:Src/main.c    **** 
 749              		.loc 1 343 3 view .LVU232
 750 012e A7E7     		b	.L17
 751              	.L40:
 752              		.align	2
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 32


 753              	.L39:
 754 0130 00000240 		.word	1073872896
 755              		.cfi_endproc
 756              	.LFE145:
 758              		.section	.text.scan_files,"ax",%progbits
 759              		.align	1
 760              		.global	scan_files
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 764              		.fpu fpv5-d16
 766              	scan_files:
 767              	.LVL38:
 768              	.LFB146:
 430:Src/main.c    ****     FRESULT res;
 769              		.loc 1 430 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 48
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 430:Src/main.c    ****     FRESULT res;
 773              		.loc 1 430 1 is_stmt 0 view .LVU234
 774 0000 10B5     		push	{r4, lr}
 775              	.LCFI11:
 776              		.cfi_def_cfa_offset 8
 777              		.cfi_offset 4, -8
 778              		.cfi_offset 14, -4
 779 0002 8CB0     		sub	sp, sp, #48
 780              	.LCFI12:
 781              		.cfi_def_cfa_offset 56
 431:Src/main.c    ****     DIR dir;
 782              		.loc 1 431 5 is_stmt 1 view .LVU235
 432:Src/main.c    ****     UINT i;
 783              		.loc 1 432 5 view .LVU236
 433:Src/main.c    ****     static FILINFO fno;
 784              		.loc 1 433 5 view .LVU237
 434:Src/main.c    **** 
 785              		.loc 1 434 5 view .LVU238
 437:Src/main.c    ****     if (res == FR_OK) {
 786              		.loc 1 437 5 view .LVU239
 437:Src/main.c    ****     if (res == FR_OK) {
 787              		.loc 1 437 11 is_stmt 0 view .LVU240
 788 0004 0146     		mov	r1, r0
 789 0006 6846     		mov	r0, sp
 790              	.LVL39:
 437:Src/main.c    ****     if (res == FR_OK) {
 791              		.loc 1 437 11 view .LVU241
 792 0008 FFF7FEFF 		bl	f_opendir
 793              	.LVL40:
 438:Src/main.c    ****         for (;;) {
 794              		.loc 1 438 5 is_stmt 1 view .LVU242
 438:Src/main.c    ****         for (;;) {
 795              		.loc 1 438 8 is_stmt 0 view .LVU243
 796 000c 0446     		mov	r4, r0
 797 000e 98B9     		cbnz	r0, .L42
 798              	.LVL41:
 799              	.L44:
 439:Src/main.c    ****             res = f_readdir(&dir, &fno);                   /* Read a directory item */
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 33


 800              		.loc 1 439 9 is_stmt 1 view .LVU244
 440:Src/main.c    ****             if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 801              		.loc 1 440 13 view .LVU245
 440:Src/main.c    ****             if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 802              		.loc 1 440 19 is_stmt 0 view .LVU246
 803 0010 0B49     		ldr	r1, .L46
 804 0012 6846     		mov	r0, sp
 805 0014 FFF7FEFF 		bl	f_readdir
 806              	.LVL42:
 441:Src/main.c    ****             // if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 807              		.loc 1 441 13 is_stmt 1 view .LVU247
 441:Src/main.c    ****             // if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 808              		.loc 1 441 16 is_stmt 0 view .LVU248
 809 0018 0446     		mov	r4, r0
 810 001a 50B9     		cbnz	r0, .L43
 441:Src/main.c    ****             // if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 811              		.loc 1 441 42 discriminator 1 view .LVU249
 812 001c 084B     		ldr	r3, .L46
 813 001e 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 441:Src/main.c    ****             // if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 814              		.loc 1 441 30 discriminator 1 view .LVU250
 815 0020 3BB1     		cbz	r3, .L43
 450:Src/main.c    ****             SEGGER_RTT_WriteString(0, "\r\n");
 816              		.loc 1 450 13 is_stmt 1 view .LVU251
 817 0022 0849     		ldr	r1, .L46+4
 818 0024 FFF7FEFF 		bl	SEGGER_RTT_WriteString
 819              	.LVL43:
 451:Src/main.c    ****             //}
 820              		.loc 1 451 13 view .LVU252
 821 0028 0749     		ldr	r1, .L46+8
 822 002a 0020     		movs	r0, #0
 823 002c FFF7FEFF 		bl	SEGGER_RTT_WriteString
 824              	.LVL44:
 440:Src/main.c    ****             if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 825              		.loc 1 440 17 is_stmt 0 view .LVU253
 826 0030 EEE7     		b	.L44
 827              	.LVL45:
 828              	.L43:
 454:Src/main.c    ****     }
 829              		.loc 1 454 9 is_stmt 1 view .LVU254
 830 0032 6846     		mov	r0, sp
 831              	.LVL46:
 454:Src/main.c    ****     }
 832              		.loc 1 454 9 is_stmt 0 view .LVU255
 833 0034 FFF7FEFF 		bl	f_closedir
 834              	.LVL47:
 835              	.L42:
 457:Src/main.c    **** }
 836              		.loc 1 457 5 is_stmt 1 view .LVU256
 458:Src/main.c    **** 
 837              		.loc 1 458 1 is_stmt 0 view .LVU257
 838 0038 2046     		mov	r0, r4
 839 003a 0CB0     		add	sp, sp, #48
 840              	.LCFI13:
 841              		.cfi_def_cfa_offset 8
 842              		@ sp needed
 843 003c 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 34


 844              	.LVL48:
 845              	.L47:
 458:Src/main.c    **** 
 846              		.loc 1 458 1 view .LVU258
 847 003e 00BF     		.align	2
 848              	.L46:
 849 0040 00000000 		.word	.LANCHOR0
 850 0044 09000000 		.word	.LANCHOR0+9
 851 0048 00000000 		.word	.LC0
 852              		.cfi_endproc
 853              	.LFE146:
 855              		.section	.text.SystemClock_Config,"ax",%progbits
 856              		.align	1
 857              		.global	SystemClock_Config
 858              		.syntax unified
 859              		.thumb
 860              		.thumb_func
 861              		.fpu fpv5-d16
 863              	SystemClock_Config:
 864              	.LFB147:
 521:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 865              		.loc 1 521 1 is_stmt 1 view -0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 224
 868              		@ frame_needed = 0, uses_anonymous_args = 0
 869 0000 70B5     		push	{r4, r5, r6, lr}
 870              	.LCFI14:
 871              		.cfi_def_cfa_offset 16
 872              		.cfi_offset 4, -16
 873              		.cfi_offset 5, -12
 874              		.cfi_offset 6, -8
 875              		.cfi_offset 14, -4
 876 0002 B8B0     		sub	sp, sp, #224
 877              	.LCFI15:
 878              		.cfi_def_cfa_offset 240
 522:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 879              		.loc 1 522 3 view .LVU260
 522:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 880              		.loc 1 522 22 is_stmt 0 view .LVU261
 881 0004 3422     		movs	r2, #52
 882 0006 0021     		movs	r1, #0
 883 0008 2BA8     		add	r0, sp, #172
 884 000a FFF7FEFF 		bl	memset
 885              	.LVL49:
 523:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 886              		.loc 1 523 3 is_stmt 1 view .LVU262
 523:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 887              		.loc 1 523 22 is_stmt 0 view .LVU263
 888 000e 0024     		movs	r4, #0
 889 0010 2694     		str	r4, [sp, #152]
 890 0012 2794     		str	r4, [sp, #156]
 891 0014 2894     		str	r4, [sp, #160]
 892 0016 2994     		str	r4, [sp, #164]
 893 0018 2A94     		str	r4, [sp, #168]
 524:Src/main.c    **** 
 894              		.loc 1 524 3 is_stmt 1 view .LVU264
 524:Src/main.c    **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 35


 895              		.loc 1 524 28 is_stmt 0 view .LVU265
 896 001a 9022     		movs	r2, #144
 897 001c 2146     		mov	r1, r4
 898 001e 02A8     		add	r0, sp, #8
 899 0020 FFF7FEFF 		bl	memset
 900              	.LVL50:
 528:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 901              		.loc 1 528 3 is_stmt 1 view .LVU266
 902              	.LBB48:
 528:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 903              		.loc 1 528 3 view .LVU267
 528:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 904              		.loc 1 528 3 view .LVU268
 905 0024 244B     		ldr	r3, .L50
 906 0026 1A6C     		ldr	r2, [r3, #64]
 907 0028 42F08052 		orr	r2, r2, #268435456
 908 002c 1A64     		str	r2, [r3, #64]
 528:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 909              		.loc 1 528 3 view .LVU269
 910 002e 1B6C     		ldr	r3, [r3, #64]
 911 0030 03F08053 		and	r3, r3, #268435456
 912 0034 0093     		str	r3, [sp]
 528:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 913              		.loc 1 528 3 view .LVU270
 914 0036 009B     		ldr	r3, [sp]
 915              	.LBE48:
 529:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 916              		.loc 1 529 3 view .LVU271
 917              	.LBB49:
 529:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 918              		.loc 1 529 3 view .LVU272
 529:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 919              		.loc 1 529 3 view .LVU273
 920 0038 204B     		ldr	r3, .L50+4
 921 003a 1A68     		ldr	r2, [r3]
 922 003c 42F44042 		orr	r2, r2, #49152
 923 0040 1A60     		str	r2, [r3]
 529:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 924              		.loc 1 529 3 view .LVU274
 925 0042 1B68     		ldr	r3, [r3]
 926 0044 03F44043 		and	r3, r3, #49152
 927 0048 0193     		str	r3, [sp, #4]
 529:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 928              		.loc 1 529 3 view .LVU275
 929 004a 019B     		ldr	r3, [sp, #4]
 930              	.LBE49:
 532:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 931              		.loc 1 532 3 view .LVU276
 532:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 932              		.loc 1 532 36 is_stmt 0 view .LVU277
 933 004c 0126     		movs	r6, #1
 934 004e 2B96     		str	r6, [sp, #172]
 533:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 935              		.loc 1 533 3 is_stmt 1 view .LVU278
 533:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 936              		.loc 1 533 30 is_stmt 0 view .LVU279
 937 0050 4FF48033 		mov	r3, #65536
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 36


 938 0054 2C93     		str	r3, [sp, #176]
 534:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 939              		.loc 1 534 3 is_stmt 1 view .LVU280
 534:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 940              		.loc 1 534 34 is_stmt 0 view .LVU281
 941 0056 0225     		movs	r5, #2
 942 0058 3195     		str	r5, [sp, #196]
 535:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 25;
 943              		.loc 1 535 3 is_stmt 1 view .LVU282
 535:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 25;
 944              		.loc 1 535 35 is_stmt 0 view .LVU283
 945 005a 4FF48003 		mov	r3, #4194304
 946 005e 3293     		str	r3, [sp, #200]
 536:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 432;
 947              		.loc 1 536 3 is_stmt 1 view .LVU284
 536:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 432;
 948              		.loc 1 536 30 is_stmt 0 view .LVU285
 949 0060 1923     		movs	r3, #25
 950 0062 3393     		str	r3, [sp, #204]
 537:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 951              		.loc 1 537 3 is_stmt 1 view .LVU286
 537:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 952              		.loc 1 537 30 is_stmt 0 view .LVU287
 953 0064 4FF4D873 		mov	r3, #432
 954 0068 3493     		str	r3, [sp, #208]
 538:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 955              		.loc 1 538 3 is_stmt 1 view .LVU288
 538:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 956              		.loc 1 538 30 is_stmt 0 view .LVU289
 957 006a 3595     		str	r5, [sp, #212]
 539:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 958              		.loc 1 539 3 is_stmt 1 view .LVU290
 539:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 959              		.loc 1 539 30 is_stmt 0 view .LVU291
 960 006c 0923     		movs	r3, #9
 961 006e 3693     		str	r3, [sp, #216]
 540:Src/main.c    ****   {
 962              		.loc 1 540 3 is_stmt 1 view .LVU292
 540:Src/main.c    ****   {
 963              		.loc 1 540 7 is_stmt 0 view .LVU293
 964 0070 2BA8     		add	r0, sp, #172
 965 0072 FFF7FEFF 		bl	HAL_RCC_OscConfig
 966              	.LVL51:
 546:Src/main.c    ****   {
 967              		.loc 1 546 3 is_stmt 1 view .LVU294
 546:Src/main.c    ****   {
 968              		.loc 1 546 7 is_stmt 0 view .LVU295
 969 0076 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 970              	.LVL52:
 552:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 971              		.loc 1 552 3 is_stmt 1 view .LVU296
 552:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 972              		.loc 1 552 31 is_stmt 0 view .LVU297
 973 007a 0F23     		movs	r3, #15
 974 007c 2693     		str	r3, [sp, #152]
 554:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 975              		.loc 1 554 3 is_stmt 1 view .LVU298
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 37


 554:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 976              		.loc 1 554 34 is_stmt 0 view .LVU299
 977 007e 2795     		str	r5, [sp, #156]
 555:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 978              		.loc 1 555 3 is_stmt 1 view .LVU300
 555:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 979              		.loc 1 555 35 is_stmt 0 view .LVU301
 980 0080 2894     		str	r4, [sp, #160]
 556:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 981              		.loc 1 556 3 is_stmt 1 view .LVU302
 556:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 982              		.loc 1 556 36 is_stmt 0 view .LVU303
 983 0082 4FF4C053 		mov	r3, #6144
 984 0086 2993     		str	r3, [sp, #164]
 557:Src/main.c    **** 
 985              		.loc 1 557 3 is_stmt 1 view .LVU304
 557:Src/main.c    **** 
 986              		.loc 1 557 36 is_stmt 0 view .LVU305
 987 0088 2A93     		str	r3, [sp, #168]
 559:Src/main.c    ****   {
 988              		.loc 1 559 3 is_stmt 1 view .LVU306
 559:Src/main.c    ****   {
 989              		.loc 1 559 7 is_stmt 0 view .LVU307
 990 008a 0721     		movs	r1, #7
 991 008c 26A8     		add	r0, sp, #152
 992 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 993              	.LVL53:
 563:Src/main.c    ****                               |RCC_PERIPHCLK_SDMMC2|RCC_PERIPHCLK_I2S
 994              		.loc 1 563 3 is_stmt 1 view .LVU308
 563:Src/main.c    ****                               |RCC_PERIPHCLK_SDMMC2|RCC_PERIPHCLK_I2S
 995              		.loc 1 563 44 is_stmt 0 view .LVU309
 996 0092 0B4B     		ldr	r3, .L50+8
 997 0094 0293     		str	r3, [sp, #8]
 566:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 998              		.loc 1 566 3 is_stmt 1 view .LVU310
 566:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 999              		.loc 1 566 38 is_stmt 0 view .LVU311
 1000 0096 C023     		movs	r3, #192
 1001 0098 0393     		str	r3, [sp, #12]
 567:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1002              		.loc 1 567 3 is_stmt 1 view .LVU312
 567:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1003              		.loc 1 567 38 is_stmt 0 view .LVU313
 1004 009a 0695     		str	r5, [sp, #24]
 568:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 1005              		.loc 1 568 3 is_stmt 1 view .LVU314
 568:Src/main.c    ****   PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 1006              		.loc 1 568 38 is_stmt 0 view .LVU315
 1007 009c 0495     		str	r5, [sp, #16]
 569:Src/main.c    ****   PeriphClkInitStruct.PLLI2SDivQ = 1;
 1008              		.loc 1 569 3 is_stmt 1 view .LVU316
 569:Src/main.c    ****   PeriphClkInitStruct.PLLI2SDivQ = 1;
 1009              		.loc 1 569 38 is_stmt 0 view .LVU317
 1010 009e 0595     		str	r5, [sp, #20]
 570:Src/main.c    ****   PeriphClkInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
 1011              		.loc 1 570 3 is_stmt 1 view .LVU318
 570:Src/main.c    ****   PeriphClkInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 38


 1012              		.loc 1 570 34 is_stmt 0 view .LVU319
 1013 00a0 0B96     		str	r6, [sp, #44]
 571:Src/main.c    ****   PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 1014              		.loc 1 571 3 is_stmt 1 view .LVU320
 571:Src/main.c    ****   PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 1015              		.loc 1 571 41 is_stmt 0 view .LVU321
 1016 00a2 0F94     		str	r4, [sp, #60]
 572:Src/main.c    ****   PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 1017              		.loc 1 572 3 is_stmt 1 view .LVU322
 572:Src/main.c    ****   PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 1018              		.loc 1 572 44 is_stmt 0 view .LVU323
 1019 00a4 1394     		str	r4, [sp, #76]
 573:Src/main.c    ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 1020              		.loc 1 573 3 is_stmt 1 view .LVU324
 573:Src/main.c    ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 1021              		.loc 1 573 44 is_stmt 0 view .LVU325
 1022 00a6 1494     		str	r4, [sp, #80]
 574:Src/main.c    ****   PeriphClkInitStruct.Sdmmc2ClockSelection = RCC_SDMMC2CLKSOURCE_CLK48;
 1023              		.loc 1 574 3 is_stmt 1 view .LVU326
 574:Src/main.c    ****   PeriphClkInitStruct.Sdmmc2ClockSelection = RCC_SDMMC2CLKSOURCE_CLK48;
 1024              		.loc 1 574 43 is_stmt 0 view .LVU327
 1025 00a8 2194     		str	r4, [sp, #132]
 575:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1026              		.loc 1 575 3 is_stmt 1 view .LVU328
 575:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1027              		.loc 1 575 44 is_stmt 0 view .LVU329
 1028 00aa 2394     		str	r4, [sp, #140]
 576:Src/main.c    ****   {
 1029              		.loc 1 576 3 is_stmt 1 view .LVU330
 576:Src/main.c    ****   {
 1030              		.loc 1 576 7 is_stmt 0 view .LVU331
 1031 00ac 02A8     		add	r0, sp, #8
 1032 00ae FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1033              	.LVL54:
 580:Src/main.c    **** 
 1034              		.loc 1 580 1 view .LVU332
 1035 00b2 38B0     		add	sp, sp, #224
 1036              	.LCFI16:
 1037              		.cfi_def_cfa_offset 16
 1038              		@ sp needed
 1039 00b4 70BD     		pop	{r4, r5, r6, pc}
 1040              	.L51:
 1041 00b6 00BF     		.align	2
 1042              	.L50:
 1043 00b8 00380240 		.word	1073887232
 1044 00bc 00700040 		.word	1073770496
 1045 00c0 C1002004 		.word	69206209
 1046              		.cfi_endproc
 1047              	.LFE147:
 1049              		.section	.text.myprintf,"ax",%progbits
 1050              		.align	1
 1051              		.global	myprintf
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu fpv5-d16
 1057              	myprintf:
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 39


 1058              	.LVL55:
 1059              	.LFB157:
 897:Src/main.c    **** 
 898:Src/main.c    **** /* USER CODE BEGIN 4 */
 899:Src/main.c    **** void myprintf(const char *fmt, ...) {
 1060              		.loc 1 899 37 is_stmt 1 view -0
 1061              		.cfi_startproc
 1062              		@ args = 4, pretend = 16, frame = 8
 1063              		@ frame_needed = 0, uses_anonymous_args = 1
 1064              		.loc 1 899 37 is_stmt 0 view .LVU334
 1065 0000 0FB4     		push	{r0, r1, r2, r3}
 1066              	.LCFI17:
 1067              		.cfi_def_cfa_offset 16
 1068              		.cfi_offset 0, -16
 1069              		.cfi_offset 1, -12
 1070              		.cfi_offset 2, -8
 1071              		.cfi_offset 3, -4
 1072 0002 00B5     		push	{lr}
 1073              	.LCFI18:
 1074              		.cfi_def_cfa_offset 20
 1075              		.cfi_offset 14, -20
 1076 0004 83B0     		sub	sp, sp, #12
 1077              	.LCFI19:
 1078              		.cfi_def_cfa_offset 32
 1079 0006 04AB     		add	r3, sp, #16
 1080 0008 53F8041B 		ldr	r1, [r3], #4
 900:Src/main.c    ****   va_list args;
 1081              		.loc 1 900 3 is_stmt 1 view .LVU335
 901:Src/main.c    ****   va_start(args, fmt);
 1082              		.loc 1 901 3 view .LVU336
 1083 000c 0193     		str	r3, [sp, #4]
 902:Src/main.c    ****   SEGGER_RTT_printf(0, fmt, &args);
 1084              		.loc 1 902 3 view .LVU337
 1085 000e 01AA     		add	r2, sp, #4
 1086 0010 0020     		movs	r0, #0
 1087 0012 FFF7FEFF 		bl	SEGGER_RTT_printf
 1088              	.LVL56:
 903:Src/main.c    ****   va_end(args);
 1089              		.loc 1 903 3 view .LVU338
 904:Src/main.c    **** }
 1090              		.loc 1 904 1 is_stmt 0 view .LVU339
 1091 0016 03B0     		add	sp, sp, #12
 1092              	.LCFI20:
 1093              		.cfi_def_cfa_offset 20
 1094              		@ sp needed
 1095 0018 5DF804EB 		ldr	lr, [sp], #4
 1096              	.LCFI21:
 1097              		.cfi_restore 14
 1098              		.cfi_def_cfa_offset 16
 1099 001c 04B0     		add	sp, sp, #16
 1100              	.LCFI22:
 1101              		.cfi_restore 3
 1102              		.cfi_restore 2
 1103              		.cfi_restore 1
 1104              		.cfi_restore 0
 1105              		.cfi_def_cfa_offset 0
 1106 001e 7047     		bx	lr
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 40


 1107              		.cfi_endproc
 1108              	.LFE157:
 1110              		.section	.text.main,"ax",%progbits
 1111              		.align	1
 1112              		.global	main
 1113              		.syntax unified
 1114              		.thumb
 1115              		.thumb_func
 1116              		.fpu fpv5-d16
 1118              	main:
 1119              	.LFB144:
 107:Src/main.c    ****   /* USER CODE BEGIN 1 */
 1120              		.loc 1 107 1 is_stmt 1 view -0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 8336
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1125              	.LCFI23:
 1126              		.cfi_def_cfa_offset 28
 1127              		.cfi_offset 4, -28
 1128              		.cfi_offset 5, -24
 1129              		.cfi_offset 6, -20
 1130              		.cfi_offset 7, -16
 1131              		.cfi_offset 8, -12
 1132              		.cfi_offset 9, -8
 1133              		.cfi_offset 14, -4
 1134 0004 ADF5025D 		sub	sp, sp, #8320
 1135              	.LCFI24:
 1136              		.cfi_def_cfa_offset 8348
 1137 0008 87B0     		sub	sp, sp, #28
 1138              	.LCFI25:
 1139              		.cfi_def_cfa_offset 8376
 113:Src/main.c    **** 
 1140              		.loc 1 113 3 view .LVU341
 1141              	.LBB74:
 1142              	.LBI74:
 1143              		.file 2 "Drivers/CMSIS/Include/core_cm7.h"
   1:Drivers/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:Drivers/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm7.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm7.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm7.h **** /*
   8:Drivers/CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm7.h ****  *
  10:Drivers/CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm7.h ****  *
  12:Drivers/CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm7.h ****  *
  16:Drivers/CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm7.h ****  *
  18:Drivers/CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 41


  21:Drivers/CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm7.h ****  */
  24:Drivers/CMSIS/Include/core_cm7.h **** 
  25:Drivers/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm7.h **** #endif
  30:Drivers/CMSIS/Include/core_cm7.h **** 
  31:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm7.h **** 
  34:Drivers/CMSIS/Include/core_cm7.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm7.h **** 
  36:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm7.h **** #endif
  39:Drivers/CMSIS/Include/core_cm7.h **** 
  40:Drivers/CMSIS/Include/core_cm7.h **** /**
  41:Drivers/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm7.h **** 
  44:Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm7.h **** 
  47:Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm7.h **** 
  50:Drivers/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm7.h ****  */
  53:Drivers/CMSIS/Include/core_cm7.h **** 
  54:Drivers/CMSIS/Include/core_cm7.h **** 
  55:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm7.h **** /**
  59:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:Drivers/CMSIS/Include/core_cm7.h ****   @{
  61:Drivers/CMSIS/Include/core_cm7.h ****  */
  62:Drivers/CMSIS/Include/core_cm7.h **** 
  63:Drivers/CMSIS/Include/core_cm7.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm7.h **** 
  65:Drivers/CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:Drivers/CMSIS/Include/core_cm7.h **** 
  71:Drivers/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm7.h **** 
  73:Drivers/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm7.h **** */
  76:Drivers/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 42


  78:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm7.h ****     #else
  81:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm7.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm7.h ****   #else
  85:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm7.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm7.h **** 
  88:Drivers/CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm7.h ****     #else
  93:Drivers/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm7.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm7.h ****   #else
  97:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm7.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm7.h **** 
 100:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm7.h ****     #else
 105:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm7.h ****   #else
 109:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm7.h **** 
 112:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm7.h ****     #else
 117:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm7.h ****   #else
 121:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm7.h **** 
 124:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm7.h ****     #else
 129:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm7.h ****   #else
 133:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm7.h ****   #endif
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 43


 135:Drivers/CMSIS/Include/core_cm7.h **** 
 136:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm7.h ****     #else
 141:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm7.h ****   #else
 145:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm7.h **** 
 148:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm7.h ****     #else
 153:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm7.h ****   #else
 157:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm7.h **** 
 160:Drivers/CMSIS/Include/core_cm7.h **** #endif
 161:Drivers/CMSIS/Include/core_cm7.h **** 
 162:Drivers/CMSIS/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm7.h **** 
 164:Drivers/CMSIS/Include/core_cm7.h **** 
 165:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm7.h **** }
 167:Drivers/CMSIS/Include/core_cm7.h **** #endif
 168:Drivers/CMSIS/Include/core_cm7.h **** 
 169:Drivers/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm7.h **** 
 171:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm7.h **** 
 173:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm7.h **** 
 176:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm7.h **** #endif
 179:Drivers/CMSIS/Include/core_cm7.h **** 
 180:Drivers/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:Drivers/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm7.h **** 
 187:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 44


 192:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm7.h **** 
 197:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:Drivers/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm7.h **** 
 202:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:Drivers/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm7.h **** 
 207:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:Drivers/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm7.h **** 
 212:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:Drivers/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 216:Drivers/CMSIS/Include/core_cm7.h **** 
 217:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:Drivers/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 221:Drivers/CMSIS/Include/core_cm7.h **** #endif
 222:Drivers/CMSIS/Include/core_cm7.h **** 
 223:Drivers/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:Drivers/CMSIS/Include/core_cm7.h **** /**
 225:Drivers/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:Drivers/CMSIS/Include/core_cm7.h **** 
 227:Drivers/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:Drivers/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:Drivers/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:Drivers/CMSIS/Include/core_cm7.h **** */
 231:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:Drivers/CMSIS/Include/core_cm7.h **** #else
 234:Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:Drivers/CMSIS/Include/core_cm7.h **** #endif
 236:Drivers/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:Drivers/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:Drivers/CMSIS/Include/core_cm7.h **** 
 239:Drivers/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:Drivers/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:Drivers/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:Drivers/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:Drivers/CMSIS/Include/core_cm7.h **** 
 244:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:Drivers/CMSIS/Include/core_cm7.h **** 
 246:Drivers/CMSIS/Include/core_cm7.h **** 
 247:Drivers/CMSIS/Include/core_cm7.h **** 
 248:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 45


 249:Drivers/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:Drivers/CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:Drivers/CMSIS/Include/core_cm7.h ****   - Core Register
 252:Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 253:Drivers/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:Drivers/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:Drivers/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 259:Drivers/CMSIS/Include/core_cm7.h **** /**
 260:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:Drivers/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:Drivers/CMSIS/Include/core_cm7.h **** */
 263:Drivers/CMSIS/Include/core_cm7.h **** 
 264:Drivers/CMSIS/Include/core_cm7.h **** /**
 265:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:Drivers/CMSIS/Include/core_cm7.h ****   @{
 269:Drivers/CMSIS/Include/core_cm7.h ****  */
 270:Drivers/CMSIS/Include/core_cm7.h **** 
 271:Drivers/CMSIS/Include/core_cm7.h **** /**
 272:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:Drivers/CMSIS/Include/core_cm7.h ****  */
 274:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 275:Drivers/CMSIS/Include/core_cm7.h **** {
 276:Drivers/CMSIS/Include/core_cm7.h ****   struct
 277:Drivers/CMSIS/Include/core_cm7.h ****   {
 278:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:Drivers/CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:Drivers/CMSIS/Include/core_cm7.h **** 
 290:Drivers/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:Drivers/CMSIS/Include/core_cm7.h **** 
 294:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:Drivers/CMSIS/Include/core_cm7.h **** 
 297:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:Drivers/CMSIS/Include/core_cm7.h **** 
 300:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:Drivers/CMSIS/Include/core_cm7.h **** 
 303:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 46


 306:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:Drivers/CMSIS/Include/core_cm7.h **** 
 309:Drivers/CMSIS/Include/core_cm7.h **** 
 310:Drivers/CMSIS/Include/core_cm7.h **** /**
 311:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:Drivers/CMSIS/Include/core_cm7.h ****  */
 313:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 314:Drivers/CMSIS/Include/core_cm7.h **** {
 315:Drivers/CMSIS/Include/core_cm7.h ****   struct
 316:Drivers/CMSIS/Include/core_cm7.h ****   {
 317:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Drivers/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:Drivers/CMSIS/Include/core_cm7.h **** 
 323:Drivers/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:Drivers/CMSIS/Include/core_cm7.h **** 
 327:Drivers/CMSIS/Include/core_cm7.h **** 
 328:Drivers/CMSIS/Include/core_cm7.h **** /**
 329:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:Drivers/CMSIS/Include/core_cm7.h ****  */
 331:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 332:Drivers/CMSIS/Include/core_cm7.h **** {
 333:Drivers/CMSIS/Include/core_cm7.h ****   struct
 334:Drivers/CMSIS/Include/core_cm7.h ****   {
 335:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:Drivers/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:Drivers/CMSIS/Include/core_cm7.h **** 
 351:Drivers/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm7.h **** 
 355:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm7.h **** 
 358:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm7.h **** 
 361:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 47


 363:Drivers/CMSIS/Include/core_cm7.h **** 
 364:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm7.h **** 
 367:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:Drivers/CMSIS/Include/core_cm7.h **** 
 370:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:Drivers/CMSIS/Include/core_cm7.h **** 
 373:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:Drivers/CMSIS/Include/core_cm7.h **** 
 376:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:Drivers/CMSIS/Include/core_cm7.h **** 
 379:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:Drivers/CMSIS/Include/core_cm7.h **** 
 382:Drivers/CMSIS/Include/core_cm7.h **** 
 383:Drivers/CMSIS/Include/core_cm7.h **** /**
 384:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:Drivers/CMSIS/Include/core_cm7.h ****  */
 386:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 387:Drivers/CMSIS/Include/core_cm7.h **** {
 388:Drivers/CMSIS/Include/core_cm7.h ****   struct
 389:Drivers/CMSIS/Include/core_cm7.h ****   {
 390:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:Drivers/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:Drivers/CMSIS/Include/core_cm7.h **** 
 398:Drivers/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:Drivers/CMSIS/Include/core_cm7.h **** 
 402:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:Drivers/CMSIS/Include/core_cm7.h **** 
 405:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:Drivers/CMSIS/Include/core_cm7.h **** 
 408:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:Drivers/CMSIS/Include/core_cm7.h **** 
 410:Drivers/CMSIS/Include/core_cm7.h **** 
 411:Drivers/CMSIS/Include/core_cm7.h **** /**
 412:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:Drivers/CMSIS/Include/core_cm7.h ****   @{
 416:Drivers/CMSIS/Include/core_cm7.h ****  */
 417:Drivers/CMSIS/Include/core_cm7.h **** 
 418:Drivers/CMSIS/Include/core_cm7.h **** /**
 419:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 48


 420:Drivers/CMSIS/Include/core_cm7.h ****  */
 421:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 422:Drivers/CMSIS/Include/core_cm7.h **** {
 423:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RSERVED1[24U];
 427:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:Drivers/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:Drivers/CMSIS/Include/core_cm7.h **** 
 438:Drivers/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:Drivers/CMSIS/Include/core_cm7.h **** 
 442:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:Drivers/CMSIS/Include/core_cm7.h **** 
 444:Drivers/CMSIS/Include/core_cm7.h **** 
 445:Drivers/CMSIS/Include/core_cm7.h **** /**
 446:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:Drivers/CMSIS/Include/core_cm7.h ****   @{
 450:Drivers/CMSIS/Include/core_cm7.h ****  */
 451:Drivers/CMSIS/Include/core_cm7.h **** 
 452:Drivers/CMSIS/Include/core_cm7.h **** /**
 453:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:Drivers/CMSIS/Include/core_cm7.h ****  */
 455:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 456:Drivers/CMSIS/Include/core_cm7.h **** {
 457:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 49


 477:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:Drivers/CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:Drivers/CMSIS/Include/core_cm7.h **** 
 509:Drivers/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm7.h **** 
 513:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm7.h **** 
 516:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm7.h **** 
 519:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm7.h **** 
 522:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm7.h **** 
 525:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm7.h **** 
 529:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm7.h **** 
 532:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 50


 534:Drivers/CMSIS/Include/core_cm7.h **** 
 535:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm7.h **** 
 538:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm7.h **** 
 541:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm7.h **** 
 544:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm7.h **** 
 547:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm7.h **** 
 550:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm7.h **** 
 553:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm7.h **** 
 556:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm7.h **** 
 560:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm7.h **** 
 564:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm7.h **** 
 567:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm7.h **** 
 570:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm7.h **** 
 573:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm7.h **** 
 576:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm7.h **** 
 579:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm7.h **** 
 582:Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm7.h **** 
 586:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm7.h **** 
 589:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 51


 591:Drivers/CMSIS/Include/core_cm7.h **** 
 592:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm7.h **** 
 596:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm7.h **** 
 599:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm7.h **** 
 602:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm7.h **** 
 605:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm7.h **** 
 608:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm7.h **** 
 611:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm7.h **** 
 614:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm7.h **** 
 617:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm7.h **** 
 620:Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm7.h **** 
 624:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm7.h **** 
 627:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm7.h **** 
 630:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm7.h **** 
 633:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm7.h **** 
 636:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm7.h **** 
 639:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm7.h **** 
 642:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm7.h **** 
 645:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 52


 648:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm7.h **** 
 651:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm7.h **** 
 654:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm7.h **** 
 657:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm7.h **** 
 660:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm7.h **** 
 663:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm7.h **** 
 667:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm7.h **** 
 670:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm7.h **** 
 673:Drivers/CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm7.h **** 
 677:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm7.h **** 
 680:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm7.h **** 
 683:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm7.h **** 
 686:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm7.h **** 
 689:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm7.h **** 
 692:Drivers/CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm7.h **** 
 696:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm7.h **** 
 699:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm7.h **** 
 702:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 53


 705:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm7.h **** 
 708:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm7.h **** 
 711:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:Drivers/CMSIS/Include/core_cm7.h **** 
 714:Drivers/CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:Drivers/CMSIS/Include/core_cm7.h **** 
 718:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:Drivers/CMSIS/Include/core_cm7.h **** 
 721:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:Drivers/CMSIS/Include/core_cm7.h **** 
 724:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:Drivers/CMSIS/Include/core_cm7.h **** 
 727:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:Drivers/CMSIS/Include/core_cm7.h **** 
 730:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:Drivers/CMSIS/Include/core_cm7.h **** 
 733:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:Drivers/CMSIS/Include/core_cm7.h **** 
 737:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:Drivers/CMSIS/Include/core_cm7.h **** 
 740:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:Drivers/CMSIS/Include/core_cm7.h **** 
 743:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:Drivers/CMSIS/Include/core_cm7.h **** 
 747:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:Drivers/CMSIS/Include/core_cm7.h **** 
 750:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:Drivers/CMSIS/Include/core_cm7.h **** 
 753:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:Drivers/CMSIS/Include/core_cm7.h **** 
 756:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:Drivers/CMSIS/Include/core_cm7.h **** 
 759:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 54


 762:Drivers/CMSIS/Include/core_cm7.h **** 
 763:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:Drivers/CMSIS/Include/core_cm7.h **** 
 766:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:Drivers/CMSIS/Include/core_cm7.h **** 
 770:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:Drivers/CMSIS/Include/core_cm7.h **** 
 773:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:Drivers/CMSIS/Include/core_cm7.h **** 
 776:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:Drivers/CMSIS/Include/core_cm7.h **** 
 779:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:Drivers/CMSIS/Include/core_cm7.h **** 
 782:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:Drivers/CMSIS/Include/core_cm7.h **** 
 786:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:Drivers/CMSIS/Include/core_cm7.h **** 
 789:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:Drivers/CMSIS/Include/core_cm7.h **** 
 792:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:Drivers/CMSIS/Include/core_cm7.h **** 
 795:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:Drivers/CMSIS/Include/core_cm7.h **** 
 798:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:Drivers/CMSIS/Include/core_cm7.h **** 
 801:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:Drivers/CMSIS/Include/core_cm7.h **** 
 804:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:Drivers/CMSIS/Include/core_cm7.h **** 
 808:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:Drivers/CMSIS/Include/core_cm7.h **** 
 811:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:Drivers/CMSIS/Include/core_cm7.h **** 
 815:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 55


 819:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:Drivers/CMSIS/Include/core_cm7.h **** 
 822:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:Drivers/CMSIS/Include/core_cm7.h **** 
 826:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:Drivers/CMSIS/Include/core_cm7.h **** 
 829:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:Drivers/CMSIS/Include/core_cm7.h **** 
 833:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:Drivers/CMSIS/Include/core_cm7.h **** 
 836:Drivers/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:Drivers/CMSIS/Include/core_cm7.h **** 
 840:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:Drivers/CMSIS/Include/core_cm7.h **** 
 843:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:Drivers/CMSIS/Include/core_cm7.h **** 
 846:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:Drivers/CMSIS/Include/core_cm7.h **** 
 849:Drivers/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:Drivers/CMSIS/Include/core_cm7.h **** 
 853:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:Drivers/CMSIS/Include/core_cm7.h **** 
 856:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:Drivers/CMSIS/Include/core_cm7.h **** 
 859:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:Drivers/CMSIS/Include/core_cm7.h **** 
 862:Drivers/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:Drivers/CMSIS/Include/core_cm7.h **** 
 866:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:Drivers/CMSIS/Include/core_cm7.h **** 
 869:Drivers/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:Drivers/CMSIS/Include/core_cm7.h **** 
 873:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 56


 876:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:Drivers/CMSIS/Include/core_cm7.h **** 
 879:Drivers/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:Drivers/CMSIS/Include/core_cm7.h **** 
 883:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:Drivers/CMSIS/Include/core_cm7.h **** 
 886:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:Drivers/CMSIS/Include/core_cm7.h **** 
 889:Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:Drivers/CMSIS/Include/core_cm7.h **** 
 893:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:Drivers/CMSIS/Include/core_cm7.h **** 
 896:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:Drivers/CMSIS/Include/core_cm7.h **** 
 899:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:Drivers/CMSIS/Include/core_cm7.h **** 
 902:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:Drivers/CMSIS/Include/core_cm7.h **** 
 905:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:Drivers/CMSIS/Include/core_cm7.h **** 
 908:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:Drivers/CMSIS/Include/core_cm7.h **** 
 910:Drivers/CMSIS/Include/core_cm7.h **** 
 911:Drivers/CMSIS/Include/core_cm7.h **** /**
 912:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:Drivers/CMSIS/Include/core_cm7.h ****   @{
 916:Drivers/CMSIS/Include/core_cm7.h ****  */
 917:Drivers/CMSIS/Include/core_cm7.h **** 
 918:Drivers/CMSIS/Include/core_cm7.h **** /**
 919:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:Drivers/CMSIS/Include/core_cm7.h ****  */
 921:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 922:Drivers/CMSIS/Include/core_cm7.h **** {
 923:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:Drivers/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:Drivers/CMSIS/Include/core_cm7.h **** 
 928:Drivers/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:Drivers/CMSIS/Include/core_cm7.h **** 
 932:Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 57


 933:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 934:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 935:Drivers/CMSIS/Include/core_cm7.h **** 
 936:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 937:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 938:Drivers/CMSIS/Include/core_cm7.h **** 
 939:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 940:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 941:Drivers/CMSIS/Include/core_cm7.h **** 
 942:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 943:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 944:Drivers/CMSIS/Include/core_cm7.h **** 
 945:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 946:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 947:Drivers/CMSIS/Include/core_cm7.h **** 
 948:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 949:Drivers/CMSIS/Include/core_cm7.h **** 
 950:Drivers/CMSIS/Include/core_cm7.h **** 
 951:Drivers/CMSIS/Include/core_cm7.h **** /**
 952:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 953:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 954:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 955:Drivers/CMSIS/Include/core_cm7.h ****   @{
 956:Drivers/CMSIS/Include/core_cm7.h ****  */
 957:Drivers/CMSIS/Include/core_cm7.h **** 
 958:Drivers/CMSIS/Include/core_cm7.h **** /**
 959:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 960:Drivers/CMSIS/Include/core_cm7.h ****  */
 961:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 962:Drivers/CMSIS/Include/core_cm7.h **** {
 963:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 964:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 965:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 966:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 967:Drivers/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 968:Drivers/CMSIS/Include/core_cm7.h **** 
 969:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 970:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 971:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 972:Drivers/CMSIS/Include/core_cm7.h **** 
 973:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 974:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 975:Drivers/CMSIS/Include/core_cm7.h **** 
 976:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 977:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 978:Drivers/CMSIS/Include/core_cm7.h **** 
 979:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 980:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 981:Drivers/CMSIS/Include/core_cm7.h **** 
 982:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
 983:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 984:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 985:Drivers/CMSIS/Include/core_cm7.h **** 
 986:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
 987:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 988:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 989:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 58


 990:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
 991:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 992:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 993:Drivers/CMSIS/Include/core_cm7.h **** 
 994:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 995:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 996:Drivers/CMSIS/Include/core_cm7.h **** 
 997:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 998:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 999:Drivers/CMSIS/Include/core_cm7.h **** 
1000:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1001:Drivers/CMSIS/Include/core_cm7.h **** 
1002:Drivers/CMSIS/Include/core_cm7.h **** 
1003:Drivers/CMSIS/Include/core_cm7.h **** /**
1004:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1005:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1006:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1007:Drivers/CMSIS/Include/core_cm7.h ****   @{
1008:Drivers/CMSIS/Include/core_cm7.h ****  */
1009:Drivers/CMSIS/Include/core_cm7.h **** 
1010:Drivers/CMSIS/Include/core_cm7.h **** /**
1011:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1012:Drivers/CMSIS/Include/core_cm7.h ****  */
1013:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1014:Drivers/CMSIS/Include/core_cm7.h **** {
1015:Drivers/CMSIS/Include/core_cm7.h ****   __OM  union
1016:Drivers/CMSIS/Include/core_cm7.h ****   {
1017:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1018:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1019:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1020:Drivers/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1021:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1022:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1023:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1024:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1025:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1026:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1027:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[29U];
1028:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
1029:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
1030:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
1031:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1032:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1033:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1034:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1035:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1036:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1037:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1038:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1039:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1040:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1041:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1042:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1043:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1044:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1045:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1046:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 59


1047:Drivers/CMSIS/Include/core_cm7.h **** } ITM_Type;
1048:Drivers/CMSIS/Include/core_cm7.h **** 
1049:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1050:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1051:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1052:Drivers/CMSIS/Include/core_cm7.h **** 
1053:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1054:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1055:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1056:Drivers/CMSIS/Include/core_cm7.h **** 
1057:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1058:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1059:Drivers/CMSIS/Include/core_cm7.h **** 
1060:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1061:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1062:Drivers/CMSIS/Include/core_cm7.h **** 
1063:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1064:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1065:Drivers/CMSIS/Include/core_cm7.h **** 
1066:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1067:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1068:Drivers/CMSIS/Include/core_cm7.h **** 
1069:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1070:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1071:Drivers/CMSIS/Include/core_cm7.h **** 
1072:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1073:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1074:Drivers/CMSIS/Include/core_cm7.h **** 
1075:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1076:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1077:Drivers/CMSIS/Include/core_cm7.h **** 
1078:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1079:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1080:Drivers/CMSIS/Include/core_cm7.h **** 
1081:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Write Register Definitions */
1082:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
1083:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
1084:Drivers/CMSIS/Include/core_cm7.h **** 
1085:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Read Register Definitions */
1086:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
1087:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
1088:Drivers/CMSIS/Include/core_cm7.h **** 
1089:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Mode Control Register Definitions */
1090:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
1091:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
1092:Drivers/CMSIS/Include/core_cm7.h **** 
1093:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1094:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1095:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1096:Drivers/CMSIS/Include/core_cm7.h **** 
1097:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1098:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1099:Drivers/CMSIS/Include/core_cm7.h **** 
1100:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1101:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1102:Drivers/CMSIS/Include/core_cm7.h **** 
1103:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 60


1104:Drivers/CMSIS/Include/core_cm7.h **** 
1105:Drivers/CMSIS/Include/core_cm7.h **** 
1106:Drivers/CMSIS/Include/core_cm7.h **** /**
1107:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1108:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1109:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1110:Drivers/CMSIS/Include/core_cm7.h ****   @{
1111:Drivers/CMSIS/Include/core_cm7.h ****  */
1112:Drivers/CMSIS/Include/core_cm7.h **** 
1113:Drivers/CMSIS/Include/core_cm7.h **** /**
1114:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1115:Drivers/CMSIS/Include/core_cm7.h ****  */
1116:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1117:Drivers/CMSIS/Include/core_cm7.h **** {
1118:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1119:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1120:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1121:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1122:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1123:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1124:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1125:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1126:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1127:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1128:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1129:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1130:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1131:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1132:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1133:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1134:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1135:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1136:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1137:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1138:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1139:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1140:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1141:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1142:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1143:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1144:Drivers/CMSIS/Include/core_cm7.h **** } DWT_Type;
1145:Drivers/CMSIS/Include/core_cm7.h **** 
1146:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1147:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1148:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1149:Drivers/CMSIS/Include/core_cm7.h **** 
1150:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1151:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1152:Drivers/CMSIS/Include/core_cm7.h **** 
1153:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1154:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1155:Drivers/CMSIS/Include/core_cm7.h **** 
1156:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1157:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1158:Drivers/CMSIS/Include/core_cm7.h **** 
1159:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1160:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 61


1161:Drivers/CMSIS/Include/core_cm7.h **** 
1162:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1163:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1164:Drivers/CMSIS/Include/core_cm7.h **** 
1165:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1166:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1167:Drivers/CMSIS/Include/core_cm7.h **** 
1168:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1169:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1170:Drivers/CMSIS/Include/core_cm7.h **** 
1171:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1172:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1173:Drivers/CMSIS/Include/core_cm7.h **** 
1174:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1175:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1176:Drivers/CMSIS/Include/core_cm7.h **** 
1177:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1178:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1179:Drivers/CMSIS/Include/core_cm7.h **** 
1180:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1181:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1182:Drivers/CMSIS/Include/core_cm7.h **** 
1183:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1184:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1185:Drivers/CMSIS/Include/core_cm7.h **** 
1186:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1187:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1188:Drivers/CMSIS/Include/core_cm7.h **** 
1189:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1190:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1191:Drivers/CMSIS/Include/core_cm7.h **** 
1192:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1193:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1194:Drivers/CMSIS/Include/core_cm7.h **** 
1195:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1196:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1197:Drivers/CMSIS/Include/core_cm7.h **** 
1198:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1199:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1200:Drivers/CMSIS/Include/core_cm7.h **** 
1201:Drivers/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1202:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1203:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1204:Drivers/CMSIS/Include/core_cm7.h **** 
1205:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1206:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1207:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1208:Drivers/CMSIS/Include/core_cm7.h **** 
1209:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1210:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1211:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1212:Drivers/CMSIS/Include/core_cm7.h **** 
1213:Drivers/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1214:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1215:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1216:Drivers/CMSIS/Include/core_cm7.h **** 
1217:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 62


1218:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1219:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1220:Drivers/CMSIS/Include/core_cm7.h **** 
1221:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1222:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1223:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1224:Drivers/CMSIS/Include/core_cm7.h **** 
1225:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1226:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1227:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1228:Drivers/CMSIS/Include/core_cm7.h **** 
1229:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1230:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1231:Drivers/CMSIS/Include/core_cm7.h **** 
1232:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1233:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1234:Drivers/CMSIS/Include/core_cm7.h **** 
1235:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1236:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1237:Drivers/CMSIS/Include/core_cm7.h **** 
1238:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1239:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1240:Drivers/CMSIS/Include/core_cm7.h **** 
1241:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1242:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1243:Drivers/CMSIS/Include/core_cm7.h **** 
1244:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1245:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1246:Drivers/CMSIS/Include/core_cm7.h **** 
1247:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1248:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1249:Drivers/CMSIS/Include/core_cm7.h **** 
1250:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1251:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1252:Drivers/CMSIS/Include/core_cm7.h **** 
1253:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1254:Drivers/CMSIS/Include/core_cm7.h **** 
1255:Drivers/CMSIS/Include/core_cm7.h **** 
1256:Drivers/CMSIS/Include/core_cm7.h **** /**
1257:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1258:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1259:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1260:Drivers/CMSIS/Include/core_cm7.h ****   @{
1261:Drivers/CMSIS/Include/core_cm7.h ****  */
1262:Drivers/CMSIS/Include/core_cm7.h **** 
1263:Drivers/CMSIS/Include/core_cm7.h **** /**
1264:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1265:Drivers/CMSIS/Include/core_cm7.h ****  */
1266:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1267:Drivers/CMSIS/Include/core_cm7.h **** {
1268:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1269:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1270:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1271:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1272:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1273:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1274:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 63


1275:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1276:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1277:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1278:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1279:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1280:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1281:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1282:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1283:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1284:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1285:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1286:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1287:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1288:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1289:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1290:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1291:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1292:Drivers/CMSIS/Include/core_cm7.h **** } TPI_Type;
1293:Drivers/CMSIS/Include/core_cm7.h **** 
1294:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1295:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1296:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1297:Drivers/CMSIS/Include/core_cm7.h **** 
1298:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1299:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1300:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1301:Drivers/CMSIS/Include/core_cm7.h **** 
1302:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1303:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1304:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1305:Drivers/CMSIS/Include/core_cm7.h **** 
1306:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1307:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1308:Drivers/CMSIS/Include/core_cm7.h **** 
1309:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1310:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1311:Drivers/CMSIS/Include/core_cm7.h **** 
1312:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1313:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1314:Drivers/CMSIS/Include/core_cm7.h **** 
1315:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1316:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1317:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1318:Drivers/CMSIS/Include/core_cm7.h **** 
1319:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1320:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1321:Drivers/CMSIS/Include/core_cm7.h **** 
1322:Drivers/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1323:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1324:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1325:Drivers/CMSIS/Include/core_cm7.h **** 
1326:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1327:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1328:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1329:Drivers/CMSIS/Include/core_cm7.h **** 
1330:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1331:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 64


1332:Drivers/CMSIS/Include/core_cm7.h **** 
1333:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1334:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1335:Drivers/CMSIS/Include/core_cm7.h **** 
1336:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1337:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1338:Drivers/CMSIS/Include/core_cm7.h **** 
1339:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1340:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1341:Drivers/CMSIS/Include/core_cm7.h **** 
1342:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1343:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1344:Drivers/CMSIS/Include/core_cm7.h **** 
1345:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1346:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1347:Drivers/CMSIS/Include/core_cm7.h **** 
1348:Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1349:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1350:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1351:Drivers/CMSIS/Include/core_cm7.h **** 
1352:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1353:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1354:Drivers/CMSIS/Include/core_cm7.h **** 
1355:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1356:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1357:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1358:Drivers/CMSIS/Include/core_cm7.h **** 
1359:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1360:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1361:Drivers/CMSIS/Include/core_cm7.h **** 
1362:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1363:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1364:Drivers/CMSIS/Include/core_cm7.h **** 
1365:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1366:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1367:Drivers/CMSIS/Include/core_cm7.h **** 
1368:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1369:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1370:Drivers/CMSIS/Include/core_cm7.h **** 
1371:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1372:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1373:Drivers/CMSIS/Include/core_cm7.h **** 
1374:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1375:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1376:Drivers/CMSIS/Include/core_cm7.h **** 
1377:Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1378:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1379:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1380:Drivers/CMSIS/Include/core_cm7.h **** 
1381:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1382:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1383:Drivers/CMSIS/Include/core_cm7.h **** 
1384:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1385:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1386:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1387:Drivers/CMSIS/Include/core_cm7.h **** 
1388:Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 65


1389:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1390:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1391:Drivers/CMSIS/Include/core_cm7.h **** 
1392:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1393:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1394:Drivers/CMSIS/Include/core_cm7.h **** 
1395:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1396:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1397:Drivers/CMSIS/Include/core_cm7.h **** 
1398:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1399:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1400:Drivers/CMSIS/Include/core_cm7.h **** 
1401:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1402:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1403:Drivers/CMSIS/Include/core_cm7.h **** 
1404:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1405:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1406:Drivers/CMSIS/Include/core_cm7.h **** 
1407:Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1408:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1409:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1410:Drivers/CMSIS/Include/core_cm7.h **** 
1411:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1412:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1413:Drivers/CMSIS/Include/core_cm7.h **** 
1414:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1415:Drivers/CMSIS/Include/core_cm7.h **** 
1416:Drivers/CMSIS/Include/core_cm7.h **** 
1417:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1418:Drivers/CMSIS/Include/core_cm7.h **** /**
1419:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1420:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1421:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1422:Drivers/CMSIS/Include/core_cm7.h ****   @{
1423:Drivers/CMSIS/Include/core_cm7.h ****  */
1424:Drivers/CMSIS/Include/core_cm7.h **** 
1425:Drivers/CMSIS/Include/core_cm7.h **** /**
1426:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1427:Drivers/CMSIS/Include/core_cm7.h ****  */
1428:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1429:Drivers/CMSIS/Include/core_cm7.h **** {
1430:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1431:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1432:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1433:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1434:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1435:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1436:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1437:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1438:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1439:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1440:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1441:Drivers/CMSIS/Include/core_cm7.h **** } MPU_Type;
1442:Drivers/CMSIS/Include/core_cm7.h **** 
1443:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1444:Drivers/CMSIS/Include/core_cm7.h **** 
1445:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 66


1446:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1447:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1448:Drivers/CMSIS/Include/core_cm7.h **** 
1449:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1450:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1451:Drivers/CMSIS/Include/core_cm7.h **** 
1452:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1453:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1454:Drivers/CMSIS/Include/core_cm7.h **** 
1455:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1456:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1457:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1458:Drivers/CMSIS/Include/core_cm7.h **** 
1459:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1460:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1461:Drivers/CMSIS/Include/core_cm7.h **** 
1462:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1463:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1464:Drivers/CMSIS/Include/core_cm7.h **** 
1465:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1466:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1467:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1468:Drivers/CMSIS/Include/core_cm7.h **** 
1469:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1470:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1471:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1472:Drivers/CMSIS/Include/core_cm7.h **** 
1473:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1474:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1475:Drivers/CMSIS/Include/core_cm7.h **** 
1476:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1477:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1478:Drivers/CMSIS/Include/core_cm7.h **** 
1479:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1480:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1481:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1482:Drivers/CMSIS/Include/core_cm7.h **** 
1483:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1484:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1485:Drivers/CMSIS/Include/core_cm7.h **** 
1486:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1487:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1488:Drivers/CMSIS/Include/core_cm7.h **** 
1489:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1490:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1491:Drivers/CMSIS/Include/core_cm7.h **** 
1492:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1493:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1494:Drivers/CMSIS/Include/core_cm7.h **** 
1495:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1496:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1497:Drivers/CMSIS/Include/core_cm7.h **** 
1498:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1499:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1500:Drivers/CMSIS/Include/core_cm7.h **** 
1501:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1502:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 67


1503:Drivers/CMSIS/Include/core_cm7.h **** 
1504:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1505:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1506:Drivers/CMSIS/Include/core_cm7.h **** 
1507:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1508:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1509:Drivers/CMSIS/Include/core_cm7.h **** 
1510:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1511:Drivers/CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1512:Drivers/CMSIS/Include/core_cm7.h **** 
1513:Drivers/CMSIS/Include/core_cm7.h **** 
1514:Drivers/CMSIS/Include/core_cm7.h **** /**
1515:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1516:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1517:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1518:Drivers/CMSIS/Include/core_cm7.h ****   @{
1519:Drivers/CMSIS/Include/core_cm7.h ****  */
1520:Drivers/CMSIS/Include/core_cm7.h **** 
1521:Drivers/CMSIS/Include/core_cm7.h **** /**
1522:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1523:Drivers/CMSIS/Include/core_cm7.h ****  */
1524:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1525:Drivers/CMSIS/Include/core_cm7.h **** {
1526:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1527:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1528:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1529:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1530:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1531:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1532:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1533:Drivers/CMSIS/Include/core_cm7.h **** } FPU_Type;
1534:Drivers/CMSIS/Include/core_cm7.h **** 
1535:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1536:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1537:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1538:Drivers/CMSIS/Include/core_cm7.h **** 
1539:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1540:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1541:Drivers/CMSIS/Include/core_cm7.h **** 
1542:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1543:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1544:Drivers/CMSIS/Include/core_cm7.h **** 
1545:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1546:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1547:Drivers/CMSIS/Include/core_cm7.h **** 
1548:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1549:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1550:Drivers/CMSIS/Include/core_cm7.h **** 
1551:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1552:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1553:Drivers/CMSIS/Include/core_cm7.h **** 
1554:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1555:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1556:Drivers/CMSIS/Include/core_cm7.h **** 
1557:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1558:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1559:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 68


1560:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1561:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1562:Drivers/CMSIS/Include/core_cm7.h **** 
1563:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1564:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1565:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1566:Drivers/CMSIS/Include/core_cm7.h **** 
1567:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1568:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1569:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1570:Drivers/CMSIS/Include/core_cm7.h **** 
1571:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1572:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1573:Drivers/CMSIS/Include/core_cm7.h **** 
1574:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1575:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1576:Drivers/CMSIS/Include/core_cm7.h **** 
1577:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1578:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1579:Drivers/CMSIS/Include/core_cm7.h **** 
1580:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1581:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1582:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1583:Drivers/CMSIS/Include/core_cm7.h **** 
1584:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1585:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1586:Drivers/CMSIS/Include/core_cm7.h **** 
1587:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1588:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1589:Drivers/CMSIS/Include/core_cm7.h **** 
1590:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1591:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1592:Drivers/CMSIS/Include/core_cm7.h **** 
1593:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1594:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1595:Drivers/CMSIS/Include/core_cm7.h **** 
1596:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1597:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1598:Drivers/CMSIS/Include/core_cm7.h **** 
1599:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1600:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1601:Drivers/CMSIS/Include/core_cm7.h **** 
1602:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1603:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1604:Drivers/CMSIS/Include/core_cm7.h **** 
1605:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1606:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1607:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1608:Drivers/CMSIS/Include/core_cm7.h **** 
1609:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1610:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1611:Drivers/CMSIS/Include/core_cm7.h **** 
1612:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1613:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1614:Drivers/CMSIS/Include/core_cm7.h **** 
1615:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1616:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 69


1617:Drivers/CMSIS/Include/core_cm7.h **** 
1618:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1619:Drivers/CMSIS/Include/core_cm7.h **** 
1620:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1621:Drivers/CMSIS/Include/core_cm7.h **** 
1622:Drivers/CMSIS/Include/core_cm7.h **** 
1623:Drivers/CMSIS/Include/core_cm7.h **** /**
1624:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1625:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1626:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1627:Drivers/CMSIS/Include/core_cm7.h ****   @{
1628:Drivers/CMSIS/Include/core_cm7.h ****  */
1629:Drivers/CMSIS/Include/core_cm7.h **** 
1630:Drivers/CMSIS/Include/core_cm7.h **** /**
1631:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1632:Drivers/CMSIS/Include/core_cm7.h ****  */
1633:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1634:Drivers/CMSIS/Include/core_cm7.h **** {
1635:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1636:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1637:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1638:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1639:Drivers/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1640:Drivers/CMSIS/Include/core_cm7.h **** 
1641:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1642:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1643:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1644:Drivers/CMSIS/Include/core_cm7.h **** 
1645:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1646:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1647:Drivers/CMSIS/Include/core_cm7.h **** 
1648:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1649:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1650:Drivers/CMSIS/Include/core_cm7.h **** 
1651:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1652:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1653:Drivers/CMSIS/Include/core_cm7.h **** 
1654:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1655:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1656:Drivers/CMSIS/Include/core_cm7.h **** 
1657:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1658:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1659:Drivers/CMSIS/Include/core_cm7.h **** 
1660:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1661:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1662:Drivers/CMSIS/Include/core_cm7.h **** 
1663:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1664:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1665:Drivers/CMSIS/Include/core_cm7.h **** 
1666:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1667:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1668:Drivers/CMSIS/Include/core_cm7.h **** 
1669:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1670:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1671:Drivers/CMSIS/Include/core_cm7.h **** 
1672:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1673:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 70


1674:Drivers/CMSIS/Include/core_cm7.h **** 
1675:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1676:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1677:Drivers/CMSIS/Include/core_cm7.h **** 
1678:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1679:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1680:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1681:Drivers/CMSIS/Include/core_cm7.h **** 
1682:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1683:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1684:Drivers/CMSIS/Include/core_cm7.h **** 
1685:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1686:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1687:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1688:Drivers/CMSIS/Include/core_cm7.h **** 
1689:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1690:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1691:Drivers/CMSIS/Include/core_cm7.h **** 
1692:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1693:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1694:Drivers/CMSIS/Include/core_cm7.h **** 
1695:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1696:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1697:Drivers/CMSIS/Include/core_cm7.h **** 
1698:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1699:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1700:Drivers/CMSIS/Include/core_cm7.h **** 
1701:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1702:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1703:Drivers/CMSIS/Include/core_cm7.h **** 
1704:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1705:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1706:Drivers/CMSIS/Include/core_cm7.h **** 
1707:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1708:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1709:Drivers/CMSIS/Include/core_cm7.h **** 
1710:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1711:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1712:Drivers/CMSIS/Include/core_cm7.h **** 
1713:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1714:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1715:Drivers/CMSIS/Include/core_cm7.h **** 
1716:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1717:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1718:Drivers/CMSIS/Include/core_cm7.h **** 
1719:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1720:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1721:Drivers/CMSIS/Include/core_cm7.h **** 
1722:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1723:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1724:Drivers/CMSIS/Include/core_cm7.h **** 
1725:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1726:Drivers/CMSIS/Include/core_cm7.h **** 
1727:Drivers/CMSIS/Include/core_cm7.h **** 
1728:Drivers/CMSIS/Include/core_cm7.h **** /**
1729:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1730:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 71


1731:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1732:Drivers/CMSIS/Include/core_cm7.h ****   @{
1733:Drivers/CMSIS/Include/core_cm7.h ****  */
1734:Drivers/CMSIS/Include/core_cm7.h **** 
1735:Drivers/CMSIS/Include/core_cm7.h **** /**
1736:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1737:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1738:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1739:Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1740:Drivers/CMSIS/Include/core_cm7.h **** */
1741:Drivers/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1742:Drivers/CMSIS/Include/core_cm7.h **** 
1743:Drivers/CMSIS/Include/core_cm7.h **** /**
1744:Drivers/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1745:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1746:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1747:Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1748:Drivers/CMSIS/Include/core_cm7.h **** */
1749:Drivers/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1750:Drivers/CMSIS/Include/core_cm7.h **** 
1751:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1752:Drivers/CMSIS/Include/core_cm7.h **** 
1753:Drivers/CMSIS/Include/core_cm7.h **** 
1754:Drivers/CMSIS/Include/core_cm7.h **** /**
1755:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1756:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1757:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1758:Drivers/CMSIS/Include/core_cm7.h ****   @{
1759:Drivers/CMSIS/Include/core_cm7.h ****  */
1760:Drivers/CMSIS/Include/core_cm7.h **** 
1761:Drivers/CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1762:Drivers/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1763:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1764:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1765:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1766:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1767:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1768:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1769:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1770:Drivers/CMSIS/Include/core_cm7.h **** 
1771:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1772:Drivers/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1773:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1774:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1775:Drivers/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1776:Drivers/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1777:Drivers/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1778:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1779:Drivers/CMSIS/Include/core_cm7.h **** 
1780:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1781:Drivers/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1782:Drivers/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1783:Drivers/CMSIS/Include/core_cm7.h **** #endif
1784:Drivers/CMSIS/Include/core_cm7.h **** 
1785:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1786:Drivers/CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1787:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 72


1788:Drivers/CMSIS/Include/core_cm7.h **** /*@} */
1789:Drivers/CMSIS/Include/core_cm7.h **** 
1790:Drivers/CMSIS/Include/core_cm7.h **** 
1791:Drivers/CMSIS/Include/core_cm7.h **** 
1792:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1793:Drivers/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1794:Drivers/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1795:Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1796:Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1797:Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1798:Drivers/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1799:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1800:Drivers/CMSIS/Include/core_cm7.h **** /**
1801:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1802:Drivers/CMSIS/Include/core_cm7.h **** */
1803:Drivers/CMSIS/Include/core_cm7.h **** 
1804:Drivers/CMSIS/Include/core_cm7.h **** 
1805:Drivers/CMSIS/Include/core_cm7.h **** 
1806:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1807:Drivers/CMSIS/Include/core_cm7.h **** /**
1808:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1809:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1810:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1811:Drivers/CMSIS/Include/core_cm7.h ****   @{
1812:Drivers/CMSIS/Include/core_cm7.h ****  */
1813:Drivers/CMSIS/Include/core_cm7.h **** 
1814:Drivers/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1815:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1816:Drivers/CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1817:Drivers/CMSIS/Include/core_cm7.h ****   #endif
1818:Drivers/CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1819:Drivers/CMSIS/Include/core_cm7.h **** #else
1820:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1821:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1822:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1823:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1824:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1825:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1826:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1827:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1828:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1829:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1830:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1831:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1832:Drivers/CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1833:Drivers/CMSIS/Include/core_cm7.h **** 
1834:Drivers/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1835:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1836:Drivers/CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1837:Drivers/CMSIS/Include/core_cm7.h ****   #endif
1838:Drivers/CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1839:Drivers/CMSIS/Include/core_cm7.h **** #else
1840:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1841:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1842:Drivers/CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1843:Drivers/CMSIS/Include/core_cm7.h **** 
1844:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 73


1845:Drivers/CMSIS/Include/core_cm7.h **** 
1846:Drivers/CMSIS/Include/core_cm7.h **** 
1847:Drivers/CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1848:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1849:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1850:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1851:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1852:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1853:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1854:Drivers/CMSIS/Include/core_cm7.h **** 
1855:Drivers/CMSIS/Include/core_cm7.h **** 
1856:Drivers/CMSIS/Include/core_cm7.h **** /**
1857:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1858:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1859:Drivers/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1860:Drivers/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1861:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1862:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1863:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1864:Drivers/CMSIS/Include/core_cm7.h ****  */
1865:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1866:Drivers/CMSIS/Include/core_cm7.h **** {
1867:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1868:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1869:Drivers/CMSIS/Include/core_cm7.h **** 
1870:Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1871:Drivers/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1872:Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1873:Drivers/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1874:Drivers/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1875:Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1876:Drivers/CMSIS/Include/core_cm7.h **** }
1877:Drivers/CMSIS/Include/core_cm7.h **** 
1878:Drivers/CMSIS/Include/core_cm7.h **** 
1879:Drivers/CMSIS/Include/core_cm7.h **** /**
1880:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1881:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1882:Drivers/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1883:Drivers/CMSIS/Include/core_cm7.h ****  */
1884:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1885:Drivers/CMSIS/Include/core_cm7.h **** {
1886:Drivers/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1887:Drivers/CMSIS/Include/core_cm7.h **** }
1888:Drivers/CMSIS/Include/core_cm7.h **** 
1889:Drivers/CMSIS/Include/core_cm7.h **** 
1890:Drivers/CMSIS/Include/core_cm7.h **** /**
1891:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1892:Drivers/CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1893:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1894:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1895:Drivers/CMSIS/Include/core_cm7.h ****  */
1896:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1897:Drivers/CMSIS/Include/core_cm7.h **** {
1898:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1899:Drivers/CMSIS/Include/core_cm7.h ****   {
1900:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1901:Drivers/CMSIS/Include/core_cm7.h ****   }
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 74


1902:Drivers/CMSIS/Include/core_cm7.h **** }
1903:Drivers/CMSIS/Include/core_cm7.h **** 
1904:Drivers/CMSIS/Include/core_cm7.h **** 
1905:Drivers/CMSIS/Include/core_cm7.h **** /**
1906:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1907:Drivers/CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1908:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1909:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1910:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1911:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1912:Drivers/CMSIS/Include/core_cm7.h ****  */
1913:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1914:Drivers/CMSIS/Include/core_cm7.h **** {
1915:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1916:Drivers/CMSIS/Include/core_cm7.h ****   {
1917:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1918:Drivers/CMSIS/Include/core_cm7.h ****   }
1919:Drivers/CMSIS/Include/core_cm7.h ****   else
1920:Drivers/CMSIS/Include/core_cm7.h ****   {
1921:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
1922:Drivers/CMSIS/Include/core_cm7.h ****   }
1923:Drivers/CMSIS/Include/core_cm7.h **** }
1924:Drivers/CMSIS/Include/core_cm7.h **** 
1925:Drivers/CMSIS/Include/core_cm7.h **** 
1926:Drivers/CMSIS/Include/core_cm7.h **** /**
1927:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1928:Drivers/CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1929:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1930:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1931:Drivers/CMSIS/Include/core_cm7.h ****  */
1932:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1933:Drivers/CMSIS/Include/core_cm7.h **** {
1934:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1935:Drivers/CMSIS/Include/core_cm7.h ****   {
1936:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1937:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
1938:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
1939:Drivers/CMSIS/Include/core_cm7.h ****   }
1940:Drivers/CMSIS/Include/core_cm7.h **** }
1941:Drivers/CMSIS/Include/core_cm7.h **** 
1942:Drivers/CMSIS/Include/core_cm7.h **** 
1943:Drivers/CMSIS/Include/core_cm7.h **** /**
1944:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1945:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1946:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1947:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1948:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1949:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1950:Drivers/CMSIS/Include/core_cm7.h ****  */
1951:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1952:Drivers/CMSIS/Include/core_cm7.h **** {
1953:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1954:Drivers/CMSIS/Include/core_cm7.h ****   {
1955:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1956:Drivers/CMSIS/Include/core_cm7.h ****   }
1957:Drivers/CMSIS/Include/core_cm7.h ****   else
1958:Drivers/CMSIS/Include/core_cm7.h ****   {
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 75


1959:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
1960:Drivers/CMSIS/Include/core_cm7.h ****   }
1961:Drivers/CMSIS/Include/core_cm7.h **** }
1962:Drivers/CMSIS/Include/core_cm7.h **** 
1963:Drivers/CMSIS/Include/core_cm7.h **** 
1964:Drivers/CMSIS/Include/core_cm7.h **** /**
1965:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1966:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1967:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1968:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1969:Drivers/CMSIS/Include/core_cm7.h ****  */
1970:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1971:Drivers/CMSIS/Include/core_cm7.h **** {
1972:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1973:Drivers/CMSIS/Include/core_cm7.h ****   {
1974:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1975:Drivers/CMSIS/Include/core_cm7.h ****   }
1976:Drivers/CMSIS/Include/core_cm7.h **** }
1977:Drivers/CMSIS/Include/core_cm7.h **** 
1978:Drivers/CMSIS/Include/core_cm7.h **** 
1979:Drivers/CMSIS/Include/core_cm7.h **** /**
1980:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1981:Drivers/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1982:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1983:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1984:Drivers/CMSIS/Include/core_cm7.h ****  */
1985:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1986:Drivers/CMSIS/Include/core_cm7.h **** {
1987:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1988:Drivers/CMSIS/Include/core_cm7.h ****   {
1989:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1990:Drivers/CMSIS/Include/core_cm7.h ****   }
1991:Drivers/CMSIS/Include/core_cm7.h **** }
1992:Drivers/CMSIS/Include/core_cm7.h **** 
1993:Drivers/CMSIS/Include/core_cm7.h **** 
1994:Drivers/CMSIS/Include/core_cm7.h **** /**
1995:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
1996:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1997:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1998:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
1999:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2000:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
2001:Drivers/CMSIS/Include/core_cm7.h ****  */
2002:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2003:Drivers/CMSIS/Include/core_cm7.h **** {
2004:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2005:Drivers/CMSIS/Include/core_cm7.h ****   {
2006:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2007:Drivers/CMSIS/Include/core_cm7.h ****   }
2008:Drivers/CMSIS/Include/core_cm7.h ****   else
2009:Drivers/CMSIS/Include/core_cm7.h ****   {
2010:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
2011:Drivers/CMSIS/Include/core_cm7.h ****   }
2012:Drivers/CMSIS/Include/core_cm7.h **** }
2013:Drivers/CMSIS/Include/core_cm7.h **** 
2014:Drivers/CMSIS/Include/core_cm7.h **** 
2015:Drivers/CMSIS/Include/core_cm7.h **** /**
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 76


2016:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2017:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2018:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2019:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2020:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2021:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2022:Drivers/CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2023:Drivers/CMSIS/Include/core_cm7.h ****  */
2024:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2025:Drivers/CMSIS/Include/core_cm7.h **** {
2026:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2027:Drivers/CMSIS/Include/core_cm7.h ****   {
2028:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2029:Drivers/CMSIS/Include/core_cm7.h ****   }
2030:Drivers/CMSIS/Include/core_cm7.h ****   else
2031:Drivers/CMSIS/Include/core_cm7.h ****   {
2032:Drivers/CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2033:Drivers/CMSIS/Include/core_cm7.h ****   }
2034:Drivers/CMSIS/Include/core_cm7.h **** }
2035:Drivers/CMSIS/Include/core_cm7.h **** 
2036:Drivers/CMSIS/Include/core_cm7.h **** 
2037:Drivers/CMSIS/Include/core_cm7.h **** /**
2038:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2039:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2040:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2041:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2042:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2043:Drivers/CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
2044:Drivers/CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2045:Drivers/CMSIS/Include/core_cm7.h ****  */
2046:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2047:Drivers/CMSIS/Include/core_cm7.h **** {
2048:Drivers/CMSIS/Include/core_cm7.h **** 
2049:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2050:Drivers/CMSIS/Include/core_cm7.h ****   {
2051:Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2052:Drivers/CMSIS/Include/core_cm7.h ****   }
2053:Drivers/CMSIS/Include/core_cm7.h ****   else
2054:Drivers/CMSIS/Include/core_cm7.h ****   {
2055:Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2056:Drivers/CMSIS/Include/core_cm7.h ****   }
2057:Drivers/CMSIS/Include/core_cm7.h **** }
2058:Drivers/CMSIS/Include/core_cm7.h **** 
2059:Drivers/CMSIS/Include/core_cm7.h **** 
2060:Drivers/CMSIS/Include/core_cm7.h **** /**
2061:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
2062:Drivers/CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2063:Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2064:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2065:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2066:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2067:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2068:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2069:Drivers/CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2070:Drivers/CMSIS/Include/core_cm7.h ****  */
2071:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2072:Drivers/CMSIS/Include/core_cm7.h **** {
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 77


2073:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2074:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2075:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2076:Drivers/CMSIS/Include/core_cm7.h **** 
2077:Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2078:Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2079:Drivers/CMSIS/Include/core_cm7.h **** 
2080:Drivers/CMSIS/Include/core_cm7.h ****   return (
2081:Drivers/CMSIS/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
2082:Drivers/CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
2083:Drivers/CMSIS/Include/core_cm7.h ****          );
2084:Drivers/CMSIS/Include/core_cm7.h **** }
2085:Drivers/CMSIS/Include/core_cm7.h **** 
2086:Drivers/CMSIS/Include/core_cm7.h **** 
2087:Drivers/CMSIS/Include/core_cm7.h **** /**
2088:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Decode Priority
2089:Drivers/CMSIS/Include/core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
2090:Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value and subpriority value.
2091:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2092:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2093:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2094:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2095:Drivers/CMSIS/Include/core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2096:Drivers/CMSIS/Include/core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2097:Drivers/CMSIS/Include/core_cm7.h ****  */
2098:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2099:Drivers/CMSIS/Include/core_cm7.h **** {
2100:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2101:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2102:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2103:Drivers/CMSIS/Include/core_cm7.h **** 
2104:Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2105:Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2106:Drivers/CMSIS/Include/core_cm7.h **** 
2107:Drivers/CMSIS/Include/core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
2108:Drivers/CMSIS/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
2109:Drivers/CMSIS/Include/core_cm7.h **** }
2110:Drivers/CMSIS/Include/core_cm7.h **** 
2111:Drivers/CMSIS/Include/core_cm7.h **** 
2112:Drivers/CMSIS/Include/core_cm7.h **** /**
2113:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Vector
2114:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2115:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2116:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2117:Drivers/CMSIS/Include/core_cm7.h ****            VTOR must been relocated to SRAM before.
2118:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number
2119:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   vector    Address of interrupt handler function
2120:Drivers/CMSIS/Include/core_cm7.h ****  */
2121:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2122:Drivers/CMSIS/Include/core_cm7.h **** {
2123:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2124:Drivers/CMSIS/Include/core_cm7.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
2125:Drivers/CMSIS/Include/core_cm7.h **** }
2126:Drivers/CMSIS/Include/core_cm7.h **** 
2127:Drivers/CMSIS/Include/core_cm7.h **** 
2128:Drivers/CMSIS/Include/core_cm7.h **** /**
2129:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Vector
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 78


2130:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads an interrupt vector from interrupt vector table.
2131:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2132:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2133:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number.
2134:Drivers/CMSIS/Include/core_cm7.h ****   \return                 Address of interrupt handler function
2135:Drivers/CMSIS/Include/core_cm7.h ****  */
2136:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2137:Drivers/CMSIS/Include/core_cm7.h **** {
2138:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2139:Drivers/CMSIS/Include/core_cm7.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
2140:Drivers/CMSIS/Include/core_cm7.h **** }
2141:Drivers/CMSIS/Include/core_cm7.h **** 
2142:Drivers/CMSIS/Include/core_cm7.h **** 
2143:Drivers/CMSIS/Include/core_cm7.h **** /**
2144:Drivers/CMSIS/Include/core_cm7.h ****   \brief   System Reset
2145:Drivers/CMSIS/Include/core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
2146:Drivers/CMSIS/Include/core_cm7.h ****  */
2147:Drivers/CMSIS/Include/core_cm7.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2148:Drivers/CMSIS/Include/core_cm7.h **** {
2149:Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
2150:Drivers/CMSIS/Include/core_cm7.h ****                                                                        buffered write are completed
2151:Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2152:Drivers/CMSIS/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2153:Drivers/CMSIS/Include/core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2154:Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2155:Drivers/CMSIS/Include/core_cm7.h **** 
2156:Drivers/CMSIS/Include/core_cm7.h ****   for(;;)                                                           /* wait until reset */
2157:Drivers/CMSIS/Include/core_cm7.h ****   {
2158:Drivers/CMSIS/Include/core_cm7.h ****     __NOP();
2159:Drivers/CMSIS/Include/core_cm7.h ****   }
2160:Drivers/CMSIS/Include/core_cm7.h **** }
2161:Drivers/CMSIS/Include/core_cm7.h **** 
2162:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2163:Drivers/CMSIS/Include/core_cm7.h **** 
2164:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  MPU functions  #################################### */
2165:Drivers/CMSIS/Include/core_cm7.h **** 
2166:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2167:Drivers/CMSIS/Include/core_cm7.h **** 
2168:Drivers/CMSIS/Include/core_cm7.h **** #include "mpu_armv7.h"
2169:Drivers/CMSIS/Include/core_cm7.h **** 
2170:Drivers/CMSIS/Include/core_cm7.h **** #endif
2171:Drivers/CMSIS/Include/core_cm7.h **** 
2172:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  FPU functions  #################################### */
2173:Drivers/CMSIS/Include/core_cm7.h **** /**
2174:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2175:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2176:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Function that provides FPU type.
2177:Drivers/CMSIS/Include/core_cm7.h ****   @{
2178:Drivers/CMSIS/Include/core_cm7.h ****  */
2179:Drivers/CMSIS/Include/core_cm7.h **** 
2180:Drivers/CMSIS/Include/core_cm7.h **** /**
2181:Drivers/CMSIS/Include/core_cm7.h ****   \brief   get FPU type
2182:Drivers/CMSIS/Include/core_cm7.h ****   \details returns the FPU type
2183:Drivers/CMSIS/Include/core_cm7.h ****   \returns
2184:Drivers/CMSIS/Include/core_cm7.h ****    - \b  0: No FPU
2185:Drivers/CMSIS/Include/core_cm7.h ****    - \b  1: Single precision FPU
2186:Drivers/CMSIS/Include/core_cm7.h ****    - \b  2: Double + Single precision FPU
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 79


2187:Drivers/CMSIS/Include/core_cm7.h ****  */
2188:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2189:Drivers/CMSIS/Include/core_cm7.h **** {
2190:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t mvfr0;
2191:Drivers/CMSIS/Include/core_cm7.h **** 
2192:Drivers/CMSIS/Include/core_cm7.h ****   mvfr0 = SCB->MVFR0;
2193:Drivers/CMSIS/Include/core_cm7.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2194:Drivers/CMSIS/Include/core_cm7.h ****   {
2195:Drivers/CMSIS/Include/core_cm7.h ****     return 2U;           /* Double + Single precision FPU */
2196:Drivers/CMSIS/Include/core_cm7.h ****   }
2197:Drivers/CMSIS/Include/core_cm7.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
2198:Drivers/CMSIS/Include/core_cm7.h ****   {
2199:Drivers/CMSIS/Include/core_cm7.h ****     return 1U;           /* Single precision FPU */
2200:Drivers/CMSIS/Include/core_cm7.h ****   }
2201:Drivers/CMSIS/Include/core_cm7.h ****   else
2202:Drivers/CMSIS/Include/core_cm7.h ****   {
2203:Drivers/CMSIS/Include/core_cm7.h ****     return 0U;           /* No FPU */
2204:Drivers/CMSIS/Include/core_cm7.h ****   }
2205:Drivers/CMSIS/Include/core_cm7.h **** }
2206:Drivers/CMSIS/Include/core_cm7.h **** 
2207:Drivers/CMSIS/Include/core_cm7.h **** 
2208:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2209:Drivers/CMSIS/Include/core_cm7.h **** 
2210:Drivers/CMSIS/Include/core_cm7.h **** 
2211:Drivers/CMSIS/Include/core_cm7.h **** 
2212:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  Cache functions  #################################### */
2213:Drivers/CMSIS/Include/core_cm7.h **** /**
2214:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2215:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
2216:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure Instruction and Data cache.
2217:Drivers/CMSIS/Include/core_cm7.h ****   @{
2218:Drivers/CMSIS/Include/core_cm7.h ****  */
2219:Drivers/CMSIS/Include/core_cm7.h **** 
2220:Drivers/CMSIS/Include/core_cm7.h **** /* Cache Size ID Register Macros */
2221:Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
2222:Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
2223:Drivers/CMSIS/Include/core_cm7.h **** 
2224:Drivers/CMSIS/Include/core_cm7.h **** 
2225:Drivers/CMSIS/Include/core_cm7.h **** /**
2226:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable I-Cache
2227:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on I-Cache
2228:Drivers/CMSIS/Include/core_cm7.h ****   */
2229:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableICache (void)
 1144              		.loc 2 2229 22 view .LVU342
 1145              	.LBB75:
2230:Drivers/CMSIS/Include/core_cm7.h **** {
2231:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2232:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 1146              		.loc 2 2232 5 view .LVU343
 1147              	.LBB76:
 1148              	.LBI76:
 1149              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 80


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 81


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 82


 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 83


 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 84


 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 85


 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 86


 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 87


 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 88


 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 89


 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 90


 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 91


 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 92


 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 93


 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 94


 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 95


 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 1150              		.loc 3 877 27 view .LVU344
 1151              	.LBB77:
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 1152              		.loc 3 879 3 view .LVU345
 1153              		.syntax unified
 1154              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1155 000a BFF34F8F 		dsb 0xF
 1156              	@ 0 "" 2
 1157              		.thumb
 1158              		.syntax unified
 1159              	.LBE77:
 1160              	.LBE76:
2233:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
 1161              		.loc 2 2233 5 view .LVU346
 1162              	.LBB78:
 1163              	.LBI78:
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1164              		.loc 3 866 27 view .LVU347
 1165              	.LBB79:
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1166              		.loc 3 868 3 view .LVU348
 1167              		.syntax unified
 1168              	@ 868 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1169 000e BFF36F8F 		isb 0xF
 1170              	@ 0 "" 2
 1171              		.thumb
 1172              		.syntax unified
 1173              	.LBE79:
 1174              	.LBE78:
2234:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 1175              		.loc 2 2234 5 view .LVU349
 1176              		.loc 2 2234 18 is_stmt 0 view .LVU350
 1177 0012 B44B     		ldr	r3, .L83
 1178 0014 0021     		movs	r1, #0
 1179 0016 C3F85012 		str	r1, [r3, #592]
2235:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 1180              		.loc 2 2235 5 is_stmt 1 view .LVU351
 1181              	.LBB80:
 1182              	.LBI80:
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 96


 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1183              		.loc 3 877 27 view .LVU352
 1184              	.LBB81:
 1185              		.loc 3 879 3 view .LVU353
 1186              		.syntax unified
 1187              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1188 001a BFF34F8F 		dsb 0xF
 1189              	@ 0 "" 2
 1190              		.thumb
 1191              		.syntax unified
 1192              	.LBE81:
 1193              	.LBE80:
2236:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
 1194              		.loc 2 2236 5 view .LVU354
 1195              	.LBB82:
 1196              	.LBI82:
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1197              		.loc 3 866 27 view .LVU355
 1198              	.LBB83:
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1199              		.loc 3 868 3 view .LVU356
 1200              		.syntax unified
 1201              	@ 868 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1202 001e BFF36F8F 		isb 0xF
 1203              	@ 0 "" 2
 1204              		.thumb
 1205              		.syntax unified
 1206              	.LBE83:
 1207              	.LBE82:
2237:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 1208              		.loc 2 2237 5 view .LVU357
 1209              		.loc 2 2237 14 is_stmt 0 view .LVU358
 1210 0022 5A69     		ldr	r2, [r3, #20]
 1211 0024 42F40032 		orr	r2, r2, #131072
 1212 0028 5A61     		str	r2, [r3, #20]
2238:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 1213              		.loc 2 2238 5 is_stmt 1 view .LVU359
 1214              	.LBB84:
 1215              	.LBI84:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1216              		.loc 3 877 27 view .LVU360
 1217              	.LBB85:
 1218              		.loc 3 879 3 view .LVU361
 1219              		.syntax unified
 1220              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1221 002a BFF34F8F 		dsb 0xF
 1222              	@ 0 "" 2
 1223              		.thumb
 1224              		.syntax unified
 1225              	.LBE85:
 1226              	.LBE84:
2239:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
 1227              		.loc 2 2239 5 view .LVU362
 1228              	.LBB86:
 1229              	.LBI86:
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1230              		.loc 3 866 27 view .LVU363
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 97


 1231              	.LBB87:
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1232              		.loc 3 868 3 view .LVU364
 1233              		.syntax unified
 1234              	@ 868 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1235 002e BFF36F8F 		isb 0xF
 1236              	@ 0 "" 2
 1237              		.thumb
 1238              		.syntax unified
 1239              	.LBE87:
 1240              	.LBE86:
 1241              	.LBE75:
 1242              	.LBE74:
 116:Src/main.c    **** 
 1243              		.loc 1 116 3 view .LVU365
 1244              	.LBB88:
 1245              	.LBI88:
2240:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2241:Drivers/CMSIS/Include/core_cm7.h **** }
2242:Drivers/CMSIS/Include/core_cm7.h **** 
2243:Drivers/CMSIS/Include/core_cm7.h **** 
2244:Drivers/CMSIS/Include/core_cm7.h **** /**
2245:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable I-Cache
2246:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns off I-Cache
2247:Drivers/CMSIS/Include/core_cm7.h ****   */
2248:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_DisableICache (void)
2249:Drivers/CMSIS/Include/core_cm7.h **** {
2250:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2251:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2252:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2253:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
2254:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2255:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2256:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2257:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2258:Drivers/CMSIS/Include/core_cm7.h **** }
2259:Drivers/CMSIS/Include/core_cm7.h **** 
2260:Drivers/CMSIS/Include/core_cm7.h **** 
2261:Drivers/CMSIS/Include/core_cm7.h **** /**
2262:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Invalidate I-Cache
2263:Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache
2264:Drivers/CMSIS/Include/core_cm7.h ****   */
2265:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateICache (void)
2266:Drivers/CMSIS/Include/core_cm7.h **** {
2267:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2268:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2269:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2270:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;
2271:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2272:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2273:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2274:Drivers/CMSIS/Include/core_cm7.h **** }
2275:Drivers/CMSIS/Include/core_cm7.h **** 
2276:Drivers/CMSIS/Include/core_cm7.h **** 
2277:Drivers/CMSIS/Include/core_cm7.h **** /**
2278:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable D-Cache
2279:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on D-Cache
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 98


2280:Drivers/CMSIS/Include/core_cm7.h ****   */
2281:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableDCache (void)
 1246              		.loc 2 2281 22 view .LVU366
 1247              	.LBB89:
2282:Drivers/CMSIS/Include/core_cm7.h **** {
2283:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2284:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
 1248              		.loc 2 2284 5 view .LVU367
2285:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
 1249              		.loc 2 2285 5 view .LVU368
2286:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
 1250              		.loc 2 2286 5 view .LVU369
2287:Drivers/CMSIS/Include/core_cm7.h **** 
2288:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 1251              		.loc 2 2288 5 view .LVU370
 1252              		.loc 2 2288 17 is_stmt 0 view .LVU371
 1253 0032 C3F88410 		str	r1, [r3, #132]
2289:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 1254              		.loc 2 2289 5 is_stmt 1 view .LVU372
 1255              	.LBB90:
 1256              	.LBI90:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1257              		.loc 3 877 27 view .LVU373
 1258              	.LBB91:
 1259              		.loc 3 879 3 view .LVU374
 1260              		.syntax unified
 1261              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1262 0036 BFF34F8F 		dsb 0xF
 1263              	@ 0 "" 2
 1264              		.thumb
 1265              		.syntax unified
 1266              	.LBE91:
 1267              	.LBE90:
2290:Drivers/CMSIS/Include/core_cm7.h **** 
2291:Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
 1268              		.loc 2 2291 5 view .LVU375
 1269              		.loc 2 2291 12 is_stmt 0 view .LVU376
 1270 003a D3F88000 		ldr	r0, [r3, #128]
 1271              	.LVL57:
2292:Drivers/CMSIS/Include/core_cm7.h **** 
2293:Drivers/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2294:Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 1272              		.loc 2 2294 5 is_stmt 1 view .LVU377
 1273              		.loc 2 2294 10 is_stmt 0 view .LVU378
 1274 003e C0F34E34 		ubfx	r4, r0, #13, #15
 1275              	.LVL58:
 1276              		.loc 2 2294 10 view .LVU379
 1277 0042 0FE0     		b	.L56
 1278              	.LVL59:
 1279              	.L75:
2295:Drivers/CMSIS/Include/core_cm7.h ****     do {
2296:Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2297:Drivers/CMSIS/Include/core_cm7.h ****       do {
2298:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2299:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2300:Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2301:Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 99


2302:Drivers/CMSIS/Include/core_cm7.h ****         #endif
2303:Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
 1280              		.loc 2 2303 20 view .LVU380
 1281 0044 1A46     		mov	r2, r3
 1282              	.LVL60:
 1283              	.L55:
2297:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 1284              		.loc 2 2297 7 is_stmt 1 view .LVU381
2298:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1285              		.loc 2 2298 9 view .LVU382
2298:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1286              		.loc 2 2298 52 is_stmt 0 view .LVU383
 1287 0046 43F6E073 		movw	r3, #16352
 1288 004a 03EA4413 		and	r3, r3, r4, lsl #5
2298:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1289              		.loc 2 2298 73 view .LVU384
 1290 004e 43EA8273 		orr	r3, r3, r2, lsl #30
2298:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 1291              		.loc 2 2298 20 view .LVU385
 1292 0052 A449     		ldr	r1, .L83
 1293 0054 C1F86032 		str	r3, [r1, #608]
 1294              		.loc 2 2303 20 view .LVU386
 1295 0058 531E     		subs	r3, r2, #1
 1296              	.LVL61:
 1297              		.loc 2 2303 7 view .LVU387
 1298 005a 002A     		cmp	r2, #0
 1299 005c F2D1     		bne	.L75
2304:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
 1300              		.loc 2 2304 17 view .LVU388
 1301 005e 631E     		subs	r3, r4, #1
 1302              	.LVL62:
 1303              		.loc 2 2304 5 view .LVU389
 1304 0060 1CB1     		cbz	r4, .L78
 1305              		.loc 2 2304 17 view .LVU390
 1306 0062 1C46     		mov	r4, r3
 1307              	.LVL63:
 1308              	.L56:
2295:Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 1309              		.loc 2 2295 5 is_stmt 1 view .LVU391
2296:Drivers/CMSIS/Include/core_cm7.h ****       do {
 1310              		.loc 2 2296 7 view .LVU392
2296:Drivers/CMSIS/Include/core_cm7.h ****       do {
 1311              		.loc 2 2296 12 is_stmt 0 view .LVU393
 1312 0064 C0F3C902 		ubfx	r2, r0, #3, #10
 1313              	.LVL64:
2296:Drivers/CMSIS/Include/core_cm7.h ****       do {
 1314              		.loc 2 2296 12 view .LVU394
 1315 0068 EDE7     		b	.L55
 1316              	.LVL65:
 1317              	.L78:
2305:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 1318              		.loc 2 2305 5 is_stmt 1 view .LVU395
 1319              	.LBB92:
 1320              	.LBI92:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1321              		.loc 3 877 27 view .LVU396
 1322              	.LBB93:
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 100


 1323              		.loc 3 879 3 view .LVU397
 1324              		.syntax unified
 1325              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1326 006a BFF34F8F 		dsb 0xF
 1327              	@ 0 "" 2
 1328              		.thumb
 1329              		.syntax unified
 1330              	.LBE93:
 1331              	.LBE92:
2306:Drivers/CMSIS/Include/core_cm7.h **** 
2307:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 1332              		.loc 2 2307 5 view .LVU398
 1333              		.loc 2 2307 14 is_stmt 0 view .LVU399
 1334 006e 4B69     		ldr	r3, [r1, #20]
 1335              	.LVL66:
 1336              		.loc 2 2307 14 view .LVU400
 1337 0070 43F48033 		orr	r3, r3, #65536
 1338 0074 4B61     		str	r3, [r1, #20]
2308:Drivers/CMSIS/Include/core_cm7.h **** 
2309:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 1339              		.loc 2 2309 5 is_stmt 1 view .LVU401
 1340              	.LBB94:
 1341              	.LBI94:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1342              		.loc 3 877 27 view .LVU402
 1343              	.LBB95:
 1344              		.loc 3 879 3 view .LVU403
 1345              		.syntax unified
 1346              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1347 0076 BFF34F8F 		dsb 0xF
 1348              	@ 0 "" 2
 1349              		.thumb
 1350              		.syntax unified
 1351              	.LBE95:
 1352              	.LBE94:
2310:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
 1353              		.loc 2 2310 5 view .LVU404
 1354              	.LBB96:
 1355              	.LBI96:
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1356              		.loc 3 866 27 view .LVU405
 1357              	.LBB97:
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1358              		.loc 3 868 3 view .LVU406
 1359              		.syntax unified
 1360              	@ 868 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1361 007a BFF36F8F 		isb 0xF
 1362              	@ 0 "" 2
 1363              	.LVL67:
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1364              		.loc 3 868 3 is_stmt 0 view .LVU407
 1365              		.thumb
 1366              		.syntax unified
 1367              	.LBE97:
 1368              	.LBE96:
 1369              	.LBE89:
 1370              	.LBE88:
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 101


 121:Src/main.c    **** 
 1371              		.loc 1 121 3 is_stmt 1 view .LVU408
 1372 007e FFF7FEFF 		bl	HAL_Init
 1373              	.LVL68:
 128:Src/main.c    **** 
 1374              		.loc 1 128 3 view .LVU409
 1375 0082 FFF7FEFF 		bl	SystemClock_Config
 1376              	.LVL69:
 135:Src/main.c    ****   MX_DMA_Init();
 1377              		.loc 1 135 3 view .LVU410
 1378 0086 FFF7FEFF 		bl	MX_GPIO_Init
 1379              	.LVL70:
 136:Src/main.c    ****   MX_I2S1_Init();
 1380              		.loc 1 136 3 view .LVU411
 1381 008a FFF7FEFF 		bl	MX_DMA_Init
 1382              	.LVL71:
 137:Src/main.c    ****   // MX_QUADSPI_Init();
 1383              		.loc 1 137 3 view .LVU412
 1384 008e FFF7FEFF 		bl	MX_I2S1_Init
 1385              	.LVL72:
 139:Src/main.c    ****   // MX_SPI4_Init();
 1386              		.loc 1 139 3 view .LVU413
 1387 0092 FFF7FEFF 		bl	MX_SDMMC2_SD_Init
 1388              	.LVL73:
 145:Src/main.c    **** 
 1389              		.loc 1 145 3 view .LVU414
 1390 0096 0A20     		movs	r0, #10
 1391 0098 FFF7FEFF 		bl	HAL_Delay
 1392              	.LVL74:
 147:Src/main.c    **** 
 1393              		.loc 1 147 3 view .LVU415
 1394 009c FFF7FEFF 		bl	BSP_SD_Init
 1395              	.LVL75:
 149:Src/main.c    **** 
 1396              		.loc 1 149 3 view .LVU416
 1397 00a0 0A20     		movs	r0, #10
 1398 00a2 FFF7FEFF 		bl	HAL_Delay
 1399              	.LVL76:
 151:Src/main.c    ****   
 1400              		.loc 1 151 3 view .LVU417
 1401 00a6 FFF7FEFF 		bl	MX_FATFS_Init
 1402              	.LVL77:
 153:Src/main.c    **** 
 1403              		.loc 1 153 3 view .LVU418
 1404 00aa 0A20     		movs	r0, #10
 1405 00ac FFF7FEFF 		bl	HAL_Delay
 1406              	.LVL78:
 157:Src/main.c    ****   FRESULT fres;
 1407              		.loc 1 157 3 view .LVU419
 158:Src/main.c    **** 
 1408              		.loc 1 158 3 view .LVU420
 160:Src/main.c    ****   if (fres != FR_OK) {
 1409              		.loc 1 160 3 view .LVU421
 160:Src/main.c    ****   if (fres != FR_OK) {
 1410              		.loc 1 160 10 is_stmt 0 view .LVU422
 1411 00b0 0122     		movs	r2, #1
 1412 00b2 8D49     		ldr	r1, .L83+4
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 102


 1413 00b4 8D48     		ldr	r0, .L83+8
 1414 00b6 FFF7FEFF 		bl	f_mount
 1415              	.LVL79:
 161:Src/main.c    ****     myprintf("f_mount error (%i)\r\n", fres);
 1416              		.loc 1 161 3 is_stmt 1 view .LVU423
 161:Src/main.c    ****     myprintf("f_mount error (%i)\r\n", fres);
 1417              		.loc 1 161 6 is_stmt 0 view .LVU424
 1418 00ba 0146     		mov	r1, r0
 1419 00bc 0028     		cmp	r0, #0
 1420 00be 5AD1     		bne	.L79
 1421              	.LVL80:
 1422              	.L57:
 179:Src/main.c    ****   if(fres == FR_OK) {
 1423              		.loc 1 179 3 is_stmt 1 view .LVU425
 179:Src/main.c    ****   if(fres == FR_OK) {
 1424              		.loc 1 179 10 is_stmt 0 view .LVU426
 1425 00c0 1A22     		movs	r2, #26
 1426 00c2 8B49     		ldr	r1, .L83+12
 1427 00c4 41F26800 		movw	r0, #4200
 1428 00c8 6844     		add	r0, sp, r0
 1429 00ca FFF7FEFF 		bl	f_open
 1430              	.LVL81:
 180:Src/main.c    ****     myprintf("I was able to open '0.txt' for writing\r\n");
 1431              		.loc 1 180 3 is_stmt 1 view .LVU427
 180:Src/main.c    ****     myprintf("I was able to open '0.txt' for writing\r\n");
 1432              		.loc 1 180 5 is_stmt 0 view .LVU428
 1433 00ce 0146     		mov	r1, r0
 1434 00d0 0028     		cmp	r0, #0
 1435 00d2 54D1     		bne	.L58
 181:Src/main.c    ****   } else {
 1436              		.loc 1 181 5 is_stmt 1 view .LVU429
 1437 00d4 8748     		ldr	r0, .L83+16
 1438              	.LVL82:
 181:Src/main.c    ****   } else {
 1439              		.loc 1 181 5 is_stmt 0 view .LVU430
 1440 00d6 FFF7FEFF 		bl	myprintf
 1441              	.LVL83:
 1442              	.L59:
 186:Src/main.c    ****   if(fres == FR_OK) {
 1443              		.loc 1 186 3 is_stmt 1 view .LVU431
 186:Src/main.c    ****   if(fres == FR_OK) {
 1444              		.loc 1 186 10 is_stmt 0 view .LVU432
 1445 00da 1A22     		movs	r2, #26
 1446 00dc 8649     		ldr	r1, .L83+20
 1447 00de 0EA8     		add	r0, sp, #56
 1448 00e0 FFF7FEFF 		bl	f_open
 1449              	.LVL84:
 187:Src/main.c    ****     myprintf("I was able to open '1.txt' for writing\r\n");
 1450              		.loc 1 187 3 is_stmt 1 view .LVU433
 187:Src/main.c    ****     myprintf("I was able to open '1.txt' for writing\r\n");
 1451              		.loc 1 187 5 is_stmt 0 view .LVU434
 1452 00e4 0146     		mov	r1, r0
 1453 00e6 0028     		cmp	r0, #0
 1454 00e8 4DD1     		bne	.L60
 188:Src/main.c    ****   } else {
 1455              		.loc 1 188 5 is_stmt 1 view .LVU435
 1456 00ea 8448     		ldr	r0, .L83+24
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 103


 1457              	.LVL85:
 188:Src/main.c    ****   } else {
 1458              		.loc 1 188 5 is_stmt 0 view .LVU436
 1459 00ec FFF7FEFF 		bl	myprintf
 1460              	.LVL86:
 1461              	.L61:
 193:Src/main.c    ****   uint16_t msg = 12345;
 1462              		.loc 1 193 3 is_stmt 1 view .LVU437
 194:Src/main.c    ****   fres = f_write(&ch0, msg, 2, &bwt);
 1463              		.loc 1 194 3 view .LVU438
 195:Src/main.c    ****   fres = f_write(&ch1, msg, 2, &bwt);
 1464              		.loc 1 195 3 view .LVU439
 195:Src/main.c    ****   fres = f_write(&ch1, msg, 2, &bwt);
 1465              		.loc 1 195 10 is_stmt 0 view .LVU440
 1466 00f0 0DAB     		add	r3, sp, #52
 1467 00f2 0222     		movs	r2, #2
 1468 00f4 43F23901 		movw	r1, #12345
 1469 00f8 41F26800 		movw	r0, #4200
 1470 00fc 6844     		add	r0, sp, r0
 1471 00fe FFF7FEFF 		bl	f_write
 1472              	.LVL87:
 196:Src/main.c    ****   if(fres == FR_OK) {
 1473              		.loc 1 196 3 is_stmt 1 view .LVU441
 196:Src/main.c    ****   if(fres == FR_OK) {
 1474              		.loc 1 196 10 is_stmt 0 view .LVU442
 1475 0102 0DAB     		add	r3, sp, #52
 1476 0104 0222     		movs	r2, #2
 1477 0106 43F23901 		movw	r1, #12345
 1478 010a 0EA8     		add	r0, sp, #56
 1479 010c FFF7FEFF 		bl	f_write
 1480              	.LVL88:
 197:Src/main.c    ****     myprintf("I was able to open write!\r\n");
 1481              		.loc 1 197 3 is_stmt 1 view .LVU443
 197:Src/main.c    ****     myprintf("I was able to open write!\r\n");
 1482              		.loc 1 197 5 is_stmt 0 view .LVU444
 1483 0110 0146     		mov	r1, r0
 1484 0112 0028     		cmp	r0, #0
 1485 0114 3BD1     		bne	.L62
 198:Src/main.c    ****   } else {
 1486              		.loc 1 198 5 is_stmt 1 view .LVU445
 1487 0116 7A48     		ldr	r0, .L83+28
 1488              	.LVL89:
 198:Src/main.c    ****   } else {
 1489              		.loc 1 198 5 is_stmt 0 view .LVU446
 1490 0118 FFF7FEFF 		bl	myprintf
 1491              	.LVL90:
 1492              	.L63:
 203:Src/main.c    **** 
 1493              		.loc 1 203 3 is_stmt 1 view .LVU447
 1494 011c 0120     		movs	r0, #1
 1495 011e FFF7FEFF 		bl	HAL_Delay
 1496              	.LVL91:
 205:Src/main.c    ****   f_sync(&ch1);
 1497              		.loc 1 205 3 view .LVU448
 1498 0122 41F26800 		movw	r0, #4200
 1499 0126 6844     		add	r0, sp, r0
 1500 0128 FFF7FEFF 		bl	f_sync
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 104


 1501              	.LVL92:
 206:Src/main.c    **** 
 1502              		.loc 1 206 3 view .LVU449
 1503 012c 0EA8     		add	r0, sp, #56
 1504 012e FFF7FEFF 		bl	f_sync
 1505              	.LVL93:
 208:Src/main.c    ****   f_close(&ch1);
 1506              		.loc 1 208 3 view .LVU450
 1507 0132 41F26800 		movw	r0, #4200
 1508 0136 6844     		add	r0, sp, r0
 1509 0138 FFF7FEFF 		bl	f_close
 1510              	.LVL94:
 209:Src/main.c    **** 
 1511              		.loc 1 209 3 view .LVU451
 1512 013c 0EA8     		add	r0, sp, #56
 1513 013e FFF7FEFF 		bl	f_close
 1514              	.LVL95:
 211:Src/main.c    ****   f_open(&ch1, "1.txt", FA_WRITE | FA_READ);
 1515              		.loc 1 211 3 view .LVU452
 1516 0142 0322     		movs	r2, #3
 1517 0144 6A49     		ldr	r1, .L83+12
 1518 0146 41F26800 		movw	r0, #4200
 1519 014a 6844     		add	r0, sp, r0
 1520 014c FFF7FEFF 		bl	f_open
 1521              	.LVL96:
 212:Src/main.c    **** 
 1522              		.loc 1 212 3 view .LVU453
 1523 0150 0322     		movs	r2, #3
 1524 0152 6949     		ldr	r1, .L83+20
 1525 0154 0EA8     		add	r0, sp, #56
 1526 0156 FFF7FEFF 		bl	f_open
 1527              	.LVL97:
 215:Src/main.c    ****   uint8_t channel = 0;
 1528              		.loc 1 215 3 view .LVU454
 216:Src/main.c    ****   uint8_t last_channel = 0;
 1529              		.loc 1 216 3 view .LVU455
 217:Src/main.c    ****   uint16_t data[2] = {0};
 1530              		.loc 1 217 3 view .LVU456
 218:Src/main.c    ****   uint16_t status[1] = {0};
 1531              		.loc 1 218 3 view .LVU457
 218:Src/main.c    ****   uint16_t status[1] = {0};
 1532              		.loc 1 218 12 is_stmt 0 view .LVU458
 1533 015a 0023     		movs	r3, #0
 1534 015c 694A     		ldr	r2, .L83+32
 1535 015e 42F29801 		movw	r1, #8344
 1536 0162 6944     		add	r1, sp, r1
 1537 0164 8B50     		str	r3, [r1, r2]
 219:Src/main.c    ****   uint32_t bw0;
 1538              		.loc 1 219 3 is_stmt 1 view .LVU459
 219:Src/main.c    ****   uint32_t bw0;
 1539              		.loc 1 219 12 is_stmt 0 view .LVU460
 1540 0166 043A     		subs	r2, r2, #4
 1541 0168 8B52     		strh	r3, [r1, r2]	@ movhi
 220:Src/main.c    ****   uint32_t bw1;
 1542              		.loc 1 220 3 is_stmt 1 view .LVU461
 221:Src/main.c    ****   uint8_t overrun = 0; 
 1543              		.loc 1 221 3 view .LVU462
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 105


 222:Src/main.c    ****   uint32_t overrun_count = 0; 
 1544              		.loc 1 222 3 view .LVU463
 222:Src/main.c    ****   uint32_t overrun_count = 0; 
 1545              		.loc 1 222 11 is_stmt 0 view .LVU464
 1546 016a 093A     		subs	r2, r2, #9
 1547 016c 8B54     		strb	r3, [r1, r2]
 223:Src/main.c    **** 
 1548              		.loc 1 223 3 is_stmt 1 view .LVU465
 1549              	.LVL98:
 225:Src/main.c    ****   while(count < SAMPLE_COUNT) {
 1550              		.loc 1 225 3 view .LVU466
 226:Src/main.c    ****     HAL_I2S_Receive(&hi2s1, data, status, 1, 10, &overrun);
 1551              		.loc 1 226 3 view .LVU467
 225:Src/main.c    ****   while(count < SAMPLE_COUNT) {
 1552              		.loc 1 225 12 is_stmt 0 view .LVU468
 1553 016e A146     		mov	r9, r4
 223:Src/main.c    **** 
 1554              		.loc 1 223 12 view .LVU469
 1555 0170 A046     		mov	r8, r4
 215:Src/main.c    ****   uint8_t channel = 0;
 1556              		.loc 1 215 12 view .LVU470
 1557 0172 2546     		mov	r5, r4
 226:Src/main.c    ****     HAL_I2S_Receive(&hi2s1, data, status, 1, 10, &overrun);
 1558              		.loc 1 226 8 view .LVU471
 1559 0174 2DE0     		b	.L64
 1560              	.LVL99:
 1561              	.L79:
 162:Src/main.c    ****     Error_Handler();
 1562              		.loc 1 162 5 is_stmt 1 view .LVU472
 1563 0176 6448     		ldr	r0, .L83+36
 1564              	.LVL100:
 162:Src/main.c    ****     Error_Handler();
 1565              		.loc 1 162 5 is_stmt 0 view .LVU473
 1566 0178 FFF7FEFF 		bl	myprintf
 1567              	.LVL101:
 163:Src/main.c    ****   }
 1568              		.loc 1 163 5 is_stmt 1 view .LVU474
 1569 017c A0E7     		b	.L57
 1570              	.LVL102:
 1571              	.L58:
 183:Src/main.c    ****   }
 1572              		.loc 1 183 5 view .LVU475
 1573 017e 6348     		ldr	r0, .L83+40
 1574              	.LVL103:
 183:Src/main.c    ****   }
 1575              		.loc 1 183 5 is_stmt 0 view .LVU476
 1576 0180 FFF7FEFF 		bl	myprintf
 1577              	.LVL104:
 1578 0184 A9E7     		b	.L59
 1579              	.LVL105:
 1580              	.L60:
 190:Src/main.c    ****   }
 1581              		.loc 1 190 5 is_stmt 1 view .LVU477
 1582 0186 6148     		ldr	r0, .L83+40
 1583              	.LVL106:
 190:Src/main.c    ****   }
 1584              		.loc 1 190 5 is_stmt 0 view .LVU478
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 106


 1585 0188 FFF7FEFF 		bl	myprintf
 1586              	.LVL107:
 1587 018c B0E7     		b	.L61
 1588              	.LVL108:
 1589              	.L62:
 200:Src/main.c    ****   }
 1590              		.loc 1 200 5 is_stmt 1 view .LVU479
 1591 018e 6048     		ldr	r0, .L83+44
 1592              	.LVL109:
 200:Src/main.c    ****   }
 1593              		.loc 1 200 5 is_stmt 0 view .LVU480
 1594 0190 FFF7FEFF 		bl	myprintf
 1595              	.LVL110:
 1596 0194 C2E7     		b	.L63
 1597              	.LVL111:
 1598              	.L66:
 237:Src/main.c    ****         break;
 1599              		.loc 1 237 9 is_stmt 1 view .LVU481
 237:Src/main.c    ****         break;
 1600              		.loc 1 237 65 is_stmt 0 view .LVU482
 1601 0196 5B4B     		ldr	r3, .L83+32
 1602              	.LVL112:
 237:Src/main.c    ****         break;
 1603              		.loc 1 237 65 view .LVU483
 1604 0198 42F29802 		movw	r2, #8344
 1605              	.LVL113:
 237:Src/main.c    ****         break;
 1606              		.loc 1 237 65 view .LVU484
 1607 019c 6A44     		add	r2, sp, r2
 1608              	.LVL114:
 237:Src/main.c    ****         break;
 1609              		.loc 1 237 65 view .LVU485
 1610 019e D25A     		ldrh	r2, [r2, r3]
 237:Src/main.c    ****         break;
 1611              		.loc 1 237 81 view .LVU486
 1612 01a0 BDF83230 		ldrh	r3, [sp, #50]
 237:Src/main.c    ****         break;
 1613              		.loc 1 237 75 view .LVU487
 1614 01a4 43EA0243 		orr	r3, r3, r2, lsl #16
 237:Src/main.c    ****         break;
 1615              		.loc 1 237 44 view .LVU488
 1616 01a8 5A49     		ldr	r1, .L83+48
 1617 01aa 0A68     		ldr	r2, [r1]
 1618 01ac 501C     		adds	r0, r2, #1
 1619 01ae 0860     		str	r0, [r1]
 237:Src/main.c    ****         break;
 1620              		.loc 1 237 86 view .LVU489
 1621 01b0 1B12     		asrs	r3, r3, #8
 237:Src/main.c    ****         break;
 1622              		.loc 1 237 48 view .LVU490
 1623 01b2 5949     		ldr	r1, .L83+52
 1624 01b4 41F82230 		str	r3, [r1, r2, lsl #2]
 238:Src/main.c    ****       case 0x4:
 1625              		.loc 1 238 9 is_stmt 1 view .LVU491
 1626              	.L68:
 244:Src/main.c    ****       f_write(&ch0, I2S_RxBuffer_L, SAMPLE_BUFFER_SIZE * 4, &bw0);
 1627              		.loc 1 244 5 view .LVU492
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 107


 244:Src/main.c    ****       f_write(&ch0, I2S_RxBuffer_L, SAMPLE_BUFFER_SIZE * 4, &bw0);
 1628              		.loc 1 244 29 is_stmt 0 view .LVU493
 1629 01b8 564B     		ldr	r3, .L83+48
 1630 01ba 1A68     		ldr	r2, [r3]
 244:Src/main.c    ****       f_write(&ch0, I2S_RxBuffer_L, SAMPLE_BUFFER_SIZE * 4, &bw0);
 1631              		.loc 1 244 7 view .LVU494
 1632 01bc 41F6FF73 		movw	r3, #8191
 1633 01c0 9A42     		cmp	r2, r3
 1634 01c2 3FD0     		beq	.L80
 1635              	.LVL115:
 1636              	.L69:
 249:Src/main.c    ****       f_write(&ch1, I2S_RxBuffer_R, SAMPLE_BUFFER_SIZE * 4, &bw1);
 1637              		.loc 1 249 5 is_stmt 1 view .LVU495
 249:Src/main.c    ****       f_write(&ch1, I2S_RxBuffer_R, SAMPLE_BUFFER_SIZE * 4, &bw1);
 1638              		.loc 1 249 29 is_stmt 0 view .LVU496
 1639 01c4 554B     		ldr	r3, .L83+56
 1640 01c6 1A68     		ldr	r2, [r3]
 249:Src/main.c    ****       f_write(&ch1, I2S_RxBuffer_R, SAMPLE_BUFFER_SIZE * 4, &bw1);
 1641              		.loc 1 249 7 view .LVU497
 1642 01c8 41F6FF73 		movw	r3, #8191
 1643 01cc 9A42     		cmp	r2, r3
 1644 01ce 46D0     		beq	.L81
 1645              	.L70:
 253:Src/main.c    ****   }
 1646              		.loc 1 253 5 is_stmt 1 view .LVU498
 253:Src/main.c    ****   }
 1647              		.loc 1 253 10 is_stmt 0 view .LVU499
 1648 01d0 0135     		adds	r5, r5, #1
 1649              	.LVL116:
 1650              	.L64:
 226:Src/main.c    ****     HAL_I2S_Receive(&hi2s1, data, status, 1, 10, &overrun);
 1651              		.loc 1 226 8 view .LVU500
 1652 01d2 B5F5802F 		cmp	r5, #262144
 1653 01d6 4DD2     		bcs	.L82
 227:Src/main.c    ****     // HAL_I2S_Receive(&hi2s1, data, status, 1, 10);
 1654              		.loc 1 227 5 is_stmt 1 view .LVU501
 1655 01d8 514E     		ldr	r6, .L83+60
 1656 01da 524F     		ldr	r7, .L83+64
 1657 01dc 42F29803 		movw	r3, #8344
 1658 01e0 6B44     		add	r3, sp, r3
 1659 01e2 3B44     		add	r3, r3, r7
 1660 01e4 0193     		str	r3, [sp, #4]
 1661 01e6 0A23     		movs	r3, #10
 1662 01e8 0093     		str	r3, [sp]
 1663 01ea 0123     		movs	r3, #1
 1664 01ec 0BAA     		add	r2, sp, #44
 1665 01ee 0CA9     		add	r1, sp, #48
 1666 01f0 4D48     		ldr	r0, .L83+68
 1667 01f2 FFF7FEFF 		bl	HAL_I2S_Receive
 1668              	.LVL117:
 229:Src/main.c    ****     // User_I2S_Receive(&hi2s1, data, status, 1);
 1669              		.loc 1 229 5 view .LVU502
 229:Src/main.c    ****     // User_I2S_Receive(&hi2s1, data, status, 1);
 1670              		.loc 1 229 19 is_stmt 0 view .LVU503
 1671 01f6 42F29803 		movw	r3, #8344
 1672 01fa 6B44     		add	r3, sp, r3
 1673 01fc DB5D     		ldrb	r3, [r3, r7]	@ zero_extendqisi2
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 108


 1674 01fe 9844     		add	r8, r8, r3
 1675              	.LVL118:
 231:Src/main.c    ****     if (status[0] != status[1]) {
 1676              		.loc 1 231 5 is_stmt 1 view .LVU504
 231:Src/main.c    ****     if (status[0] != status[1]) {
 1677              		.loc 1 231 31 is_stmt 0 view .LVU505
 1678 0200 42F29803 		movw	r3, #8344
 1679 0204 6B44     		add	r3, sp, r3
 1680 0206 9A5B     		ldrh	r2, [r3, r6]
 231:Src/main.c    ****     if (status[0] != status[1]) {
 1681              		.loc 1 231 13 view .LVU506
 1682 0208 02F00403 		and	r3, r2, #4
 1683              	.LVL119:
 232:Src/main.c    ****       out_of_sync_count++; 
 1684              		.loc 1 232 5 is_stmt 1 view .LVU507
 232:Src/main.c    ****       out_of_sync_count++; 
 1685              		.loc 1 232 28 is_stmt 0 view .LVU508
 1686 020c BDF82E10 		ldrh	r1, [sp, #46]
 232:Src/main.c    ****       out_of_sync_count++; 
 1687              		.loc 1 232 8 view .LVU509
 1688 0210 8A42     		cmp	r2, r1
 1689 0212 01D0     		beq	.L65
 233:Src/main.c    ****     }
 1690              		.loc 1 233 7 is_stmt 1 view .LVU510
 233:Src/main.c    ****     }
 1691              		.loc 1 233 24 is_stmt 0 view .LVU511
 1692 0214 09F10109 		add	r9, r9, #1
 1693              	.LVL120:
 1694              	.L65:
 235:Src/main.c    ****       case 0x0:
 1695              		.loc 1 235 5 is_stmt 1 view .LVU512
 1696 0218 002B     		cmp	r3, #0
 1697 021a BCD0     		beq	.L66
 235:Src/main.c    ****       case 0x0:
 1698              		.loc 1 235 5 is_stmt 0 view .LVU513
 1699 021c 002B     		cmp	r3, #0
 1700 021e CBD0     		beq	.L68
 240:Src/main.c    ****         break;
 1701              		.loc 1 240 9 is_stmt 1 view .LVU514
 240:Src/main.c    ****         break;
 1702              		.loc 1 240 65 is_stmt 0 view .LVU515
 1703 0220 384B     		ldr	r3, .L83+32
 1704              	.LVL121:
 240:Src/main.c    ****         break;
 1705              		.loc 1 240 65 view .LVU516
 1706 0222 42F29802 		movw	r2, #8344
 1707              	.LVL122:
 240:Src/main.c    ****         break;
 1708              		.loc 1 240 65 view .LVU517
 1709 0226 6A44     		add	r2, sp, r2
 1710              	.LVL123:
 240:Src/main.c    ****         break;
 1711              		.loc 1 240 65 view .LVU518
 1712 0228 D25A     		ldrh	r2, [r2, r3]
 240:Src/main.c    ****         break;
 1713              		.loc 1 240 81 view .LVU519
 1714 022a BDF83230 		ldrh	r3, [sp, #50]
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 109


 240:Src/main.c    ****         break;
 1715              		.loc 1 240 75 view .LVU520
 1716 022e 43EA0243 		orr	r3, r3, r2, lsl #16
 240:Src/main.c    ****         break;
 1717              		.loc 1 240 44 view .LVU521
 1718 0232 3A49     		ldr	r1, .L83+56
 1719 0234 0A68     		ldr	r2, [r1]
 1720 0236 501C     		adds	r0, r2, #1
 1721 0238 0860     		str	r0, [r1]
 240:Src/main.c    ****         break;
 1722              		.loc 1 240 86 view .LVU522
 1723 023a 1B12     		asrs	r3, r3, #8
 240:Src/main.c    ****         break;
 1724              		.loc 1 240 48 view .LVU523
 1725 023c 3B49     		ldr	r1, .L83+72
 1726 023e 41F82230 		str	r3, [r1, r2, lsl #2]
 241:Src/main.c    ****     }
 1727              		.loc 1 241 9 is_stmt 1 view .LVU524
 1728 0242 B9E7     		b	.L68
 1729              	.L80:
 245:Src/main.c    ****       I2S_RxBuffer_L_Index = 0;
 1730              		.loc 1 245 7 view .LVU525
 1731 0244 0AAB     		add	r3, sp, #40
 1732 0246 4FF40042 		mov	r2, #32768
 1733 024a 3349     		ldr	r1, .L83+52
 1734 024c 41F26800 		movw	r0, #4200
 1735 0250 6844     		add	r0, sp, r0
 1736 0252 FFF7FEFF 		bl	f_write
 1737              	.LVL124:
 246:Src/main.c    ****     }
 1738              		.loc 1 246 7 view .LVU526
 246:Src/main.c    ****     }
 1739              		.loc 1 246 28 is_stmt 0 view .LVU527
 1740 0256 2F4B     		ldr	r3, .L83+48
 1741 0258 0022     		movs	r2, #0
 1742 025a 1A60     		str	r2, [r3]
 1743 025c B2E7     		b	.L69
 1744              	.L81:
 250:Src/main.c    ****       I2S_RxBuffer_R_Index = 0;
 1745              		.loc 1 250 7 is_stmt 1 view .LVU528
 1746 025e 09AB     		add	r3, sp, #36
 1747 0260 4FF40042 		mov	r2, #32768
 1748 0264 3149     		ldr	r1, .L83+72
 1749 0266 0EA8     		add	r0, sp, #56
 1750 0268 FFF7FEFF 		bl	f_write
 1751              	.LVL125:
 251:Src/main.c    ****     }
 1752              		.loc 1 251 7 view .LVU529
 251:Src/main.c    ****     }
 1753              		.loc 1 251 28 is_stmt 0 view .LVU530
 1754 026c 2B4B     		ldr	r3, .L83+56
 1755 026e 0022     		movs	r2, #0
 1756 0270 1A60     		str	r2, [r3]
 1757 0272 ADE7     		b	.L70
 1758              	.L82:
 257:Src/main.c    ****   f_close(&ch1);
 1759              		.loc 1 257 3 is_stmt 1 view .LVU531
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 110


 1760 0274 41F26800 		movw	r0, #4200
 1761 0278 6844     		add	r0, sp, r0
 1762 027a FFF7FEFF 		bl	f_close
 1763              	.LVL126:
 258:Src/main.c    ****   f_mount(NULL, "", 0);
 1764              		.loc 1 258 3 view .LVU532
 1765 027e 0EA8     		add	r0, sp, #56
 1766 0280 FFF7FEFF 		bl	f_close
 1767              	.LVL127:
 259:Src/main.c    **** 
 1768              		.loc 1 259 3 view .LVU533
 1769 0284 0022     		movs	r2, #0
 1770 0286 2A49     		ldr	r1, .L83+76
 1771 0288 1046     		mov	r0, r2
 1772 028a FFF7FEFF 		bl	f_mount
 1773              	.LVL128:
 261:Src/main.c    ****   SEGGER_RTT_printf(0, "Overrun: %d\n", overrun_count);
 1774              		.loc 1 261 3 view .LVU534
 1775 028e 4A46     		mov	r2, r9
 1776 0290 2849     		ldr	r1, .L83+80
 1777 0292 0020     		movs	r0, #0
 1778 0294 FFF7FEFF 		bl	SEGGER_RTT_printf
 1779              	.LVL129:
 262:Src/main.c    **** 
 1780              		.loc 1 262 3 view .LVU535
 1781 0298 4246     		mov	r2, r8
 1782 029a 2749     		ldr	r1, .L83+84
 1783 029c 0020     		movs	r0, #0
 1784 029e FFF7FEFF 		bl	SEGGER_RTT_printf
 1785              	.LVL130:
 265:Src/main.c    ****   char str[20];
 1786              		.loc 1 265 3 view .LVU536
 266:Src/main.c    ****   while(count < SAMPLE_BUFFER_SIZE / 2)
 1787              		.loc 1 266 3 view .LVU537
 267:Src/main.c    ****   {
 1788              		.loc 1 267 3 view .LVU538
 267:Src/main.c    ****   {
 1789              		.loc 1 267 8 is_stmt 0 view .LVU539
 1790 02a2 13E0     		b	.L72
 1791              	.LVL131:
 1792              	.L73:
 269:Src/main.c    ****     SEGGER_RTT_WriteString(0, str);
 1793              		.loc 1 269 5 is_stmt 1 view .LVU540
 1794 02a4 214B     		ldr	r3, .L83+72
 1795 02a6 53F82430 		ldr	r3, [r3, r4, lsl #2]
 1796 02aa 0093     		str	r3, [sp]
 1797 02ac 1A4B     		ldr	r3, .L83+52
 1798 02ae 53F82430 		ldr	r3, [r3, r4, lsl #2]
 1799 02b2 224A     		ldr	r2, .L83+88
 1800 02b4 1421     		movs	r1, #20
 1801 02b6 03A8     		add	r0, sp, #12
 1802 02b8 FFF7FEFF 		bl	snprintf
 1803              	.LVL132:
 270:Src/main.c    ****     HAL_Delay(1);
 1804              		.loc 1 270 5 view .LVU541
 1805 02bc 03A9     		add	r1, sp, #12
 1806 02be 0020     		movs	r0, #0
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 111


 1807 02c0 FFF7FEFF 		bl	SEGGER_RTT_WriteString
 1808              	.LVL133:
 271:Src/main.c    ****     count++;
 1809              		.loc 1 271 5 view .LVU542
 1810 02c4 0120     		movs	r0, #1
 1811 02c6 FFF7FEFF 		bl	HAL_Delay
 1812              	.LVL134:
 272:Src/main.c    ****   }
 1813              		.loc 1 272 5 view .LVU543
 272:Src/main.c    ****   }
 1814              		.loc 1 272 10 is_stmt 0 view .LVU544
 1815 02ca 0134     		adds	r4, r4, #1
 1816              	.LVL135:
 1817              	.L72:
 267:Src/main.c    ****   {
 1818              		.loc 1 267 8 view .LVU545
 1819 02cc B4F5805F 		cmp	r4, #4096
 1820 02d0 E8D3     		bcc	.L73
 1821              	.L74:
 329:Src/main.c    ****   {
 1822              		.loc 1 329 3 is_stmt 1 discriminator 1 view .LVU546
 332:Src/main.c    ****     HAL_Delay(500);
 1823              		.loc 1 332 5 discriminator 1 view .LVU547
 1824 02d2 0121     		movs	r1, #1
 1825 02d4 1A48     		ldr	r0, .L83+92
 1826 02d6 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1827              	.LVL136:
 333:Src/main.c    ****     /* USER CODE BEGIN 3 */
 1828              		.loc 1 333 5 discriminator 1 view .LVU548
 1829 02da 4FF4FA70 		mov	r0, #500
 1830 02de FFF7FEFF 		bl	HAL_Delay
 1831              	.LVL137:
 1832 02e2 F6E7     		b	.L74
 1833              	.L84:
 1834              		.align	2
 1835              	.L83:
 1836 02e4 00ED00E0 		.word	-536810240
 1837 02e8 00000000 		.word	SDPath
 1838 02ec 00000000 		.word	SDFatFS
 1839 02f0 18000000 		.word	.LC2
 1840 02f4 20000000 		.word	.LC3
 1841 02f8 60000000 		.word	.LC5
 1842 02fc 68000000 		.word	.LC6
 1843 0300 94000000 		.word	.LC7
 1844 0304 98DFFFFF 		.word	-8296
 1845 0308 00000000 		.word	.LC1
 1846 030c 4C000000 		.word	.LC4
 1847 0310 B0000000 		.word	.LC8
 1848 0314 00000000 		.word	.LANCHOR1
 1849 0318 00000000 		.word	I2S_RxBuffer_L
 1850 031c 00000000 		.word	.LANCHOR2
 1851 0320 94DFFFFF 		.word	-8300
 1852 0324 8BDFFFFF 		.word	-8309
 1853 0328 00000000 		.word	hi2s1
 1854 032c 00000000 		.word	I2S_RxBuffer_R
 1855 0330 C8000000 		.word	.LC9
 1856 0334 CC000000 		.word	.LC10
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 112


 1857 0338 E0000000 		.word	.LC11
 1858 033c F0000000 		.word	.LC12
 1859 0340 00140240 		.word	1073878016
 1860              		.cfi_endproc
 1861              	.LFE144:
 1863              		.section	.text.Error_Handler,"ax",%progbits
 1864              		.align	1
 1865              		.global	Error_Handler
 1866              		.syntax unified
 1867              		.thumb
 1868              		.thumb_func
 1869              		.fpu fpv5-d16
 1871              	Error_Handler:
 1872              	.LFB158:
 905:Src/main.c    **** 
 906:Src/main.c    **** /* USER CODE END 4 */
 907:Src/main.c    **** 
 908:Src/main.c    **** /**
 909:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 910:Src/main.c    ****   * @retval None
 911:Src/main.c    ****   */
 912:Src/main.c    **** void Error_Handler(void)
 913:Src/main.c    **** {
 1873              		.loc 1 913 1 view -0
 1874              		.cfi_startproc
 1875              		@ args = 0, pretend = 0, frame = 0
 1876              		@ frame_needed = 0, uses_anonymous_args = 0
 1877              		@ link register save eliminated.
 914:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 915:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 916:Src/main.c    **** 
 917:Src/main.c    ****   /* USER CODE END Error_Handler_Debug */
 918:Src/main.c    **** }
 1878              		.loc 1 918 1 view .LVU550
 1879 0000 7047     		bx	lr
 1880              		.cfi_endproc
 1881              	.LFE158:
 1883              		.global	I2S_RxBuffer_R_Index
 1884              		.global	I2S_RxBuffer_L_Index
 1885              		.comm	I2S_RxBuffer_R,32768,4
 1886              		.comm	I2S_RxBuffer_L,32768,4
 1887              		.comm	buffer,256,4
 1888              		.comm	hpcd_USB_OTG_FS,1028,4
 1889              		.comm	huart2,128,4
 1890              		.comm	huart1,128,4
 1891              		.comm	hspi4,100,4
 1892              		.comm	hdma_sdmmc2_rx,96,4
 1893              		.comm	hdma_sdmmc2_tx,96,4
 1894              		.comm	hsd2,132,4
 1895              		.comm	hqspi,76,4
 1896              		.comm	hi2s1,64,4
 1897              		.section	.bss.I2S_RxBuffer_L_Index,"aw",%nobits
 1898              		.align	2
 1899              		.set	.LANCHOR1,. + 0
 1902              	I2S_RxBuffer_L_Index:
 1903 0000 00000000 		.space	4
 1904              		.section	.bss.I2S_RxBuffer_R_Index,"aw",%nobits
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 113


 1905              		.align	2
 1906              		.set	.LANCHOR2,. + 0
 1909              	I2S_RxBuffer_R_Index:
 1910 0000 00000000 		.space	4
 1911              		.section	.bss.fno.11748,"aw",%nobits
 1912              		.align	2
 1913              		.set	.LANCHOR0,. + 0
 1916              	fno.11748:
 1917 0000 00000000 		.space	24
 1917      00000000 
 1917      00000000 
 1917      00000000 
 1917      00000000 
 1918              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1919              		.align	2
 1920              	.LC1:
 1921 0000 665F6D6F 		.ascii	"f_mount error (%i)\015\012\000"
 1921      756E7420 
 1921      6572726F 
 1921      72202825 
 1921      69290D0A 
 1922 0015 000000   		.space	3
 1923              	.LC2:
 1924 0018 302E7478 		.ascii	"0.txt\000"
 1924      7400
 1925 001e 0000     		.space	2
 1926              	.LC3:
 1927 0020 49207761 		.ascii	"I was able to open '0.txt' for writing\015\012\000"
 1927      73206162 
 1927      6C652074 
 1927      6F206F70 
 1927      656E2027 
 1928 0049 000000   		.space	3
 1929              	.LC4:
 1930 004c 665F6F70 		.ascii	"f_open error (%i)\015\012\000"
 1930      656E2065 
 1930      72726F72 
 1930      20282569 
 1930      290D0A00 
 1931              	.LC5:
 1932 0060 312E7478 		.ascii	"1.txt\000"
 1932      7400
 1933 0066 0000     		.space	2
 1934              	.LC6:
 1935 0068 49207761 		.ascii	"I was able to open '1.txt' for writing\015\012\000"
 1935      73206162 
 1935      6C652074 
 1935      6F206F70 
 1935      656E2027 
 1936 0091 000000   		.space	3
 1937              	.LC7:
 1938 0094 49207761 		.ascii	"I was able to open write!\015\012\000"
 1938      73206162 
 1938      6C652074 
 1938      6F206F70 
 1938      656E2077 
 1939              	.LC8:
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 114


 1940 00b0 665F7772 		.ascii	"f_write error (%i)\015\012\000"
 1940      69746520 
 1940      6572726F 
 1940      72202825 
 1940      69290D0A 
 1941 00c5 000000   		.space	3
 1942              	.LC9:
 1943 00c8 00       		.ascii	"\000"
 1944 00c9 000000   		.space	3
 1945              	.LC10:
 1946 00cc 4F757420 		.ascii	"Out of sync: %d\012\000"
 1946      6F662073 
 1946      796E633A 
 1946      2025640A 
 1946      00
 1947 00dd 000000   		.space	3
 1948              	.LC11:
 1949 00e0 4F766572 		.ascii	"Overrun: %d\012\000"
 1949      72756E3A 
 1949      2025640A 
 1949      00
 1950 00ed 000000   		.space	3
 1951              	.LC12:
 1952 00f0 256C642C 		.ascii	"%ld, %ld\012\000"
 1952      20256C64 
 1952      0A00
 1953              		.section	.rodata.scan_files.str1.4,"aMS",%progbits,1
 1954              		.align	2
 1955              	.LC0:
 1956 0000 0D0A00   		.ascii	"\015\012\000"
 1957              		.text
 1958              	.Letext0:
 1959              		.file 4 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machin
 1960              		.file 5 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_s
 1961              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 1962              		.file 7 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h"
 1963              		.file 8 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 1964              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1965              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 1966              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 1967              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 1968              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 1969              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2s.h"
 1970              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 1971              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 1972              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 1973              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 1974              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 1975              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_usb.h"
 1976              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pcd.h"
 1977              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 1978              		.file 23 "Middlewares/Third_Party/FatFs/src/integer.h"
 1979              		.file 24 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/lib/gcc/arm-none-eabi/8.3.1
 1980              		.file 25 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_
 1981              		.file 26 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/r
 1982              		.file 27 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/l
 1983              		.file 28 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/stdli
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 115


 1984              		.file 29 "Middlewares/Third_Party/FatFs/src/ff.h"
 1985              		.file 30 "Middlewares/Third_Party/FatFs/src/diskio.h"
 1986              		.file 31 "Middlewares/Third_Party/FatFs/src/ff_gen_drv.h"
 1987              		.file 32 "Inc/sd_diskio.h"
 1988              		.file 33 "Inc/fatfs.h"
 1989              		.file 34 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/lib/gcc/arm-none-eabi/8.3.1
 1990              		.file 35 "/Users/evan/mixr/software/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/stdio
 1991              		.file 36 "Inc/SEGGER_RTT.h"
 1992              		.file 37 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 1993              		.file 38 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 1994              		.file 39 "Inc/bsp_driver_sd.h"
 1995              		.file 40 "<built-in>"
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 116


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:17     .text.MX_SDMMC2_SD_Init:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:24     .text.MX_SDMMC2_SD_Init:0000000000000000 MX_SDMMC2_SD_Init
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:61     .text.MX_SDMMC2_SD_Init:0000000000000018 $d
                            *COM*:0000000000000084 hsd2
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:67     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:73     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:300    .text.MX_GPIO_Init:0000000000000104 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:309    .text.MX_DMA_Init:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:315    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:372    .text.MX_DMA_Init:0000000000000040 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:377    .text.MX_I2S1_Init:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:383    .text.MX_I2S1_Init:0000000000000000 MX_I2S1_Init
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:435    .text.MX_I2S1_Init:000000000000002c $d
                            *COM*:0000000000000040 hi2s1
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:442    .text.User_I2S_Receive:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:449    .text.User_I2S_Receive:0000000000000000 User_I2S_Receive
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:754    .text.User_I2S_Receive:0000000000000130 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:759    .text.scan_files:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:766    .text.scan_files:0000000000000000 scan_files
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:849    .text.scan_files:0000000000000040 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:856    .text.SystemClock_Config:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:863    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1043   .text.SystemClock_Config:00000000000000b8 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1050   .text.myprintf:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1057   .text.myprintf:0000000000000000 myprintf
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1111   .text.main:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1118   .text.main:0000000000000000 main
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1836   .text.main:00000000000002e4 $d
                            *COM*:0000000000008000 I2S_RxBuffer_L
                            *COM*:0000000000008000 I2S_RxBuffer_R
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1864   .text.Error_Handler:0000000000000000 $t
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1871   .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1909   .bss.I2S_RxBuffer_R_Index:0000000000000000 I2S_RxBuffer_R_Index
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1902   .bss.I2S_RxBuffer_L_Index:0000000000000000 I2S_RxBuffer_L_Index
                            *COM*:0000000000000100 buffer
                            *COM*:0000000000000404 hpcd_USB_OTG_FS
                            *COM*:0000000000000080 huart2
                            *COM*:0000000000000080 huart1
                            *COM*:0000000000000064 hspi4
                            *COM*:0000000000000060 hdma_sdmmc2_rx
                            *COM*:0000000000000060 hdma_sdmmc2_tx
                            *COM*:000000000000004c hqspi
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1898   .bss.I2S_RxBuffer_L_Index:0000000000000000 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1905   .bss.I2S_RxBuffer_R_Index:0000000000000000 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1912   .bss.fno.11748:0000000000000000 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1916   .bss.fno.11748:0000000000000000 fno.11748
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1919   .rodata.main.str1.4:0000000000000000 $d
/var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s:1954   .rodata.scan_files.str1.4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2S_Init
ARM GAS  /var/folders/4f/bvl6__ys6qq7h5n0wwljfc200000gn/T//cc7NIG2q.s 			page 117


HAL_GPIO_ReadPin
f_opendir
f_readdir
SEGGER_RTT_WriteString
f_closedir
memset
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
SEGGER_RTT_printf
HAL_Init
HAL_Delay
BSP_SD_Init
MX_FATFS_Init
f_mount
f_open
f_write
f_sync
f_close
HAL_I2S_Receive
snprintf
HAL_GPIO_TogglePin
SDPath
SDFatFS
