vendor_name = ModelSim
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/output_files/Chain1.cdf
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/db/decoder.cbx.xml
design_name = decoder
instance = comp, \dout[0]~output , dout[0]~output, decoder, 1
instance = comp, \dout[1]~output , dout[1]~output, decoder, 1
instance = comp, \dout[2]~output , dout[2]~output, decoder, 1
instance = comp, \dout[3]~output , dout[3]~output, decoder, 1
instance = comp, \dout[4]~output , dout[4]~output, decoder, 1
instance = comp, \dout[5]~output , dout[5]~output, decoder, 1
instance = comp, \dout[6]~output , dout[6]~output, decoder, 1
instance = comp, \din[2]~input , din[2]~input, decoder, 1
instance = comp, \din[3]~input , din[3]~input, decoder, 1
instance = comp, \din[1]~input , din[1]~input, decoder, 1
instance = comp, \Mux7~0 , Mux7~0, decoder, 1
instance = comp, \Mux7~0clkctrl , Mux7~0clkctrl, decoder, 1
instance = comp, \din[0]~input , din[0]~input, decoder, 1
instance = comp, \Mux0~0 , Mux0~0, decoder, 1
instance = comp, \dout[0]$latch , dout[0]$latch, decoder, 1
instance = comp, \Mux1~0 , Mux1~0, decoder, 1
instance = comp, \dout[1]$latch , dout[1]$latch, decoder, 1
instance = comp, \Mux2~0 , Mux2~0, decoder, 1
instance = comp, \dout[2]$latch , dout[2]$latch, decoder, 1
instance = comp, \Mux3~0 , Mux3~0, decoder, 1
instance = comp, \dout[3]$latch , dout[3]$latch, decoder, 1
instance = comp, \Mux4~0 , Mux4~0, decoder, 1
instance = comp, \dout[4]$latch , dout[4]$latch, decoder, 1
instance = comp, \Mux5~0 , Mux5~0, decoder, 1
instance = comp, \dout[5]$latch , dout[5]$latch, decoder, 1
instance = comp, \Mux6~0 , Mux6~0, decoder, 1
instance = comp, \dout[6]$latch , dout[6]$latch, decoder, 1
