
---------- Begin Simulation Statistics ----------
final_tick                               92858165140000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22156                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827544                       # Number of bytes of host memory used
host_op_rate                                    35903                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   451.35                       # Real time elapsed on the host
host_tick_rate                              170754488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077070                       # Number of seconds simulated
sim_ticks                                 77069713750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2053164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4110445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2063533                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       172152                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4389812                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1626822                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2063533                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       436711                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4398394                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             225                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        26771                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12858248                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9397571                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       172165                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        477056                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15741186                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    152011792                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.106601                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.649991                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    145339617     95.61%     95.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3131863      2.06%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1309991      0.86%     98.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       908051      0.60%     99.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       555723      0.37%     99.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        90986      0.06%     99.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       155253      0.10%     99.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        43252      0.03%     99.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       477056      0.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    152011792                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      15.413941                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                15.413941                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     147798613                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       33495194                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1673394                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2705026                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         172295                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1789009                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4687641                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44475                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1605265                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1616                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4398394                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3002932                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             150847895                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24214828                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1623                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          344590                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.028535                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3116522                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1627047                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.157097                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    154138346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.251381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.292092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        147774087     95.87%     95.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           145755      0.09%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           616495      0.40%     96.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           340866      0.22%     96.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           502221      0.33%     96.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           415135      0.27%     97.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1155259      0.75%     97.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           178265      0.12%     98.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3010263      1.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    154138346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       185298                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2336595                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.159027                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6599386                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1605265                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       111316017                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6880518                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2392481                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31939614                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4994121                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       175902                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24512325                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         474724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        730357                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         172295                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1849664                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       150203                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        32500                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3313462                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1330668                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        92019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        93279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27884261                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23901564                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.629890                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17564020                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.155065                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23910265                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32998125                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19952863                       # number of integer regfile writes
system.switch_cpus.ipc                       0.064876                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.064876                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        15503      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17994332     72.89%     72.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2322      0.01%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5010920     20.30%     93.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1665151      6.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24688228                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              264959                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010732                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64831     24.47%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          64481     24.34%     48.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        135647     51.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24937684                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    203794325                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23901564                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     47674764                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31939614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24688228                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15734979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        14565                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     28308338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    154138346                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.160169                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.691536                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    142249073     92.29%     92.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5952617      3.86%     96.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2724420      1.77%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1432857      0.93%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       797822      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       425119      0.28%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       309111      0.20%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       161965      0.11%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        85362      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    154138346                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.160168                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3003168                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   239                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       448679                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       660850                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6880518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2392481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12546661                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                154139406                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       139703027                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6331432                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2126538                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         361910                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         91846                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      86970801                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       32693064                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     41251292                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3601810                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1886079                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         172295                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8534667                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20628935                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     49608806                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11423203                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            183480472                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            66021360                       # The number of ROB writes
system.switch_cpus.timesIdled                      22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1308                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1978181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137379                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1915785                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79100                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1978181                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6167726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6167726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6167726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    140458240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    140458240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               140458240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2057281                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2057281    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2057281                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5173208000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10698596000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  77069713750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       277927                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3866827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            19                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6275688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6275726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142898240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142899456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2053541                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8792256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4145798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000316                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017760                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4144490     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1308      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4145798                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2232281000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138351000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        34976                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34976                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        34976                       # number of overall hits
system.l2.overall_hits::total                   34976                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2057259                       # number of demand (read+write) misses
system.l2.demand_misses::total                2057281                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2057259                       # number of overall misses
system.l2.overall_misses::total               2057281                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1598500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 167290575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     167292174000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1598500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 167290575500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    167292174000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092257                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092257                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.983283                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.983283                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.983283                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.983283                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88805.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81317.216500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81317.123913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88805.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81317.216500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81317.123913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137379                       # number of writebacks
system.l2.writebacks::total                    137379                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2057259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2057277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2057259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2057277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1418500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 146717985500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146719404000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1418500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 146717985500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146719404000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.983283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.983281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.983283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.983281                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78805.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71317.216500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71317.282019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78805.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71317.216500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71317.282019                       # average overall mshr miss latency
system.l2.replacements                        2053541                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140548                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140548                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          932                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           932                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   643                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79100                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6768444500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6768444500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85568.198483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85568.198483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5977444500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5977444500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75568.198483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75568.198483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1598500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1598500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             19                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88805.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84131.578947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1418500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1418500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78805.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78805.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        34333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1978159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1978162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 160522131000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160522131000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.982940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.982940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81147.233867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81147.110803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1978159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1978159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 140740541000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 140740541000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.982940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.982939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71147.233867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71147.233867                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4091.754808                       # Cycle average of tags in use
system.l2.tags.total_refs                     4175326                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2053541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.033232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.674253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.033401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4091.039161                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1542                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35525397                       # Number of tag accesses
system.l2.tags.data_accesses                 35525397                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    131664576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          131665984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8792256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8792256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2057259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2057281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137379                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              2491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        14948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1708382834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1708401103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        14948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            15778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114081856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114081856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114081856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             2491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        14948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1708382834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1822482959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2056967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000336450500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8551                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8551                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4152672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             128983                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2057277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137379                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2057277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137379                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            135767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           134550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           126887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           140010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           157659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8763                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22531288500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10284925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             61099757250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10953.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29703.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1794687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2057277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137379                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  942333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  831710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  251994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       280545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    500.588155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   298.669537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.209641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56166     20.02%     20.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        72038     25.68%     45.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16392      5.84%     51.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11576      4.13%     55.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8924      3.18%     58.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8479      3.02%     61.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7049      2.51%     64.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6649      2.37%     66.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        93272     33.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       280545                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     240.542977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    127.438371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    331.869788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6083     71.14%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1467     17.16%     88.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          492      5.75%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          146      1.71%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          121      1.42%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           94      1.10%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           76      0.89%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           56      0.65%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           10      0.12%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8551                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.063735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.059769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.373738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8278     96.81%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      0.77%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              146      1.71%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      0.68%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8551                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              131647040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8791104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               131665728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8792256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1708.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1708.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77069586500                       # Total gap between requests
system.mem_ctrls.avgGap                      35116.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    131645888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8791104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 14947.505887161802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1708140352.344308376312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114066908.675912916660                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2057259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       676750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  61099080500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1887546369250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37597.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29699.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13739700.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            830881800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            441620355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7699511820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          361996560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6083706720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33317051760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1538244960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50273013975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.305705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3592536250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2573480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70903686750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1172216640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            623047920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6987361080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355027860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6083706720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32158987890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2513491680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49893839790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.385819                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5998364750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2573480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68497858250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    77069703000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3002904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3002916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3002904                       # number of overall hits
system.cpu.icache.overall_hits::total         3002916                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2150500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2150500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2150500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2150500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3002932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3002945                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3002932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3002945                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74155.172414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74155.172414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3002904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3002916                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2150500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2150500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3002932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3002945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74155.172414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015173                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000830                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.014343                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6005909                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6005909                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3283100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3283101                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3283100                       # number of overall hits
system.cpu.dcache.overall_hits::total         3283101                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2423806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2423809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2423806                       # number of overall misses
system.cpu.dcache.overall_misses::total       2423809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 194461729749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194461729749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 194461729749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194461729749                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5706906                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5706910                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5706906                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5706910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.424715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.424715                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.424715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.424715                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80229.906910                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80229.807608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80229.906910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80229.807608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9957770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            348986                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.533437                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140548                       # number of writebacks
system.cpu.dcache.writebacks::total            140548                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       331571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       331571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       331571                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       331571                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092235                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 171190958749                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 171190958749                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 171190958749                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 171190958749                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.366615                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.366614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.366615                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.366614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81822.050940                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81822.050940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81822.050940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81822.050940                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091213                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2301033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2301034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2344060                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2344063                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 187482350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 187482350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4645093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4645097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.504631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.504632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79981.890395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79981.788032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       331566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       331566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 164291470500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 164291470500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.433252                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.433251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81635.756678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81635.756678                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6979379749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6979379749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87520.123254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87520.123254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6899488249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6899488249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86523.723668                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86523.723668                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92858165140000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.849635                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5373744                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091213                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.569678                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.849633                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          796                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13506057                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13506057                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93064299906500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827680                       # Number of bytes of host memory used
host_op_rate                                    55861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1152.64                       # Real time elapsed on the host
host_tick_rate                              178837309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.206135                       # Number of seconds simulated
sim_ticks                                206134766500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5684991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11369985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5172891                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       399429                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11077077                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4103781                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5172891                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1069110                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11095274                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             492                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        54394                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36158228                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26726053                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       399429                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1497656                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     36239983                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    407375589                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.118277                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.690690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    387742747     95.18%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9243760      2.27%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3814880      0.94%     98.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2656954      0.65%     99.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1558832      0.38%     99.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       197003      0.05%     99.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       509066      0.12%     99.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       154691      0.04%     99.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1497656      0.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    407375589                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      13.742318                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                13.742318                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     395701542                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       88098798                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4381377                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6673160                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         399744                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5113032                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13065996                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120185                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4941041                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4340                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11095274                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8150951                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             403445259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63468420                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles         2762                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          799488                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.026913                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8421090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4104273                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.153949                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    412268855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.243196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.266270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        395589361     95.95%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           337838      0.08%     96.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1816218      0.44%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           797295      0.19%     96.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1475274      0.36%     97.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1217165      0.30%     97.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2961656      0.72%     98.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           449237      0.11%     98.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7624811      1.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    412268855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       422393                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6602864                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.164387                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18806088                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4941041                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       302412165                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17795290                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7063267                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     84407747                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13865047                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       429929                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      67771735                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1202389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2364645                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         399744                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5531459                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       391741                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       129783                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          451                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7385121                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3512285                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          451                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       211544                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       210849                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77387631                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66277150                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.612003                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47361492                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.160762                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66299813                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         94613570                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54721540                       # number of integer regfile writes
system.switch_cpus.ipc                       0.072768                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.072768                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        34211      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49139438     72.05%     72.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5322      0.01%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13899872     20.38%     92.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5122827      7.51%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68201670                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              751790                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011023                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          166220     22.11%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         179371     23.86%     45.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        406199     54.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       68919249                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    549459515                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66277150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    120632705                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           84407747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68201670                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     36224511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        35536                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     63796624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    412268855                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.165430                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.692764                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    378298839     91.76%     91.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17977032      4.36%     96.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7451894      1.81%     97.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3783670      0.92%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2129258      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1151818      0.28%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       853755      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       409524      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       213065      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    412268855                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.165430                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8151443                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   492                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1486360                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2148294                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17795290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7063267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34741565                       # number of misc regfile reads
system.switch_cpus.numCycles                412269533                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       368266866                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       19390785                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5608128                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         997553                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        206421                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     229741869                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       86176164                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    108022767                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9305774                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9296266                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         399744                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28688343                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         47104742                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    132667000                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32907399                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            490301122                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           173746624                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5706594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2682                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11413190                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2682                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 206134766500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5466900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       399070                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5285921                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218094                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218093                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5466900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17054978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17054978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17054978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    389380032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    389380032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               389380032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5684994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5684994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5684994                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14413233500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29618834500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 206134766500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 206134766500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 206134766500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 206134766500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5486557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       809751                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10582638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220037                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5486558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17119784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17119784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391505536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391505536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5685795                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25540544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11392391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000235                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015342                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11389709     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2682      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11392391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6117275000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8559891000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 206134766500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        21601                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21601                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        21601                       # number of overall hits
system.l2.overall_hits::total                   21601                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      5684995                       # number of demand (read+write) misses
system.l2.demand_misses::total                5684995                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5684995                       # number of overall misses
system.l2.overall_misses::total               5684995                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 465243261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     465243261000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 465243261000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    465243261000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5706596                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5706596                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5706596                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5706596                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.996215                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996215                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.996215                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996215                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 81837.057201                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81837.057201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81837.057201                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81837.057201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              399071                       # number of writebacks
system.l2.writebacks::total                    399071                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5684995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5684995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5684995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5684995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 408393331000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 408393331000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 408393331000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 408393331000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.996215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996215                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.996215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996215                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71837.060719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71837.060719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71837.060719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71837.060719                       # average overall mshr miss latency
system.l2.replacements                        5685795                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       410680                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           410680                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       410680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       410680                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1878                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1878                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1944                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1944                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218094                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218094                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18691277500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18691277500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85702.850606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85702.850606                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218094                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218094                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16510347500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16510347500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75702.896457                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75702.896457                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5466901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5466901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 446551983500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 446551983500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5486558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5486558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.996417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.996417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81682.837041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81682.837041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5466901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5466901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 391882983500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 391882983500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.996417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.996417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71682.838870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71682.838870                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 206134766500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    11418522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5689891                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.006809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.679067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4095.320933                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          676                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  96991315                       # Number of tag accesses
system.l2.tags.data_accesses                 96991315                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 206134766500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    363839616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          363839616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25540480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25540480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5684994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5684994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       399070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             399070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1765057017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1765057017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123901855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123901855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123901855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1765057017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1888958872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    398948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5683938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000496144500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24826                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24826                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11470470                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             374563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5684994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     399070                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5684994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   399070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1056                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   122                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            387682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            380842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            364187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            352983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            338425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            325626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            345252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            363536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           350581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           338308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           326841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           314652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           353789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           394073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25059                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64955501000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28419690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171529338500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11427.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30177.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4937036                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  342658                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5684994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               399070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2491130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2315731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  787659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   89418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       803175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    484.703134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   285.363386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.826377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       167036     20.80%     20.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       217859     27.12%     47.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        45893      5.71%     53.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31808      3.96%     57.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22756      2.83%     60.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23366      2.91%     63.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18892      2.35%     65.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16561      2.06%     67.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       259004     32.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       803175                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     228.953557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     96.502332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    517.034459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19504     78.56%     78.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3103     12.50%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1118      4.50%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          285      1.15%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          128      0.52%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           59      0.24%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           26      0.10%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           35      0.14%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           43      0.17%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           89      0.36%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           65      0.26%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           45      0.18%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           70      0.28%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           83      0.33%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           48      0.19%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           42      0.17%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           40      0.16%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           31      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           10      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24826                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.064710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.404392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24023     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              159      0.64%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              405      1.63%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              206      0.83%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24826                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              363772032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   67584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25531968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               363839616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25540480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1764.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       123.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1765.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  206134784500                       # Total gap between requests
system.mem_ctrls.avgGap                      33881.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    363772032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25531968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1764729153.536552906036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 123860561.871788859367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5684994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       399070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 171529338500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5063975137500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30172.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12689440.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2522547720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1340758320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19899408480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1046328120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16271979360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82312012230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9840372000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       133233406230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.341267                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24283885750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6883240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 174967640750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3212164620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1707290805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20683908840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1036123020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16271979360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      83783993910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8600808480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       135296269035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.348618                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20876552750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6883240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178374973750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   283204469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11153855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11153867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11153855                       # number of overall hits
system.cpu.icache.overall_hits::total        11153867                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2150500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2150500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2150500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2150500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11153883                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11153896                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11153883                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11153896                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74155.172414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74155.172414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11153855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11153867                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2150500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2150500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11153883                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11153896                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74155.172414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.057223                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11153886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          587046.631579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.003043                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.054180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22307811                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22307811                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13332592                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13332593                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13332592                       # number of overall hits
system.cpu.dcache.overall_hits::total        13332593                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8837863                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8837866                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8837863                       # number of overall misses
system.cpu.dcache.overall_misses::total       8837866                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 720672197596                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 720672197596                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 720672197596                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 720672197596                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22170455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22170459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22170455                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22170459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.398632                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.398633                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.398632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.398633                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81543.716801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81543.689121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81543.716801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81543.689121                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     36887925                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1381360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.704063                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       551228                       # number of writebacks
system.cpu.dcache.writebacks::total            551228                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1039032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1039032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1039032                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1039032                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7798831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7798831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7798831                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7798831                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 646302978596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 646302978596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 646302978596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 646302978596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.351767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.351767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.351767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.351767                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82871.776372                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82871.776372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82871.776372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82871.776372                       # average overall mshr miss latency
system.cpu.dcache.replacements                7797807                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9019603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9019604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8538074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8538077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 694414887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 694414887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17557677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17557681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.486287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.486287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81331.561076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81331.532498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1039019                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1039019                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7499055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7499055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 620345678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 620345678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.427110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.427110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82723.180187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82723.180187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26257310596                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26257310596                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87585.970786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87585.970786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299776                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299776                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25957300596                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25957300596                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86588.988431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86588.988431                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93064299906500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             3.115883                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21131424                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7798831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.709563                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     3.115882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.003043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.003043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          684                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52139749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52139749                       # Number of data accesses

---------- End Simulation Statistics   ----------
