
d:/Projects/Mplab/NNK.X/out/NNK/default.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00804000  000053c6  0000345a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000033c6  00002000  00002000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000289  00804038  00804038  00003492  2**0
                  ALLOC
  3 .noinit       00000001  008042c1  008042c1  00003492  2**0
                  ALLOC
  4 .comment      00000030  00000000  00000000  00003492  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000034c4  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000178  00000000  00000000  00003508  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000d4d1  00000000  00000000  00003680  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003ebb  00000000  00000000  00010b51  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002a2c  00000000  00000000  00014a0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000004c4  00000000  00000000  00017438  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00005155  00000000  00000000  000178fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002e8a  00000000  00000000  0001ca51  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000648  00000000  00000000  0001f8db  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00002000 <__vectors>:
    2000:	0c 94 15 12 	jmp	0x242a	; 0x242a <__ctors_end>
    2004:	0c 94 d5 15 	jmp	0x2baa	; 0x2baa <__vector_1>
    2008:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    200c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2010:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2014:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2018:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    201c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2020:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2024:	0c 94 12 16 	jmp	0x2c24	; 0x2c24 <__vector_9>
    2028:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    202c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2030:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2034:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2038:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__vector_14>
    203c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2040:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2044:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2048:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    204c:	0c 94 39 26 	jmp	0x4c72	; 0x4c72 <__vector_19>
    2050:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2054:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2058:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    205c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2060:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2064:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2068:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    206c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2070:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2074:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2078:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    207c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2080:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2084:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2088:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    208c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2090:	0c 94 8e 15 	jmp	0x2b1c	; 0x2b1c <__vector_36>
    2094:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    2098:	0c 94 84 12 	jmp	0x2508	; 0x2508 <__vector_38>
    209c:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20a0:	0c 94 b7 12 	jmp	0x256e	; 0x256e <__vector_40>
    20a4:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20a8:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20ac:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20b0:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20b4:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20b8:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20bc:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20c0:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20c4:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20c8:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20cc:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20d0:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20d4:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20d8:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20dc:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20e0:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20e4:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20e8:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20ec:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>
    20f0:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__bad_interrupt>

000020f4 <_ZL8cmetaAll>:
    20f4:	20 03 01 0e f2 6d 56 00 20 ec e7 00 20 e1 e7 00      ....mV. ... ...
    2104:	01 18 10 d4 eb e0 e3 5f f1 ec e5 ed fb 5f e1 e0     ......._....._..
    2114:	f2 e0 f0 e5 e8 5f 31 00 02 c8 63 68 61 72 67 65     ....._1...charge
    2124:	00 10 73 74 61 74 75 73 00 85 34 c8 e7 f0 e0 f1     ..status..4.....
    2134:	f5 ee e4 ee e2 e0 ed ed e0 ff 5f e5 ec ea ee f1     .........._.....
    2144:	f2 fc 00 b0 ff 00 00 7f f2 41 68 00 93 0a 94 07     .........Ah.....
    2154:	34 ce f1 f2 e0 e2 f8 e0 ff f1 ff 5f e5 ec ea ee     4.........._....
    2164:	f1 f2 fc 00 b0 ff 00 00 7f f2 41 68 00 85 93 05     ..........Ah....
    2174:	94 02 10 d0 e5 f1 f3 f0 f1 00 85 b0 ff 00 00 7f     ................
    2184:	f2 25 00 20 ce f1 f2 e0 eb ee f1 fc 5f f7 e0 f1     .%. ........_...
    2194:	ee e2 00 85 b0 ff 00 00 7f f2 68 00 34 d2 e5 ec     ..........h.4...
    21a4:	ef e5 f0 e0 f2 f3 f0 e0 00 b0 00 ff 1f 7f f2 43     ...............C
    21b4:	00 85 93 05 94 01 34 cd e0 ef f0 ff e6 e5 ed e8     ......4.........
    21c4:	e5 5f e1 e0 f2 e0 f0 e5 e8 00 85 f2 56 00 93 05     ._..........V...
    21d4:	94 02 34 d2 ee ea 00 85 f2 6d 41 00 93 05 94 01     ..4......mA.....
    21e4:	01 49 20 52 65 73 65 74 43 6f 75 6e 74 00 85 10     .I ResetCount...
    21f4:	52 65 73 65 74 46 75 6e 63 74 69 6f 6e 00 85 10     ResetFunction...
    2204:	52 65 73 65 74 52 65 67 69 73 74 65 72 00 85 32     ResetRegister..2
    2214:	e2 ee f1 f1 f2 e0 ed ee e2 eb e5 ed fb e9 5f ea     .............._.
    2224:	e0 e4 f0 00 f1 57 54 00 85 01 1f 08 03 52 65 73     .....WT......Res
    2234:	65 74 45 72 72 00 32 e2 f0 e5 ec ff 5f 71 7a 45     etErr.2....._qzE
    2244:	72 72 00 f1 57 54 00 85 01 1c 34 a8 ec ea ee f1     rr..WT....4.....
    2254:	f2 fc 5f e1 e0 f2 e0 f0 e5 e8 00 b0 ff 00 00 7f     .._.............
    2264:	f2 41 68 00 01 1c 10 e0 e2 f2 ee ec e0 f2 00 f1     .Ah.............
    2274:	41 55 00 85 32 e2 f0 e5 ec ff 00 f1 57 54 00 85     AU..2.......WT..
    2284:	01 26 08 06 f1 ee f1 f2 ee ff ed e8 e5 5f e8 5f     .&..........._._
    2294:	ea e0 e4 f0 00 08 02 d0 e0 e7 f0 ff e4 5f e1 e0     ............._..
    22a4:	f2 e0 f0 e5 e8 00 01 96 08 01 d1 ec e5 ed e0 5f     ..............._
    22b4:	e1 e0 f2 e0 f0 e5 e8 00 a3 00 00 08 05 ce e1 fa     ................
    22c4:	b8 ec 5f e1 e0 f2 e0 f0 e5 e8 00 a3 08 00 f5 42     .._............B
    22d4:	41 54 00 08 04 65 72 72 6f 72 73 00 a3 10 00 f5     AT...errors.....
    22e4:	72 77 65 6c 67 72 74 67 68 00 08 07 f1 ee f5 f0     rwelgrtgh.......
    22f4:	e0 ed e5 ed ed ee e5 5f f1 ee f1 f2 ee ff ed e8     ......._........
    2304:	e5 00 a3 00 02 f5 52 65 73 65 74 5f 42 41 54 5f     ......Reset_BAT_
    2314:	65 6e 61 62 6c 65 00 08 00 cd e0 f1 f2 f0 ee e9     enable..........
    2324:	ea e0 5f 44 41 43 00 a3 00 04 f5 44 41 43 5f 73     .._DAC.....DAC_s
    2334:	65 74 75 70 5f 65 6e 61 62 6c 65 00 02 16 cd cd     etup_enable.....
    2344:	ca 00 f1 4e 4e 4b 31 32 38 00 20 ec e7 00 20 e1     ...NNK128. ... .
    2354:	e7 00 02 17 61 63 63 65 6c 00 f1 43 4c 41 31 00     ....accel..CLA1.
    2364:	22 58 00 22 59 00 22 5a 00 01 20 10 e0 e2 f2 ee     "X."Y."Z.. .....
    2374:	ec e0 f2 00 f1 41 55 00 32 e2 f0 e5 ec ff 00 f1     .....AU.2.......
    2384:	57 54 00 09 02 09 0a 09 09 01 13 32 e2 f0 e5 ec     WT.........2....
    2394:	ff 00 f1 57 54 00 09 02 09 0a 09 09 02 74 4e 6e     ...WT........tNn
    23a4:	6b 31 32 38 00 90 05 f0 32 39 2e 30 37 2e 32 30     k128....29.07.20
    23b4:	32 35 20 31 34 3a 30 36 3a 33 39 20 20 4e 4e 4b     25 14:06:39  NNK
    23c4:	31 32 38 2e 35 20 42 4f 4f 54 45 45 50 20 43 68     128.5 BOOTEEP Ch
    23d4:	61 72 67 65 72 49 4e 54 20 41 63 63 65 6c 20 50     argerINT Accel P
    23e4:	61 73 73 77 6f 72 64 20 51 7a 54 73 74 20 45 65     assword QzTst Ee
    23f4:	70 53 76 53 74 49 4e 54 00 91 06 a0 01 00 a2 fa     pSvStINT........
    2404:	00 92 0a 84 07 0b 81 07 0c a1 00 01 82 07 08 83     ................
    2414:	7c 25 82 25 88 25 8d 25 b2 25 f2 25 f5 25 f2 25     |%.%.%.%.%.%.%.%
    2424:	f8 25                                               .%

00002426 <__ctors_start>:
    2426:	19 13       	cpse	r17, r25
    2428:	74 26       	eor	r7, r20

0000242a <__ctors_end>:
    242a:	11 24       	eor	r1, r1
    242c:	1f be       	out	0x3f, r1	; 63
    242e:	cf ef       	ldi	r28, 0xFF	; 255
    2430:	cd bf       	out	0x3d, r28	; 61
    2432:	df e7       	ldi	r29, 0x7F	; 127
    2434:	de bf       	out	0x3e, r29	; 62

00002436 <_Z5init3v>:

using namespace nnk128;

INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
    2436:	e0 e0       	ldi	r30, 0x00	; 0
    2438:	f4 e0       	ldi	r31, 0x04	; 4
	for (uint8_t i = 0; i<6; i++)
	{
		p->PINCONFIG = PORT_ISC_INPUT_DISABLE_gc;
    243a:	94 e0       	ldi	r25, 0x04	; 4
		p->PINCTRLUPD = 0xFF;
    243c:	8f ef       	ldi	r24, 0xFF	; 255
INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
	for (uint8_t i = 0; i<6; i++)
	{
		p->PINCONFIG = PORT_ISC_INPUT_DISABLE_gc;
    243e:	93 87       	std	Z+11, r25	; 0x0b
		p->PINCTRLUPD = 0xFF;
    2440:	84 87       	std	Z+12, r24	; 0x0c
		p++;
    2442:	b0 96       	adiw	r30, 0x20	; 32
using namespace nnk128;

INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
	for (uint8_t i = 0; i<6; i++)
    2444:	e0 3c       	cpi	r30, 0xC0	; 192
    2446:	24 e0       	ldi	r18, 0x04	; 4
    2448:	f2 07       	cpc	r31, r18
    244a:	c9 f7       	brne	.-14     	; 0x243e <_Z5init3v+0x8>

0000244c <__do_copy_data>:
    244c:	10 e4       	ldi	r17, 0x40	; 64
    244e:	a0 e0       	ldi	r26, 0x00	; 0
    2450:	b0 e4       	ldi	r27, 0x40	; 64
    2452:	e6 ec       	ldi	r30, 0xC6	; 198
    2454:	f3 e5       	ldi	r31, 0x53	; 83
    2456:	00 e0       	ldi	r16, 0x00	; 0
    2458:	0b bf       	out	0x3b, r16	; 59
    245a:	02 c0       	rjmp	.+4      	; 0x2460 <__do_copy_data+0x14>
    245c:	07 90       	elpm	r0, Z+
    245e:	0d 92       	st	X+, r0
    2460:	a8 33       	cpi	r26, 0x38	; 56
    2462:	b1 07       	cpc	r27, r17
    2464:	d9 f7       	brne	.-10     	; 0x245c <__do_copy_data+0x10>

00002466 <__do_clear_bss>:
    2466:	22 e4       	ldi	r18, 0x42	; 66
    2468:	a8 e3       	ldi	r26, 0x38	; 56
    246a:	b0 e4       	ldi	r27, 0x40	; 64
    246c:	01 c0       	rjmp	.+2      	; 0x2470 <.do_clear_bss_start>

0000246e <.do_clear_bss_loop>:
    246e:	1d 92       	st	X+, r1

00002470 <.do_clear_bss_start>:
    2470:	a1 3c       	cpi	r26, 0xC1	; 193
    2472:	b2 07       	cpc	r27, r18
    2474:	e1 f7       	brne	.-8      	; 0x246e <.do_clear_bss_loop>

00002476 <__do_global_ctors>:
    2476:	12 e1       	ldi	r17, 0x12	; 18
    2478:	c5 e1       	ldi	r28, 0x15	; 21
    247a:	d2 e1       	ldi	r29, 0x12	; 18
    247c:	04 c0       	rjmp	.+8      	; 0x2486 <__do_global_ctors+0x10>
    247e:	21 97       	sbiw	r28, 0x01	; 1
    2480:	fe 01       	movw	r30, r28
    2482:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <__tablejump2__>
    2486:	c3 31       	cpi	r28, 0x13	; 19
    2488:	d1 07       	cpc	r29, r17
    248a:	c9 f7       	brne	.-14     	; 0x247e <__do_global_ctors+0x8>
    248c:	0e 94 46 18 	call	0x308c	; 0x308c <main>
    2490:	0c 94 e1 29 	jmp	0x53c2	; 0x53c2 <_exit>

00002494 <__bad_interrupt>:
    2494:	0c 94 00 10 	jmp	0x2000	; 0x2000 <__vectors>

00002498 <crc16Long>:
        .set CRC_POLYNOME,0xA001  
        
.global crc16Long
.type crc16Long,@function
crc16Long:
		movw             XL,r24
    2498:	dc 01       	movw	r26, r24
		add				CntAll,r24
    249a:	68 0f       	add	r22, r24
		adc				CntAllh,r25
    249c:	79 1f       	adc	r23, r25
		ldi				PolyL, lo8(CRC_POLYNOME)
    249e:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    24a0:	30 ea       	ldi	r19, 0xA0	; 160
        ser             ResH
    24a2:	9f ef       	ldi	r25, 0xFF	; 255
        ser             ResL
    24a4:	8f ef       	ldi	r24, 0xFF	; 255

000024a6 <CRCl_Loop1>:
CRCl_Loop1:
        ld              data, X+
    24a6:	5d 91       	ld	r21, X+
        eor             ResL, data
    24a8:	85 27       	eor	r24, r21
		ldi		Cnt8, 0x08
    24aa:	28 e0       	ldi	r18, 0x08	; 8

000024ac <CRCl_Loop2>:
CRCl_Loop2:
		lsr		ResH
    24ac:	96 95       	lsr	r25
		ror		ResL
    24ae:	87 95       	ror	r24
		brcc	CRCl_SkipEor
    24b0:	10 f4       	brcc	.+4      	; 0x24b6 <CRCl_SkipEor>
		eor		ResL, PolyL
    24b2:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    24b4:	93 27       	eor	r25, r19

000024b6 <CRCl_SkipEor>:
CRCl_SkipEor:
		dec		Cnt8
    24b6:	2a 95       	dec	r18
		brne	CRCl_Loop2  
    24b8:	c9 f7       	brne	.-14     	; 0x24ac <CRCl_Loop2>
		cp		XL,CntAll
    24ba:	a6 17       	cp	r26, r22
		cpc		XH,CntAllh
    24bc:	b7 07       	cpc	r27, r23
		brne	CRCl_Loop1  
    24be:	99 f7       	brne	.-26     	; 0x24a6 <CRCl_Loop1>
		ret
    24c0:	08 95       	ret

000024c2 <crc16>:

.global crc16
.type crc16,@function
crc16:
		movw             XL,r24
    24c2:	dc 01       	movw	r26, r24
		ldi				PolyL, lo8(CRC_POLYNOME)
    24c4:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    24c6:	30 ea       	ldi	r19, 0xA0	; 160
        ser             ResH
    24c8:	9f ef       	ldi	r25, 0xFF	; 255
        ser             ResL
    24ca:	8f ef       	ldi	r24, 0xFF	; 255

000024cc <CRC_Loop1>:
CRC_Loop1:
        ld              data, X+
    24cc:	5d 91       	ld	r21, X+
        eor             ResL, data
    24ce:	85 27       	eor	r24, r21
		ldi		Cnt8, 0x08
    24d0:	28 e0       	ldi	r18, 0x08	; 8

000024d2 <CRC_Loop2>:
CRC_Loop2:
		lsr		ResH
    24d2:	96 95       	lsr	r25
		ror		ResL
    24d4:	87 95       	ror	r24
		brcc	CRC_SkipEor
    24d6:	10 f4       	brcc	.+4      	; 0x24dc <CRC_SkipEor>
		eor		ResL, PolyL
    24d8:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    24da:	93 27       	eor	r25, r19

000024dc <CRC_SkipEor>:
CRC_SkipEor:
		dec		Cnt8
    24dc:	2a 95       	dec	r18
		brne	CRC_Loop2  
    24de:	c9 f7       	brne	.-14     	; 0x24d2 <CRC_Loop2>
		dec		CntAll
    24e0:	6a 95       	dec	r22
		brne	CRC_Loop1  
    24e2:	a1 f7       	brne	.-24     	; 0x24cc <CRC_Loop1>
		ret
    24e4:	08 95       	ret

000024e6 <crc16next>:

.global crc16next
.type crc16next,@function
crc16next:
		ldi				PolyL, lo8(CRC_POLYNOME)
    24e6:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    24e8:	30 ea       	ldi	r19, 0xA0	; 160
        eor             ResL, data_next
    24ea:	86 27       	eor	r24, r22
		ldi		Cnt8, 0x08
    24ec:	28 e0       	ldi	r18, 0x08	; 8

000024ee <CRC_Loopnext2>:
CRC_Loopnext2:
		lsr		ResH
    24ee:	96 95       	lsr	r25
		ror		ResL
    24f0:	87 95       	ror	r24
		brcc	CRC_SkipEornext
    24f2:	10 f4       	brcc	.+4      	; 0x24f8 <CRC_SkipEornext>
		eor		ResL, PolyL
    24f4:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    24f6:	93 27       	eor	r25, r19

000024f8 <CRC_SkipEornext>:
CRC_SkipEornext:
		dec		Cnt8
    24f8:	2a 95       	dec	r18
		brne	CRC_Loopnext2  
    24fa:	c9 f7       	brne	.-14     	; 0x24ee <CRC_Loopnext2>
		ret
    24fc:	08 95       	ret

000024fe <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    24fe:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    2500:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    2502:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    2504:	40 83       	st	Z, r20
	ret                             // Return to caller
    2506:	08 95       	ret

00002508 <__vector_38>:
	#endif
	
	#ifdef USEUSART2
		#define TMR2 GETARG_3(USEUSART2)
		#if   (TMR2 == TB0)
		INIT_USART_INT(2,0)
    2508:	1f 92       	push	r1
    250a:	0f 92       	push	r0
    250c:	0f b6       	in	r0, 0x3f	; 63
    250e:	0f 92       	push	r0
    2510:	11 24       	eor	r1, r1
    2512:	0b b6       	in	r0, 0x3b	; 59
    2514:	0f 92       	push	r0
    2516:	8f 93       	push	r24
    2518:	9f 93       	push	r25
    251a:	ef 93       	push	r30
    251c:	ff 93       	push	r31
	{
		UART.CTRLB |= USART_SFDEN_bm;
	}
	INLN void nowaitSF(void)
	{
		UART.CTRLB &= ~USART_SFDEN_bm;
    251e:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2522:	8f 7e       	andi	r24, 0xEF	; 239
    2524:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>

	INLN void _rxc(void)
	{	
		nowaitSF();
		//stop timer
		TB.CTRLA = 0;
    2528:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		// update buffer		
		uint8_t d = UART.RXDATAL;
    252c:	80 91 40 08 	lds	r24, 0x0840	; 0x800840 <__TEXT_REGION_LENGTH__+0x7e0840>
		if (cnt < buffLen) buf[cnt++] = d;
    2530:	e0 91 37 41 	lds	r30, 0x4137	; 0x804137 <__data_end+0xff>
    2534:	ef 3f       	cpi	r30, 0xFF	; 255
    2536:	41 f0       	breq	.+16     	; 0x2548 <__vector_38+0x40>
    2538:	91 e0       	ldi	r25, 0x01	; 1
    253a:	9e 0f       	add	r25, r30
    253c:	90 93 37 41 	sts	0x4137, r25	; 0x804137 <__data_end+0xff>
    2540:	f0 e0       	ldi	r31, 0x00	; 0
    2542:	e8 5c       	subi	r30, 0xC8	; 200
    2544:	ff 4b       	sbci	r31, 0xBF	; 191
    2546:	80 83       	st	Z, r24
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    2548:	ea 9a       	sbi	0x1d, 2	; 29
		ctrlpin += PINS;
		return ctrlpin;
	}
	INLN void startTimout(void)
	{
		TB.CNT = 0x0; /* Count: 0x0 */
    254a:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    254e:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
		TB.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    2552:	81 e4       	ldi	r24, 0x41	; 65
    2554:	80 93 00 0b 	sts	0x0B00, r24	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
    2558:	ff 91       	pop	r31
    255a:	ef 91       	pop	r30
    255c:	9f 91       	pop	r25
    255e:	8f 91       	pop	r24
    2560:	0f 90       	pop	r0
    2562:	0b be       	out	0x3b, r0	; 59
    2564:	0f 90       	pop	r0
    2566:	0f be       	out	0x3f, r0	; 63
    2568:	0f 90       	pop	r0
    256a:	1f 90       	pop	r1
    256c:	18 95       	reti

0000256e <__vector_40>:
    256e:	1f 92       	push	r1
    2570:	0f 92       	push	r0
    2572:	0f b6       	in	r0, 0x3f	; 63
    2574:	0f 92       	push	r0
    2576:	11 24       	eor	r1, r1
    2578:	0b b6       	in	r0, 0x3b	; 59
    257a:	0f 92       	push	r0
    257c:	8f 93       	push	r24
    257e:	ef 93       	push	r30
    2580:	ff 93       	push	r31
			setReadyRxD();
		}
	}	
	INLN void _txc(void)
	{
		UART.STATUS = USART_TXCIE_bm;
    2582:	80 e4       	ldi	r24, 0x40	; 64
    2584:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		if (cnt < Count)
    2588:	e0 91 37 41 	lds	r30, 0x4137	; 0x804137 <__data_end+0xff>
    258c:	80 91 38 41 	lds	r24, 0x4138	; 0x804138 <__data_end+0x100>
    2590:	e8 17       	cp	r30, r24
    2592:	58 f4       	brcc	.+22     	; 0x25aa <__vector_40+0x3c>
		{
			UART.TXDATAL = buf[cnt++];
    2594:	81 e0       	ldi	r24, 0x01	; 1
    2596:	8e 0f       	add	r24, r30
    2598:	80 93 37 41 	sts	0x4137, r24	; 0x804137 <__data_end+0xff>
    259c:	f0 e0       	ldi	r31, 0x00	; 0
    259e:	e8 5c       	subi	r30, 0xC8	; 200
    25a0:	ff 4b       	sbci	r31, 0xBF	; 191
    25a2:	80 81       	ld	r24, Z
    25a4:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
    25a8:	14 c0       	rjmp	.+40     	; 0x25d2 <__vector_40+0x64>
		}
		else
		{
			cnt = 0;
    25aa:	10 92 37 41 	sts	0x4137, r1	; 0x804137 <__data_end+0xff>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    25ae:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    25b2:	8f 7b       	andi	r24, 0xBF	; 191
    25b4:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		if (!(UART.CTRLA & USART_LBME_bm))
    25b8:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    25bc:	83 fd       	sbrc	r24, 3
    25be:	03 c0       	rjmp	.+6      	; 0x25c6 <__vector_40+0x58>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    25c0:	81 e0       	ldi	r24, 0x01	; 1
    25c2:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <__TEXT_REGION_LENGTH__+0x7e04a2>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    25c6:	ea 98       	cbi	0x1d, 2	; 29
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    25c8:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    25cc:	80 69       	ori	r24, 0x90	; 144
    25ce:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    25d2:	ff 91       	pop	r31
    25d4:	ef 91       	pop	r30
    25d6:	8f 91       	pop	r24
    25d8:	0f 90       	pop	r0
    25da:	0b be       	out	0x3b, r0	; 59
    25dc:	0f 90       	pop	r0
    25de:	0f be       	out	0x3f, r0	; 63
    25e0:	0f 90       	pop	r0
    25e2:	1f 90       	pop	r1
    25e4:	18 95       	reti

000025e6 <__vector_14>:
    25e6:	1f 92       	push	r1
    25e8:	0f 92       	push	r0
    25ea:	0f b6       	in	r0, 0x3f	; 63
    25ec:	0f 92       	push	r0
    25ee:	11 24       	eor	r1, r1
    25f0:	0b b6       	in	r0, 0x3b	; 59
    25f2:	0f 92       	push	r0
    25f4:	8f 93       	push	r24
    25f6:	ef 93       	push	r30
    25f8:	ff 93       	push	r31
		startTimout();
	}
	INLN void _timOut(void)
	{
		//stop timer
		TB.INTFLAGS = TCB_CAPT_bm;
    25fa:	e0 e0       	ldi	r30, 0x00	; 0
    25fc:	fb e0       	ldi	r31, 0x0B	; 11
    25fe:	81 e0       	ldi	r24, 0x01	; 1
    2600:	86 83       	std	Z+6, r24	; 0x06
		TB.CTRLA = 0;
    2602:	10 82       	st	Z, r1
		// update counts
		Count = cnt;
    2604:	e7 e3       	ldi	r30, 0x37	; 55
    2606:	f1 e4       	ldi	r31, 0x41	; 65
    2608:	80 81       	ld	r24, Z
    260a:	80 93 38 41 	sts	0x4138, r24	; 0x804138 <__data_end+0x100>
		cnt = 0;	
    260e:	10 82       	st	Z, r1
		| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
		| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */
	}
	INLN void waitSF(void)
	{
		UART.CTRLB |= USART_SFDEN_bm;
    2610:	e0 e4       	ldi	r30, 0x40	; 64
    2612:	f8 e0       	ldi	r31, 0x08	; 8
    2614:	86 81       	ldd	r24, Z+6	; 0x06
    2616:	80 61       	ori	r24, 0x10	; 16
    2618:	86 83       	std	Z+6, r24	; 0x06
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    261a:	ea 98       	cbi	0x1d, 2	; 29
	}
	INLN void setReadyRxD(void)
	{
		GPR.GPR0 |= (1 << usartNo);
    261c:	e2 9a       	sbi	0x1c, 2	; 28
    261e:	ff 91       	pop	r31
    2620:	ef 91       	pop	r30
    2622:	8f 91       	pop	r24
    2624:	0f 90       	pop	r0
    2626:	0b be       	out	0x3b, r0	; 59
    2628:	0f 90       	pop	r0
    262a:	0f be       	out	0x3f, r0	; 63
    262c:	0f 90       	pop	r0
    262e:	1f 90       	pop	r1
    2630:	18 95       	reti

00002632 <_GLOBAL__sub_I_serial2>:
	{   
		// port mux
		register8_t* mux = (usartNo < 4) ? &PORTMUX.USARTROUTEA : &PORTMUX.USARTROUTEB;
		uint8_t alt = 1 << ((usartNo % 4)*2);				
		if (pmuxAlt) *mux |= alt;
		else *mux &= ~alt;
    2632:	e2 ee       	ldi	r30, 0xE2	; 226
    2634:	f5 e0       	ldi	r31, 0x05	; 5
    2636:	80 81       	ld	r24, Z
    2638:	8f 7e       	andi	r24, 0xEF	; 239
    263a:	80 83       	st	Z, r24
		
		if(timerNo != SPI_MODE)
		{
			register8_t* ctrlpin = getPinCtl();
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    263c:	88 e0       	ldi	r24, 0x08	; 8
    263e:	80 93 b0 04 	sts	0x04B0, r24	; 0x8004b0 <__TEXT_REGION_LENGTH__+0x7e04b0>
			ctrlpin++;
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    2642:	80 93 b1 04 	sts	0x04B1, r24	; 0x8004b1 <__TEXT_REGION_LENGTH__+0x7e04b1>

			UART.CTRLA = USART_LBME_bm;
    2646:	e0 e4       	ldi	r30, 0x40	; 64
    2648:	f8 e0       	ldi	r31, 0x08	; 8
    264a:	85 83       	std	Z+5, r24	; 0x05
			// async 8 bit 1 stop P none
			//UART.CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc | USART_SBMODE_1BIT_gc;
			#ifndef NOINT_UART
			UART.CTRLB = USART_ODME_bm | USART_SFDEN_bm;
    264c:	88 e1       	ldi	r24, 0x18	; 24
    264e:	86 83       	std	Z+6, r24	; 0x06
			TB.INTCTRL = TCB_CAPT_bm;
    2650:	e0 e0       	ldi	r30, 0x00	; 0
    2652:	fb e0       	ldi	r31, 0x0B	; 11
    2654:	81 e0       	ldi	r24, 0x01	; 1
    2656:	85 83       	std	Z+5, r24	; 0x05
			#else
			UART.CTRLB = USART_ODME_bm;
			#endif
			TB.CNT = 0;
    2658:	12 86       	std	Z+10, r1	; 0x0a
    265a:	13 86       	std	Z+11, r1	; 0x0b
    265c:	08 95       	ret

0000265e <ccp_write_io>:
 * \note Using IAR Embedded workbench, the choice of memory model has an impact
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
    265e:	46 2f       	mov	r20, r22
	protected_write_io(addr, CCP_IOREG_gc, value);
    2660:	68 ed       	ldi	r22, 0xD8	; 216
    2662:	0c 94 7f 12 	jmp	0x24fe	; 0x24fe <protected_write_io>

00002666 <_ZL12RestoreTurbov>:
	ais328.get_data(&workData.accel);
	nnk.get(&workData.nnk.nk1);
}
static void RestoreTurbo(void)
{
	if(curTurbo >= 3)
    2666:	80 91 3d 41 	lds	r24, 0x413D	; 0x80413d <_ZL8curTurbo>
    266a:	83 30       	cpi	r24, 0x03	; 3
    266c:	b0 f0       	brcs	.+44     	; 0x269a <_ZL12RestoreTurbov+0x34>
		//ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
		//CLKCTRL_FRQSEL_24M_gc          /* 8 */
		//| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		//| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    266e:	64 e1       	ldi	r22, 0x14	; 20
    2670:	88 e6       	ldi	r24, 0x68	; 104
    2672:	90 e0       	ldi	r25, 0x00	; 0
    2674:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    2678:	63 e0       	ldi	r22, 0x03	; 3
    267a:	80 e6       	ldi	r24, 0x60	; 96
    267c:	90 e0       	ldi	r25, 0x00	; 0
    267e:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* ext clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    2682:	8f ef       	ldi	r24, 0xFF	; 255
    2684:	90 e0       	ldi	r25, 0x00	; 0
    2686:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    268a:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    268e:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    2692:	80 fd       	sbrc	r24, 0
    2694:	fc cf       	rjmp	.-8      	; 0x268e <_ZL12RestoreTurbov+0x28>
	{
		Clock.RestoreExternalClock();
		Clock.HiSpeedReady = false;
    2696:	10 92 66 42 	sts	0x4266, r1	; 0x804266 <Clock+0x2>
	}
	curTurbo = 0;
    269a:	10 92 3d 41 	sts	0x413D, r1	; 0x80413d <_ZL8curTurbo>
	Indicator.User = false;
    269e:	10 92 60 42 	sts	0x4260, r1	; 0x804260 <Indicator+0xc>
	TurboTimer = 0;	
    26a2:	10 92 3f 41 	sts	0x413F, r1	; 0x80413f <_ZL10TurboTimer>
    26a6:	08 95       	ret

000026a8 <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>:
		}
void Initialize(void)
{
	
	// Disable the peripheral
	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
    26a8:	e0 e0       	ldi	r30, 0x00	; 0
    26aa:	f9 e0       	ldi	r31, 0x09	; 9
    26ac:	83 81       	ldd	r24, Z+3	; 0x03
    26ae:	8e 7f       	andi	r24, 0xFE	; 254
    26b0:	83 83       	std	Z+3, r24	; 0x03

	// FMPEN OFF; INPUTLVL I2C; SDAHOLD OFF; SDASETUP 4CYC;
	TWI.CTRLA = 0x0;
    26b2:	10 82       	st	Z, r1

	// Debug Run
	TWI.DBGCTRL = 0x0;
    26b4:	12 82       	std	Z+2, r1	; 0x02

	// Host Baud Rate Control
	TWI.MBAUD = (uint8_t)TWI_BAUD(101522, 0.1);
    26b6:	82 e2       	ldi	r24, 0x22	; 34
    26b8:	86 83       	std	Z+6, r24	; 0x06

	// Host Address
	TWI.MADDR = 0x0;
    26ba:	17 82       	std	Z+7, r1	; 0x07

	// Host Data
	TWI.MDATA = 0x0;
    26bc:	10 86       	std	Z+8, r1	; 0x08
	
	// ARBLOST disabled; BUSERR disabled; BUSSTATE UNKNOWN; CLKHOLD disabled; RIF disabled; WIF disabled;
	TWI.MSTATUS = 0x0;
    26be:	15 82       	std	Z+5, r1	; 0x05

	// ACKACT ACK; FLUSH disabled; MCMD NOACT;
	TWI.MCTRLB = 0x0;
    26c0:	14 82       	std	Z+4, r1	; 0x04
	
	// ENABLE enabled; QCEN disabled; RIEN enabled; SMEN disabled; TIMEOUT DISABLED; WIEN enabled;
	TWI.MCTRLA = 0xC1;
    26c2:	81 ec       	ldi	r24, 0xC1	; 193
    26c4:	83 83       	std	Z+3, r24	; 0x03

	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    26c6:	81 e0       	ldi	r24, 0x01	; 1
    26c8:	85 83       	std	Z+5, r24	; 0x05
    26ca:	08 95       	ret

000026cc <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>:
}

void Deinitialize(void)
{
	// FMPEN OFF; INPUTLVL I2C; SDAHOLD OFF; SDASETUP 4CYC;
	TWI.CTRLA = 0x00;
    26cc:	e0 e0       	ldi	r30, 0x00	; 0
    26ce:	f9 e0       	ldi	r31, 0x09	; 9
    26d0:	10 82       	st	Z, r1
	
	// Debug Run
	TWI.DBGCTRL = 0x00;
    26d2:	12 82       	std	Z+2, r1	; 0x02
	
	// Host Baud Rate Control
	TWI.MBAUD = (uint8_t)TWI_BAUD(101522, 0.1);
    26d4:	82 e2       	ldi	r24, 0x22	; 34
    26d6:	86 83       	std	Z+6, r24	; 0x06
	
	// ENABLE enabled; QCEN disabled; RIEN enabled; SMEN disabled; TIMEOUT DISABLED; WIEN enabled;
	TWI.MCTRLA = 0x00;
    26d8:	13 82       	std	Z+3, r1	; 0x03
	
	// ARBLOST disabled; BUSERR disabled; BUSSTATE UNKNOWN; CLKHOLD disabled; RIF disabled; WIF disabled;
	TWI.MSTATUS = 0x00;
    26da:	15 82       	std	Z+5, r1	; 0x05

	// Host Address
	TWI.MADDR = 0x00;
    26dc:	17 82       	std	Z+7, r1	; 0x07
	
	// ACKACT ACK; FLUSH disabled; MCMD NOACT;
	TWI.MCTRLB = 0x00;
    26de:	14 82       	std	Z+4, r1	; 0x04
	
	// Host Data
	TWI.MDATA = 0x00;
    26e0:	10 86       	std	Z+8, r1	; 0x08

	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
    26e2:	83 81       	ldd	r24, Z+3	; 0x03
    26e4:	8e 7f       	andi	r24, 0xFE	; 254
    26e6:	83 83       	std	Z+3, r24	; 0x03
	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;	
    26e8:	81 e0       	ldi	r24, 0x01	; 1
    26ea:	85 83       	std	Z+5, r24	; 0x05
    26ec:	08 95       	ret

000026ee <_ZN8ltc2942c6I2CErrEv>:
	return retStatus;
}

i2c_host_error_t ErrorGet(void)
{
	i2c_host_error_t retErrorState = errorState;
    26ee:	ed e8       	ldi	r30, 0x8D	; 141
    26f0:	f2 e4       	ldi	r31, 0x42	; 66
    26f2:	81 85       	ldd	r24, Z+9	; 0x09
	errorState = I2C_ERROR_NONE;
    26f4:	11 86       	std	Z+9, r1	; 0x09
	}
	
	static void I2CErr(void)
	{
		i2c_host_error_t e = twi.ErrorGet();
		pdata.status = e;		
    26f6:	80 93 69 42 	sts	0x4269, r24	; 0x804269 <_ZN8ltc2942c5pdataE>
		StateSetC = 0;
    26fa:	10 92 86 42 	sts	0x4286, r1	; 0x804286 <_ZN8ltc2942c9StateSetCE>
		StateGetC = 0;
    26fe:	10 92 85 42 	sts	0x4285, r1	; 0x804285 <_ZN8ltc2942c9StateGetCE>
		twi.Deinitialize();
    2702:	0c 94 66 13 	jmp	0x26cc	; 0x26cc <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>

00002706 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5>:
			UART.BAUD = baud;
		}
		return true;
	}
	
	bool setBaud(uint16_t fbaudDiv1000)
    2706:	cf 92       	push	r12
    2708:	df 92       	push	r13
    270a:	ef 92       	push	r14
    270c:	ff 92       	push	r15
    270e:	cf 93       	push	r28
    2710:	df 93       	push	r29
    2712:	ec 01       	movw	r28, r24
	{
		if(timerNo != SPI_MODE)
		{
			uint16_t baud = (F_CPU/1e3)*4/fbaudDiv1000;
    2714:	bc 01       	movw	r22, r24
    2716:	80 e0       	ldi	r24, 0x00	; 0
    2718:	90 e0       	ldi	r25, 0x00	; 0
    271a:	0e 94 ab 28 	call	0x5156	; 0x5156 <__floatunsisf>
    271e:	6b 01       	movw	r12, r22
    2720:	7c 01       	movw	r14, r24
    2722:	9b 01       	movw	r18, r22
    2724:	ac 01       	movw	r20, r24
    2726:	60 e0       	ldi	r22, 0x00	; 0
    2728:	70 e0       	ldi	r23, 0x00	; 0
    272a:	8a ef       	ldi	r24, 0xFA	; 250
    272c:	96 e4       	ldi	r25, 0x46	; 70
    272e:	0e 94 0a 28 	call	0x5014	; 0x5014 <__divsf3>
    2732:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <__fixunssfsi>
			uint8_t X2 = 0;
		
			if (baud < 64)
    2736:	60 34       	cpi	r22, 0x40	; 64
    2738:	71 05       	cpc	r23, r1
    273a:	78 f4       	brcc	.+30     	; 0x275a <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x54>
			{
				baud = (F_CPU/1e3)*8/fbaudDiv1000;
    273c:	a7 01       	movw	r20, r14
    273e:	96 01       	movw	r18, r12
    2740:	60 e0       	ldi	r22, 0x00	; 0
    2742:	70 e0       	ldi	r23, 0x00	; 0
    2744:	8a e7       	ldi	r24, 0x7A	; 122
    2746:	97 e4       	ldi	r25, 0x47	; 71
    2748:	0e 94 0a 28 	call	0x5014	; 0x5014 <__divsf3>
    274c:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <__fixunssfsi>

				if (baud < 64) return false;
    2750:	60 34       	cpi	r22, 0x40	; 64
    2752:	71 05       	cpc	r23, r1
    2754:	60 f1       	brcs	.+88     	; 0x27ae <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0xa8>
			
				X2=1;
    2756:	81 e0       	ldi	r24, 0x01	; 1
    2758:	01 c0       	rjmp	.+2      	; 0x275c <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x56>
	bool setBaud(uint16_t fbaudDiv1000)
	{
		if(timerNo != SPI_MODE)
		{
			uint16_t baud = (F_CPU/1e3)*4/fbaudDiv1000;
			uint8_t X2 = 0;
    275a:	80 e0       	ldi	r24, 0x00	; 0
				if (baud < 64) return false;
			
				X2=1;
			}
		
			UART.BAUD = baud;
    275c:	60 93 48 08 	sts	0x0848, r22	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    2760:	70 93 49 08 	sts	0x0849, r23	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
    2764:	88 23       	and	r24, r24
    2766:	21 f0       	breq	.+8      	; 0x2770 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x6a>
    2768:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    276c:	82 60       	ori	r24, 0x02	; 2
    276e:	03 c0       	rjmp	.+6      	; 0x2776 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x70>
			else UART.CTRLB &= ~(0x03<<1);
    2770:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2774:	89 7f       	andi	r24, 0xF9	; 249
    2776:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>

			//#ifndef NOINT_UART            //1024  
			TB.CCMP = (fbaudDiv1000 >= 500) ? 1024 : 35*(F_CPU/1e3)/fbaudDiv1000;
    277a:	c4 3f       	cpi	r28, 0xF4	; 244
    277c:	d1 40       	sbci	r29, 0x01	; 1
    277e:	58 f4       	brcc	.+22     	; 0x2796 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x90>
    2780:	a7 01       	movw	r20, r14
    2782:	96 01       	movw	r18, r12
    2784:	60 e0       	ldi	r22, 0x00	; 0
    2786:	78 eb       	ldi	r23, 0xB8	; 184
    2788:	88 e8       	ldi	r24, 0x88	; 136
    278a:	98 e4       	ldi	r25, 0x48	; 72
    278c:	0e 94 0a 28 	call	0x5014	; 0x5014 <__divsf3>
    2790:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <__fixunssfsi>
    2794:	02 c0       	rjmp	.+4      	; 0x279a <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x94>
    2796:	60 e0       	ldi	r22, 0x00	; 0
    2798:	74 e0       	ldi	r23, 0x04	; 4
    279a:	60 93 0c 0b 	sts	0x0B0C, r22	; 0x800b0c <__TEXT_REGION_LENGTH__+0x7e0b0c>
    279e:	70 93 0d 0b 	sts	0x0B0D, r23	; 0x800b0d <__TEXT_REGION_LENGTH__+0x7e0b0d>
			TB.CNT = 0;
    27a2:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    27a6:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
			
			if (baud < 64) return false;
			
			UART.BAUD = baud;			
		}			
		return true;
    27aa:	81 e0       	ldi	r24, 0x01	; 1
    27ac:	01 c0       	rjmp	.+2      	; 0x27b0 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0xaa>
		
			if (baud < 64)
			{
				baud = (F_CPU/1e3)*8/fbaudDiv1000;

				if (baud < 64) return false;
    27ae:	80 e0       	ldi	r24, 0x00	; 0
			if (baud < 64) return false;
			
			UART.BAUD = baud;			
		}			
		return true;
	}
    27b0:	df 91       	pop	r29
    27b2:	cf 91       	pop	r28
    27b4:	ff 90       	pop	r15
    27b6:	ef 90       	pop	r14
    27b8:	df 90       	pop	r13
    27ba:	cf 90       	pop	r12
    27bc:	08 95       	ret

000027be <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.8>:
	return retErrorState;
}

bool IsBusy(void)
{
	return (_busy() || ((TWI.MSTATUS & TWI_BUSSTATE_gm) != TWI_BUSSTATE_IDLE_gc));
    27be:	ed 99       	sbic	0x1d, 5	; 29
    27c0:	08 c0       	rjmp	.+16     	; 0x27d2 <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.8+0x14>
    27c2:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    27c6:	93 70       	andi	r25, 0x03	; 3
    27c8:	81 e0       	ldi	r24, 0x01	; 1
    27ca:	91 30       	cpi	r25, 0x01	; 1
    27cc:	19 f4       	brne	.+6      	; 0x27d4 <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.8+0x16>
    27ce:	80 e0       	ldi	r24, 0x00	; 0
    27d0:	08 95       	ret
    27d2:	81 e0       	ldi	r24, 0x01	; 1
}
    27d4:	08 95       	ret

000027d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>:
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
	void write8(uint8_t bt)
    27d6:	98 e0       	ldi	r25, 0x08	; 8
	{
		for (uint8_t i = 0; i < 8; i++)
		{
			clk.OUTCLR = clkm;
    27d8:	24 e0       	ldi	r18, 0x04	; 4
			if (bt & 0x80) mosi.OUTSET = mosim;
			else mosi.OUTCLR = mosim;
    27da:	31 e0       	ldi	r19, 0x01	; 1
	INLN void cs_hi(void){cs.OUTSET = csm;}
	void write8(uint8_t bt)
	{
		for (uint8_t i = 0; i < 8; i++)
		{
			clk.OUTCLR = clkm;
    27dc:	20 93 26 04 	sts	0x0426, r18	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
			if (bt & 0x80) mosi.OUTSET = mosim;
    27e0:	87 ff       	sbrs	r24, 7
    27e2:	03 c0       	rjmp	.+6      	; 0x27ea <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17+0x14>
    27e4:	30 93 25 04 	sts	0x0425, r19	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
    27e8:	02 c0       	rjmp	.+4      	; 0x27ee <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17+0x18>
			else mosi.OUTCLR = mosim;
    27ea:	30 93 26 04 	sts	0x0426, r19	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
			clk.OUTSET = clkm;
    27ee:	20 93 25 04 	sts	0x0425, r18	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
			bt <<= 1;
    27f2:	88 0f       	add	r24, r24
    27f4:	91 50       	subi	r25, 0x01	; 1
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
	void write8(uint8_t bt)
	{
		for (uint8_t i = 0; i < 8; i++)
    27f6:	91 f7       	brne	.-28     	; 0x27dc <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17+0x6>
			if (bt & 0x80) mosi.OUTSET = mosim;
			else mosi.OUTCLR = mosim;
			clk.OUTSET = clkm;
			bt <<= 1;
		}
	}
    27f8:	08 95       	ret

000027fa <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20>:
	uint16_t read16(void)
    27fa:	20 e1       	ldi	r18, 0x10	; 16
	{
		uint16_t acc16 = 0;
    27fc:	80 e0       	ldi	r24, 0x00	; 0
    27fe:	90 e0       	ldi	r25, 0x00	; 0
		for (uint8_t i = 0; i < 16; i++)
		{
			clk.OUTCLR = clkm;
    2800:	34 e0       	ldi	r19, 0x04	; 4
    2802:	30 93 26 04 	sts	0x0426, r19	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
			acc16 <<= 1;         //000000x0
    2806:	88 0f       	add	r24, r24
    2808:	99 1f       	adc	r25, r25
			clk.OUTSET = clkm;
    280a:	30 93 25 04 	sts	0x0425, r19	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
			if (miso.IN & misom) acc16 |=1;
    280e:	40 91 28 04 	lds	r20, 0x0428	; 0x800428 <__TEXT_REGION_LENGTH__+0x7e0428>
    2812:	41 fd       	sbrc	r20, 1
    2814:	81 60       	ori	r24, 0x01	; 1
    2816:	21 50       	subi	r18, 0x01	; 1
		}
	}
	uint16_t read16(void)
	{
		uint16_t acc16 = 0;
		for (uint8_t i = 0; i < 16; i++)
    2818:	a1 f7       	brne	.-24     	; 0x2802 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20+0x8>
			acc16 <<= 1;         //000000x0
			clk.OUTSET = clkm;
			if (miso.IN & misom) acc16 |=1;
		}
		return acc16;
	}
    281a:	08 95       	ret

0000281c <_ZN8twi_im_tILh0ELh2EE15I2C_EVENT_RESETEv.isra.24>:
}

 i2c_event_states_t I2C_EVENT_RESET(void)
{
	// Reset the bus
	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
    281c:	e0 e0       	ldi	r30, 0x00	; 0
    281e:	f9 e0       	ldi	r31, 0x09	; 9
    2820:	83 81       	ldd	r24, Z+3	; 0x03
    2822:	8e 7f       	andi	r24, 0xFE	; 254
    2824:	83 83       	std	Z+3, r24	; 0x03
	TWI.MCTRLA |= 1 << TWI_ENABLE_bp;
    2826:	83 81       	ldd	r24, Z+3	; 0x03
    2828:	81 60       	ori	r24, 0x01	; 1
    282a:	83 83       	std	Z+3, r24	; 0x03
	{
		GPR.GPR1 |= (1 << (twiNo+5));
	}
	INLN void _busy_off(void)
	{
		GPR.GPR1 &= ~ (1 << (twiNo+5));
    282c:	ed 98       	cbi	0x1d, 5	; 29
	TWI.MCTRLA |= 1 << TWI_ENABLE_bp;

	_busy_off(); //busy = false;
	
	return I2C_STATE_IDLE;
}
    282e:	80 e0       	ldi	r24, 0x00	; 0
    2830:	08 95       	ret

00002832 <ccp_write_spm.constprop.28>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_spm(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_SPM_gc, value);
    2832:	48 2f       	mov	r20, r24
    2834:	6d e9       	ldi	r22, 0x9D	; 157
    2836:	80 e0       	ldi	r24, 0x00	; 0
    2838:	90 e1       	ldi	r25, 0x10	; 16
    283a:	0c 94 7f 12 	jmp	0x24fe	; 0x24fe <protected_write_io>

0000283e <_ZL29SaveChargeAndStateToEEP_Asyncv>:
	eep.Save(EEP_OFFSET_ERR, &r, 4);
}

static void SaveChargeAndStateToEEP_Async(void)
{
	LastKadrEEPChargeUpdate = workData.time;	
    283e:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    2842:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    2846:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    284a:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    284e:	80 93 39 41 	sts	0x4139, r24	; 0x804139 <_ZL23LastKadrEEPChargeUpdate>
    2852:	90 93 3a 41 	sts	0x413A, r25	; 0x80413a <_ZL23LastKadrEEPChargeUpdate+0x1>
    2856:	a0 93 3b 41 	sts	0x413B, r26	; 0x80413b <_ZL23LastKadrEEPChargeUpdate+0x2>
    285a:	b0 93 3c 41 	sts	0x413C, r27	; 0x80413c <_ZL23LastKadrEEPChargeUpdate+0x3>
    }
    
	INLN bool Save_Async(uint16_t adr, void* data, uint8_t cnt)
	{
		
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    285e:	ef 99       	sbic	0x1d, 7	; 29
    2860:	4e c0       	rjmp	.+156    	; 0x28fe <_ZL29SaveChargeAndStateToEEP_Asyncv+0xc0>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    2862:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    2864:	8d e1       	ldi	r24, 0x1D	; 29
    2866:	e0 e0       	ldi	r30, 0x00	; 0
    2868:	f0 e4       	ldi	r31, 0x40	; 64
    286a:	ad e9       	ldi	r26, 0x9D	; 157
    286c:	b2 e4       	ldi	r27, 0x42	; 66
    286e:	01 90       	ld	r0, Z+
    2870:	0d 92       	st	X+, r0
    2872:	8a 95       	dec	r24
    2874:	e1 f7       	brne	.-8      	; 0x286e <_ZL29SaveChargeAndStateToEEP_Asyncv+0x30>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    2876:	80 e2       	ldi	r24, 0x20	; 32
    2878:	94 e1       	ldi	r25, 0x14	; 20
    287a:	80 93 bf 42 	sts	0x42BF, r24	; 0x8042bf <eep+0x22>
    287e:	90 93 c0 42 	sts	0x42C0, r25	; 0x8042c0 <eep+0x23>
		writeN = cnt;
    2882:	8d e1       	ldi	r24, 0x1D	; 29
    2884:	80 93 bd 42 	sts	0x42BD, r24	; 0x8042bd <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    2888:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    288c:	83 70       	andi	r24, 0x03	; 3
    288e:	e1 f7       	brne	.-8      	; 0x2888 <_ZL29SaveChargeAndStateToEEP_Asyncv+0x4a>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    2890:	8d e1       	ldi	r24, 0x1D	; 29
    2892:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
		GPR.GPR1 |= BUSY_GPR1_BIT;

		_beginSave(adr,data,cnt);		
		
		timout = 2;		
    2896:	82 e0       	ldi	r24, 0x02	; 2
    2898:	80 93 be 42 	sts	0x42BE, r24	; 0x8042be <eep+0x21>
		// критическая секция кода
		cli();
    289c:	f8 94       	cli
		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    289e:	e0 91 bf 42 	lds	r30, 0x42BF	; 0x8042bf <eep+0x22>
    28a2:	f0 91 c0 42 	lds	r31, 0x42C0	; 0x8042c0 <eep+0x23>
    28a6:	10 82       	st	Z, r1
		// clear eeprom ready flag
		NVMCTRL.INTFLAGS = 1;
    28a8:	81 e0       	ldi	r24, 0x01	; 1
    28aa:	80 93 04 10 	sts	0x1004, r24	; 0x801004 <__TEXT_REGION_LENGTH__+0x7e1004>
		// erase irq Oh 
		NVMCTRL.INTCTRL = 1;
    28ae:	80 93 03 10 	sts	0x1003, r24	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		// check if eeprom not busy run erase end irq Now
		if (NVMCTRL.INTFLAGS) _isr();
    28b2:	80 91 04 10 	lds	r24, 0x1004	; 0x801004 <__TEXT_REGION_LENGTH__+0x7e1004>
    28b6:	88 23       	and	r24, r24
    28b8:	09 f1       	breq	.+66     	; 0x28fc <_ZL29SaveChargeAndStateToEEP_Asyncv+0xbe>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    28ba:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    28be:	82 e1       	ldi	r24, 0x12	; 18
    28c0:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    28c4:	80 e0       	ldi	r24, 0x00	; 0
    28c6:	90 91 bd 42 	lds	r25, 0x42BD	; 0x8042bd <eep+0x20>
    28ca:	89 17       	cp	r24, r25
    28cc:	98 f4       	brcc	.+38     	; 0x28f4 <_ZL29SaveChargeAndStateToEEP_Asyncv+0xb6>
    28ce:	a0 91 bf 42 	lds	r26, 0x42BF	; 0x8042bf <eep+0x22>
    28d2:	b0 91 c0 42 	lds	r27, 0x42C0	; 0x8042c0 <eep+0x23>
    28d6:	9d 01       	movw	r18, r26
    28d8:	2f 5f       	subi	r18, 0xFF	; 255
    28da:	3f 4f       	sbci	r19, 0xFF	; 255
    28dc:	20 93 bf 42 	sts	0x42BF, r18	; 0x8042bf <eep+0x22>
    28e0:	30 93 c0 42 	sts	0x42C0, r19	; 0x8042c0 <eep+0x23>
    28e4:	e8 2f       	mov	r30, r24
    28e6:	f0 e0       	ldi	r31, 0x00	; 0
    28e8:	e3 56       	subi	r30, 0x63	; 99
    28ea:	fd 4b       	sbci	r31, 0xBD	; 189
    28ec:	90 81       	ld	r25, Z
    28ee:	9c 93       	st	X, r25
    28f0:	8f 5f       	subi	r24, 0xFF	; 255
    28f2:	e9 cf       	rjmp	.-46     	; 0x28c6 <_ZL29SaveChargeAndStateToEEP_Asyncv+0x88>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    28f4:	80 e0       	ldi	r24, 0x00	; 0
    28f6:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    28fa:	ef 98       	cbi	0x1d, 7	; 29
		NVMCTRL.INTFLAGS = 1;
		// erase irq Oh 
		NVMCTRL.INTCTRL = 1;
		// check if eeprom not busy run erase end irq Now
		if (NVMCTRL.INTFLAGS) _isr();
		sei();
    28fc:	78 94       	sei
    28fe:	08 95       	ret

00002900 <_Z20FLASH_spm_write_wordmj>:
	                     "sts %0, r0\n\t"    /* restore RAMPZ*/
	                     "pop r0 \n\t"       /* restore R0*/
	                     :
	                     : "i"(_SFR_MEM_ADDR(RAMPZ)), "r"((uint32_t)(address)), "r"((uint16_t)(word))
	                     : "r30", "r31" /* Clobber R30, R31 to indicate they are used here*/
	); 
    2900:	0f 92       	push	r0
    2902:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    2906:	0f 92       	push	r0
    2908:	0a 01       	movw	r0, r20
    290a:	fb 01       	movw	r30, r22
    290c:	80 93 3b 00 	sts	0x003B, r24	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    2910:	e8 95       	spm
    2912:	11 24       	eor	r1, r1
    2914:	0f 90       	pop	r0
    2916:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    291a:	0f 90       	pop	r0
    291c:	08 95       	ret

0000291e <_Z19FLASH_write_flash_njPhhb>:
}

inline nvmctrl_status_t FLASH_write_flash_n(uint16_t from,  uint8_t *data, uint8_t n, bool erase=true)
{
    291e:	6f 92       	push	r6
    2920:	7f 92       	push	r7
    2922:	8f 92       	push	r8
    2924:	9f 92       	push	r9
    2926:	af 92       	push	r10
    2928:	bf 92       	push	r11
    292a:	cf 92       	push	r12
    292c:	df 92       	push	r13
    292e:	ef 92       	push	r14
    2930:	ff 92       	push	r15
    2932:	0f 93       	push	r16
    2934:	1f 93       	push	r17
    2936:	cf 93       	push	r28
    2938:	df 93       	push	r29
    293a:	6c 01       	movw	r12, r24
    293c:	16 2f       	mov	r17, r22
    293e:	07 2f       	mov	r16, r23
    2940:	c4 2f       	mov	r28, r20
	uint16_t *word_buffer = (uint16_t *)data;

	/* Wait for completion of previous operation */
	while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm))
    2942:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2946:	83 70       	andi	r24, 0x03	; 3
    2948:	e1 f7       	brne	.-8      	; 0x2942 <_Z19FLASH_write_flash_njPhhb+0x24>
	;
	if (erase)
    294a:	21 11       	cpse	r18, r1
    294c:	14 c0       	rjmp	.+40     	; 0x2976 <_Z19FLASH_write_flash_njPhhb+0x58>
		while (NVMCTRL.STATUS & NVMCTRL_FBUSY_bm)
		;
	}

	/*A change from one command to another must always go through NOCMD or NOOP*/
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    294e:	80 e0       	ldi	r24, 0x00	; 0
    2950:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>

	/* Write the flash page */
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_FLWR_gc);
    2954:	82 e0       	ldi	r24, 0x02	; 2
    2956:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>

	/* Write data to the page buffer */
	for (uint16_t i = 0; i < n / 2; i++) {
    295a:	c6 95       	lsr	r28
    295c:	d0 e0       	ldi	r29, 0x00	; 0
    295e:	a1 2e       	mov	r10, r17
    2960:	b0 2e       	mov	r11, r16
    2962:	00 e0       	ldi	r16, 0x00	; 0
    2964:	10 e0       	ldi	r17, 0x00	; 0
		FLASH_spm_write_word(0x18000 + from + (i * 2), word_buffer[i]);
    2966:	e1 2c       	mov	r14, r1
    2968:	f1 2c       	mov	r15, r1
    296a:	80 e8       	ldi	r24, 0x80	; 128
    296c:	d8 0e       	add	r13, r24
    296e:	81 e0       	ldi	r24, 0x01	; 1
    2970:	e8 1e       	adc	r14, r24
    2972:	f1 1c       	adc	r15, r1
    2974:	14 c0       	rjmp	.+40     	; 0x299e <_Z19FLASH_write_flash_njPhhb+0x80>
	while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm))
	;
	if (erase)
	{
		/* Erase the flash page */
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_FLPER_gc);
    2976:	88 e0       	ldi	r24, 0x08	; 8
    2978:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>

		/* Perform a dummy write to this address to update the address register in NVMCTL */
		FLASH_spm_write_word(0x18000 + from, 0);
    297c:	c6 01       	movw	r24, r12
    297e:	a0 e0       	ldi	r26, 0x00	; 0
    2980:	b0 e0       	ldi	r27, 0x00	; 0
    2982:	bc 01       	movw	r22, r24
    2984:	cd 01       	movw	r24, r26
    2986:	70 58       	subi	r23, 0x80	; 128
    2988:	8e 4f       	sbci	r24, 0xFE	; 254
    298a:	9f 4f       	sbci	r25, 0xFF	; 255
    298c:	40 e0       	ldi	r20, 0x00	; 0
    298e:	50 e0       	ldi	r21, 0x00	; 0
    2990:	0e 94 80 14 	call	0x2900	; 0x2900 <_Z20FLASH_spm_write_wordmj>

		/* Wait for completion of previous operation */
		while (NVMCTRL.STATUS & NVMCTRL_FBUSY_bm)
    2994:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2998:	80 fd       	sbrc	r24, 0
    299a:	fc cf       	rjmp	.-8      	; 0x2994 <_Z19FLASH_write_flash_njPhhb+0x76>
    299c:	d8 cf       	rjmp	.-80     	; 0x294e <_Z19FLASH_write_flash_njPhhb+0x30>

	/* Write the flash page */
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_FLWR_gc);

	/* Write data to the page buffer */
	for (uint16_t i = 0; i < n / 2; i++) {
    299e:	0c 17       	cp	r16, r28
    29a0:	1d 07       	cpc	r17, r29
    29a2:	a0 f4       	brcc	.+40     	; 0x29cc <_Z19FLASH_write_flash_njPhhb+0xae>
		FLASH_spm_write_word(0x18000 + from + (i * 2), word_buffer[i]);
    29a4:	f5 01       	movw	r30, r10
    29a6:	41 91       	ld	r20, Z+
    29a8:	51 91       	ld	r21, Z+
    29aa:	5f 01       	movw	r10, r30
    29ac:	c8 01       	movw	r24, r16
    29ae:	88 0f       	add	r24, r24
    29b0:	99 1f       	adc	r25, r25
    29b2:	36 01       	movw	r6, r12
    29b4:	47 01       	movw	r8, r14
    29b6:	68 0e       	add	r6, r24
    29b8:	79 1e       	adc	r7, r25
    29ba:	81 1c       	adc	r8, r1
    29bc:	91 1c       	adc	r9, r1
    29be:	c4 01       	movw	r24, r8
    29c0:	b3 01       	movw	r22, r6
    29c2:	0e 94 80 14 	call	0x2900	; 0x2900 <_Z20FLASH_spm_write_wordmj>

	/* Write the flash page */
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_FLWR_gc);

	/* Write data to the page buffer */
	for (uint16_t i = 0; i < n / 2; i++) {
    29c6:	0f 5f       	subi	r16, 0xFF	; 255
    29c8:	1f 4f       	sbci	r17, 0xFF	; 255
    29ca:	e9 cf       	rjmp	.-46     	; 0x299e <_Z19FLASH_write_flash_njPhhb+0x80>
		FLASH_spm_write_word(0x18000 + from + (i * 2), word_buffer[i]);
	}

	/* Clear the current command */
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    29cc:	80 e0       	ldi	r24, 0x00	; 0
    29ce:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>

	if (NVMCTRL.STATUS & NVMCTRL_ERROR_gm)
    29d2:	90 91 02 10 	lds	r25, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    29d6:	90 77       	andi	r25, 0x70	; 112
    29d8:	81 e0       	ldi	r24, 0x01	; 1
    29da:	09 f4       	brne	.+2      	; 0x29de <_Z19FLASH_write_flash_njPhhb+0xc0>
    29dc:	80 e0       	ldi	r24, 0x00	; 0
	return NVM_ERROR;
	else
	return NVM_OK;
}
    29de:	df 91       	pop	r29
    29e0:	cf 91       	pop	r28
    29e2:	1f 91       	pop	r17
    29e4:	0f 91       	pop	r16
    29e6:	ff 90       	pop	r15
    29e8:	ef 90       	pop	r14
    29ea:	df 90       	pop	r13
    29ec:	cf 90       	pop	r12
    29ee:	bf 90       	pop	r11
    29f0:	af 90       	pop	r10
    29f2:	9f 90       	pop	r9
    29f4:	8f 90       	pop	r8
    29f6:	7f 90       	pop	r7
    29f8:	6f 90       	pop	r6
    29fa:	08 95       	ret

000029fc <_ZN8ltc2942c7StopGetEv>:
	}
	
	private:
	
	static void StopGet(void)
    29fc:	8f 92       	push	r8
    29fe:	9f 92       	push	r9
    2a00:	af 92       	push	r10
    2a02:	bf 92       	push	r11
    2a04:	cf 92       	push	r12
    2a06:	df 92       	push	r13
    2a08:	ef 92       	push	r14
    2a0a:	ff 92       	push	r15
    2a0c:	cf 93       	push	r28
    2a0e:	df 93       	push	r29
{
	return 6.0/0xFFFF*rowV;
}
INLN static float ScaleCharge(uint32_t rowC)
{
	return 0.085/128 * rowC / 1000.0;
    2a10:	60 91 87 42 	lds	r22, 0x4287	; 0x804287 <_ZN8ltc2942c5CargeE>
    2a14:	70 91 88 42 	lds	r23, 0x4288	; 0x804288 <_ZN8ltc2942c5CargeE+0x1>
    2a18:	80 91 89 42 	lds	r24, 0x4289	; 0x804289 <_ZN8ltc2942c5CargeE+0x2>
    2a1c:	90 91 8a 42 	lds	r25, 0x428A	; 0x80428a <_ZN8ltc2942c5CargeE+0x3>
    2a20:	0e 94 ab 28 	call	0x5156	; 0x5156 <__floatunsisf>
    2a24:	2b e7       	ldi	r18, 0x7B	; 123
    2a26:	34 e1       	ldi	r19, 0x14	; 20
    2a28:	4e e2       	ldi	r20, 0x2E	; 46
    2a2a:	5a e3       	ldi	r21, 0x3A	; 58
    2a2c:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2a30:	20 e0       	ldi	r18, 0x00	; 0
    2a32:	30 e0       	ldi	r19, 0x00	; 0
    2a34:	4a e7       	ldi	r20, 0x7A	; 122
    2a36:	54 e4       	ldi	r21, 0x44	; 68
    2a38:	0e 94 0a 28 	call	0x5014	; 0x5014 <__divsf3>
    2a3c:	9b 01       	movw	r18, r22
    2a3e:	ac 01       	movw	r20, r24
	
	private:
	
	static void StopGet(void)
	{
		pdata.AccCharge = ScaleCharge(Carge.qz);
    2a40:	60 93 6a 42 	sts	0x426A, r22	; 0x80426a <_ZN8ltc2942c5pdataE+0x1>
    2a44:	70 93 6b 42 	sts	0x426B, r23	; 0x80426b <_ZN8ltc2942c5pdataE+0x2>
    2a48:	80 93 6c 42 	sts	0x426C, r24	; 0x80426c <_ZN8ltc2942c5pdataE+0x3>
    2a4c:	90 93 6d 42 	sts	0x426D, r25	; 0x80426d <_ZN8ltc2942c5pdataE+0x4>
		pdata.remainCharge = *BatVolum - pdata.AccCharge;
    2a50:	c0 91 67 42 	lds	r28, 0x4267	; 0x804267 <_ZN8ltc2942c8BatVolumE>
    2a54:	d0 91 68 42 	lds	r29, 0x4268	; 0x804268 <_ZN8ltc2942c8BatVolumE+0x1>
    2a58:	68 81       	ld	r22, Y
    2a5a:	79 81       	ldd	r23, Y+1	; 0x01
    2a5c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a5e:	9b 81       	ldd	r25, Y+3	; 0x03
    2a60:	0e 94 98 27 	call	0x4f30	; 0x4f30 <__subsf3>
    2a64:	6b 01       	movw	r12, r22
    2a66:	7c 01       	movw	r14, r24
    2a68:	60 93 6e 42 	sts	0x426E, r22	; 0x80426e <_ZN8ltc2942c5pdataE+0x5>
    2a6c:	70 93 6f 42 	sts	0x426F, r23	; 0x80426f <_ZN8ltc2942c5pdataE+0x6>
    2a70:	80 93 70 42 	sts	0x4270, r24	; 0x804270 <_ZN8ltc2942c5pdataE+0x7>
    2a74:	90 93 71 42 	sts	0x4271, r25	; 0x804271 <_ZN8ltc2942c5pdataE+0x8>
		
		if (pdata.remainCharge < 0) pdata.proc = 0;
    2a78:	20 e0       	ldi	r18, 0x00	; 0
    2a7a:	30 e0       	ldi	r19, 0x00	; 0
    2a7c:	a9 01       	movw	r20, r18
    2a7e:	0e 94 05 28 	call	0x500a	; 0x500a <__cmpsf2>
    2a82:	87 ff       	sbrs	r24, 7
    2a84:	07 c0       	rjmp	.+14     	; 0x2a94 <_ZN8ltc2942c7StopGetEv+0x98>
    2a86:	10 92 72 42 	sts	0x4272, r1	; 0x804272 <_ZN8ltc2942c5pdataE+0x9>
		else pdata.proc = pdata.remainCharge/ *BatVolum*100;
		if (pdata.remainCharge < 0) pdata.HoursLleft = 0;
    2a8a:	10 92 73 42 	sts	0x4273, r1	; 0x804273 <_ZN8ltc2942c5pdataE+0xa>
    2a8e:	10 92 74 42 	sts	0x4274, r1	; 0x804274 <_ZN8ltc2942c5pdataE+0xb>
    2a92:	36 c0       	rjmp	.+108    	; 0x2b00 <_ZN8ltc2942c7StopGetEv+0x104>
	{
		pdata.AccCharge = ScaleCharge(Carge.qz);
		pdata.remainCharge = *BatVolum - pdata.AccCharge;
		
		if (pdata.remainCharge < 0) pdata.proc = 0;
		else pdata.proc = pdata.remainCharge/ *BatVolum*100;
    2a94:	28 81       	ld	r18, Y
    2a96:	39 81       	ldd	r19, Y+1	; 0x01
    2a98:	4a 81       	ldd	r20, Y+2	; 0x02
    2a9a:	5b 81       	ldd	r21, Y+3	; 0x03
    2a9c:	c7 01       	movw	r24, r14
    2a9e:	b6 01       	movw	r22, r12
    2aa0:	0e 94 0a 28 	call	0x5014	; 0x5014 <__divsf3>
    2aa4:	20 e0       	ldi	r18, 0x00	; 0
    2aa6:	30 e0       	ldi	r19, 0x00	; 0
    2aa8:	48 ec       	ldi	r20, 0xC8	; 200
    2aaa:	52 e4       	ldi	r21, 0x42	; 66
    2aac:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2ab0:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <__fixunssfsi>
    2ab4:	60 93 72 42 	sts	0x4272, r22	; 0x804272 <_ZN8ltc2942c5pdataE+0x9>
		if (pdata.remainCharge < 0) pdata.HoursLleft = 0;
		else if (expfltI > 1) pdata.HoursLleft =  pdata.remainCharge*1000/expfltI;
    2ab8:	80 90 27 40 	lds	r8, 0x4027	; 0x804027 <_ZN8ltc2942c7expfltIE>
    2abc:	90 90 28 40 	lds	r9, 0x4028	; 0x804028 <_ZN8ltc2942c7expfltIE+0x1>
    2ac0:	a0 90 29 40 	lds	r10, 0x4029	; 0x804029 <_ZN8ltc2942c7expfltIE+0x2>
    2ac4:	b0 90 2a 40 	lds	r11, 0x402A	; 0x80402a <_ZN8ltc2942c7expfltIE+0x3>
    2ac8:	20 e0       	ldi	r18, 0x00	; 0
    2aca:	30 e0       	ldi	r19, 0x00	; 0
    2acc:	40 e8       	ldi	r20, 0x80	; 128
    2ace:	5f e3       	ldi	r21, 0x3F	; 63
    2ad0:	c5 01       	movw	r24, r10
    2ad2:	b4 01       	movw	r22, r8
    2ad4:	0e 94 5d 29 	call	0x52ba	; 0x52ba <__gesf2>
    2ad8:	18 16       	cp	r1, r24
    2ada:	94 f4       	brge	.+36     	; 0x2b00 <_ZN8ltc2942c7StopGetEv+0x104>
    2adc:	20 e0       	ldi	r18, 0x00	; 0
    2ade:	30 e0       	ldi	r19, 0x00	; 0
    2ae0:	4a e7       	ldi	r20, 0x7A	; 122
    2ae2:	54 e4       	ldi	r21, 0x44	; 68
    2ae4:	c7 01       	movw	r24, r14
    2ae6:	b6 01       	movw	r22, r12
    2ae8:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2aec:	a5 01       	movw	r20, r10
    2aee:	94 01       	movw	r18, r8
    2af0:	0e 94 0a 28 	call	0x5014	; 0x5014 <__divsf3>
    2af4:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <__fixunssfsi>
    2af8:	60 93 73 42 	sts	0x4273, r22	; 0x804273 <_ZN8ltc2942c5pdataE+0xa>
    2afc:	70 93 74 42 	sts	0x4274, r23	; 0x804274 <_ZN8ltc2942c5pdataE+0xb>
		
		StateGetC = 0;
    2b00:	10 92 85 42 	sts	0x4285, r1	; 0x804285 <_ZN8ltc2942c9StateGetCE>
		twi.Deinitialize();
	}
    2b04:	df 91       	pop	r29
    2b06:	cf 91       	pop	r28
    2b08:	ff 90       	pop	r15
    2b0a:	ef 90       	pop	r14
    2b0c:	df 90       	pop	r13
    2b0e:	cf 90       	pop	r12
    2b10:	bf 90       	pop	r11
    2b12:	af 90       	pop	r10
    2b14:	9f 90       	pop	r9
    2b16:	8f 90       	pop	r8
		else pdata.proc = pdata.remainCharge/ *BatVolum*100;
		if (pdata.remainCharge < 0) pdata.HoursLleft = 0;
		else if (expfltI > 1) pdata.HoursLleft =  pdata.remainCharge*1000/expfltI;
		
		StateGetC = 0;
		twi.Deinitialize();
    2b18:	0c 94 66 13 	jmp	0x26cc	; 0x26cc <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>

00002b1c <__vector_36>:
#define NO_POWER_LEN (sizeof(uint32_t)+sizeof(uint8_t)+sizeof(charge_t))
#define EEP_UPDATE_KADRS 900 //30min
#define DEFAULT_KADR -100000000
#define WDTO_N WDTO_250MS

EEPROM_T(eep);
    2b1c:	1f 92       	push	r1
    2b1e:	0f 92       	push	r0
    2b20:	0f b6       	in	r0, 0x3f	; 63
    2b22:	0f 92       	push	r0
    2b24:	11 24       	eor	r1, r1
    2b26:	0b b6       	in	r0, 0x3b	; 59
    2b28:	0f 92       	push	r0
    2b2a:	2f 93       	push	r18
    2b2c:	3f 93       	push	r19
    2b2e:	4f 93       	push	r20
    2b30:	5f 93       	push	r21
    2b32:	6f 93       	push	r22
    2b34:	7f 93       	push	r23
    2b36:	8f 93       	push	r24
    2b38:	9f 93       	push	r25
    2b3a:	af 93       	push	r26
    2b3c:	bf 93       	push	r27
    2b3e:	ef 93       	push	r30
    2b40:	ff 93       	push	r31
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    2b42:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    2b46:	82 e1       	ldi	r24, 0x12	; 18
    2b48:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    2b4c:	80 e0       	ldi	r24, 0x00	; 0
    2b4e:	90 91 bd 42 	lds	r25, 0x42BD	; 0x8042bd <eep+0x20>
    2b52:	89 17       	cp	r24, r25
    2b54:	98 f4       	brcc	.+38     	; 0x2b7c <__vector_36+0x60>
    2b56:	a0 91 bf 42 	lds	r26, 0x42BF	; 0x8042bf <eep+0x22>
    2b5a:	b0 91 c0 42 	lds	r27, 0x42C0	; 0x8042c0 <eep+0x23>
    2b5e:	9d 01       	movw	r18, r26
    2b60:	2f 5f       	subi	r18, 0xFF	; 255
    2b62:	3f 4f       	sbci	r19, 0xFF	; 255
    2b64:	20 93 bf 42 	sts	0x42BF, r18	; 0x8042bf <eep+0x22>
    2b68:	30 93 c0 42 	sts	0x42C0, r19	; 0x8042c0 <eep+0x23>
    2b6c:	e8 2f       	mov	r30, r24
    2b6e:	f0 e0       	ldi	r31, 0x00	; 0
    2b70:	e3 56       	subi	r30, 0x63	; 99
    2b72:	fd 4b       	sbci	r31, 0xBD	; 189
    2b74:	90 81       	ld	r25, Z
    2b76:	9c 93       	st	X, r25
    2b78:	8f 5f       	subi	r24, 0xFF	; 255
    2b7a:	e9 cf       	rjmp	.-46     	; 0x2b4e <__vector_36+0x32>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    2b7c:	80 e0       	ldi	r24, 0x00	; 0
    2b7e:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    2b82:	ef 98       	cbi	0x1d, 7	; 29
    2b84:	ff 91       	pop	r31
    2b86:	ef 91       	pop	r30
    2b88:	bf 91       	pop	r27
    2b8a:	af 91       	pop	r26
    2b8c:	9f 91       	pop	r25
    2b8e:	8f 91       	pop	r24
    2b90:	7f 91       	pop	r23
    2b92:	6f 91       	pop	r22
    2b94:	5f 91       	pop	r21
    2b96:	4f 91       	pop	r20
    2b98:	3f 91       	pop	r19
    2b9a:	2f 91       	pop	r18
    2b9c:	0f 90       	pop	r0
    2b9e:	0b be       	out	0x3b, r0	; 59
    2ba0:	0f 90       	pop	r0
    2ba2:	0f be       	out	0x3f, r0	; 63
    2ba4:	0f 90       	pop	r0
    2ba6:	1f 90       	pop	r1
    2ba8:	18 95       	reti

00002baa <__vector_1>:
INSTATCE_LTC2942C(LTC2942);
INST_CLOCK;
    2baa:	1f 92       	push	r1
    2bac:	0f 92       	push	r0
    2bae:	0f b6       	in	r0, 0x3f	; 63
    2bb0:	0f 92       	push	r0
    2bb2:	11 24       	eor	r1, r1
    2bb4:	0b b6       	in	r0, 0x3b	; 59
    2bb6:	0f 92       	push	r0
    2bb8:	2f 93       	push	r18
    2bba:	3f 93       	push	r19
    2bbc:	4f 93       	push	r20
    2bbe:	5f 93       	push	r21
    2bc0:	6f 93       	push	r22
    2bc2:	7f 93       	push	r23
    2bc4:	8f 93       	push	r24
    2bc6:	9f 93       	push	r25
    2bc8:	af 93       	push	r26
    2bca:	bf 93       	push	r27
    2bcc:	ef 93       	push	r30
    2bce:	ff 93       	push	r31
    2bd0:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
    2bd4:	80 ff       	sbrs	r24, 0
    2bd6:	13 c0       	rjmp	.+38     	; 0x2bfe <__vector_1+0x54>
		GPR.GPR0 |= 0x80;
	}
  }
	INLN void _nmi(void)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    2bd8:	64 e1       	ldi	r22, 0x14	; 20
    2bda:	88 e6       	ldi	r24, 0x68	; 104
    2bdc:	90 e0       	ldi	r25, 0x00	; 0
    2bde:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc       /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    2be2:	60 e0       	ldi	r22, 0x00	; 0
    2be4:	80 e6       	ldi	r24, 0x60	; 96
    2be6:	90 e0       	ldi	r25, 0x00	; 0
    2be8:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);
		
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    2bec:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    2bf0:	80 fd       	sbrc	r24, 0
    2bf2:	fc cf       	rjmp	.-8      	; 0x2bec <__vector_1+0x42>
		
		/* Clear the CFD interrupt flag */
		CLKCTRL.MCLKINTFLAGS = CLKCTRL_CFD_bm;		
    2bf4:	81 e0       	ldi	r24, 0x01	; 1
    2bf6:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
					
		QzError = true;
    2bfa:	80 93 65 42 	sts	0x4265, r24	; 0x804265 <Clock+0x1>
    2bfe:	ff 91       	pop	r31
    2c00:	ef 91       	pop	r30
    2c02:	bf 91       	pop	r27
    2c04:	af 91       	pop	r26
    2c06:	9f 91       	pop	r25
    2c08:	8f 91       	pop	r24
    2c0a:	7f 91       	pop	r23
    2c0c:	6f 91       	pop	r22
    2c0e:	5f 91       	pop	r21
    2c10:	4f 91       	pop	r20
    2c12:	3f 91       	pop	r19
    2c14:	2f 91       	pop	r18
    2c16:	0f 90       	pop	r0
    2c18:	0b be       	out	0x3b, r0	; 59
    2c1a:	0f 90       	pop	r0
    2c1c:	0f be       	out	0x3f, r0	; 63
    2c1e:	0f 90       	pop	r0
    2c20:	1f 90       	pop	r1
    2c22:	18 95       	reti

00002c24 <__vector_9>:
    2c24:	1f 92       	push	r1
    2c26:	0f 92       	push	r0
    2c28:	0f b6       	in	r0, 0x3f	; 63
    2c2a:	0f 92       	push	r0
    2c2c:	11 24       	eor	r1, r1
    2c2e:	8f 93       	push	r24
		else return false;
	}
   
  INLN void _ovf(void)
  {
	TCA.SINGLE.INTFLAGS = TCA_SINGLE_OVF_bm;
    2c30:	81 e0       	ldi	r24, 0x01	; 1
    2c32:	80 93 0b 0a 	sts	0x0A0B, r24	; 0x800a0b <__TEXT_REGION_LENGTH__+0x7e0a0b>
	GPR.GPR0 |= 0x40;
    2c36:	e6 9a       	sbi	0x1c, 6	; 28
	if (--s2cnt == 0)
    2c38:	80 91 64 42 	lds	r24, 0x4264	; 0x804264 <Clock>
    2c3c:	81 50       	subi	r24, 0x01	; 1
    2c3e:	19 f0       	breq	.+6      	; 0x2c46 <__vector_9+0x22>
    2c40:	80 93 64 42 	sts	0x4264, r24	; 0x804264 <Clock>
    2c44:	04 c0       	rjmp	.+8      	; 0x2c4e <__vector_9+0x2a>
	{
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    2c46:	80 e4       	ldi	r24, 0x40	; 64
    2c48:	80 93 64 42 	sts	0x4264, r24	; 0x804264 <Clock>
		GPR.GPR0 |= 0x80;
    2c4c:	e7 9a       	sbi	0x1c, 7	; 28
    2c4e:	8f 91       	pop	r24
    2c50:	0f 90       	pop	r0
    2c52:	0f be       	out	0x3f, r0	; 63
    2c54:	0f 90       	pop	r0
    2c56:	1f 90       	pop	r1
    2c58:	18 95       	reti

00002c5a <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>:
	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;	
}

bool Write(uint16_t addr, uint8_t *data, uint8_t dataLength)
    2c5a:	df 92       	push	r13
    2c5c:	ef 92       	push	r14
    2c5e:	ff 92       	push	r15
    2c60:	0f 93       	push	r16
    2c62:	1f 93       	push	r17
    2c64:	cf 93       	push	r28
    2c66:	df 93       	push	r29
    2c68:	ec 01       	movw	r28, r24
    2c6a:	16 2f       	mov	r17, r22
    2c6c:	d7 2e       	mov	r13, r23
    2c6e:	7a 01       	movw	r14, r20
    2c70:	02 2f       	mov	r16, r18
{
	bool retStatus = false;
	
	if (!IsBusy())
    2c72:	0e 94 df 13 	call	0x27be	; 0x27be <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.8>
    2c76:	81 11       	cpse	r24, r1
    2c78:	12 c0       	rjmp	.+36     	; 0x2c9e <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh+0x44>
	{
		return GPR.GPR1 & (1 << (twiNo+5));
	}
	INLN void _busy_on(void)
	{
		GPR.GPR1 |= (1 << (twiNo+5));
    2c7a:	ed 9a       	sbi	0x1d, 5	; 29
	bool retStatus = false;
	
	if (!IsBusy())
	{
		_busy_on(); //busy = true;
		address = addr;
    2c7c:	18 83       	st	Y, r17
    2c7e:	d9 82       	std	Y+1, r13	; 0x01
		switchToRead = false;
    2c80:	18 86       	std	Y+8, r1	; 0x08
		writePtr = data;
    2c82:	ea 82       	std	Y+2, r14	; 0x02
    2c84:	fb 82       	std	Y+3, r15	; 0x03
		writeLength = dataLength;
    2c86:	0c 83       	std	Y+4, r16	; 0x04
		readPtr = NULL;
    2c88:	1d 82       	std	Y+5, r1	; 0x05
    2c8a:	1e 82       	std	Y+6, r1	; 0x06
		readLength = 0;
    2c8c:	1f 82       	std	Y+7, r1	; 0x07
		errorState = I2C_ERROR_NONE;
    2c8e:	19 86       	std	Y+9, r1	; 0x09
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    2c90:	11 0f       	add	r17, r17
    2c92:	10 93 07 09 	sts	0x0907, r17	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	state = I2C_EVENT_SEND_RD_ADDR();
}

 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
    2c96:	83 e0       	ldi	r24, 0x03	; 3
    2c98:	8a 87       	std	Y+10, r24	; 0x0a
    2c9a:	81 e0       	ldi	r24, 0x01	; 1
    2c9c:	01 c0       	rjmp	.+2      	; 0x2ca0 <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh+0x46>
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;	
}

bool Write(uint16_t addr, uint8_t *data, uint8_t dataLength)
{
	bool retStatus = false;
    2c9e:	80 e0       	ldi	r24, 0x00	; 0
		WriteStart();
		retStatus = true;
	}
	
	return retStatus;
}
    2ca0:	df 91       	pop	r29
    2ca2:	cf 91       	pop	r28
    2ca4:	1f 91       	pop	r17
    2ca6:	0f 91       	pop	r16
    2ca8:	ff 90       	pop	r15
    2caa:	ef 90       	pop	r14
    2cac:	df 90       	pop	r13
    2cae:	08 95       	ret

00002cb0 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>:
	}
	
	return retStatus;
}

bool WriteRead(uint16_t addr, uint8_t *writeData, uint8_t wl, uint8_t *readData, uint8_t rl)
    2cb0:	af 92       	push	r10
    2cb2:	bf 92       	push	r11
    2cb4:	cf 92       	push	r12
    2cb6:	df 92       	push	r13
    2cb8:	ef 92       	push	r14
    2cba:	ff 92       	push	r15
    2cbc:	0f 93       	push	r16
    2cbe:	1f 93       	push	r17
    2cc0:	cf 93       	push	r28
    2cc2:	df 93       	push	r29
    2cc4:	ec 01       	movw	r28, r24
    2cc6:	f6 2e       	mov	r15, r22
    2cc8:	c7 2e       	mov	r12, r23
    2cca:	5a 01       	movw	r10, r20
    2ccc:	d2 2e       	mov	r13, r18
{
	bool retStatus = false;
	
	if (!IsBusy())
    2cce:	0e 94 df 13 	call	0x27be	; 0x27be <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.8>
    2cd2:	81 11       	cpse	r24, r1
    2cd4:	13 c0       	rjmp	.+38     	; 0x2cfc <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h+0x4c>
	{
		return GPR.GPR1 & (1 << (twiNo+5));
	}
	INLN void _busy_on(void)
	{
		GPR.GPR1 |= (1 << (twiNo+5));
    2cd6:	ed 9a       	sbi	0x1d, 5	; 29
	bool retStatus = false;
	
	if (!IsBusy())
	{
		_busy_on(); //busy = true;
		address = addr;
    2cd8:	f8 82       	st	Y, r15
    2cda:	c9 82       	std	Y+1, r12	; 0x01
		switchToRead = true;
    2cdc:	81 e0       	ldi	r24, 0x01	; 1
    2cde:	88 87       	std	Y+8, r24	; 0x08
		writePtr = writeData;
    2ce0:	aa 82       	std	Y+2, r10	; 0x02
    2ce2:	bb 82       	std	Y+3, r11	; 0x03
		writeLength = wl;
    2ce4:	dc 82       	std	Y+4, r13	; 0x04
		readPtr = readData;
    2ce6:	0d 83       	std	Y+5, r16	; 0x05
    2ce8:	1e 83       	std	Y+6, r17	; 0x06
		readLength = rl;
    2cea:	ef 82       	std	Y+7, r14	; 0x07
		errorState = I2C_ERROR_NONE;
    2cec:	19 86       	std	Y+9, r1	; 0x09
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    2cee:	ff 0c       	add	r15, r15
    2cf0:	f0 92 07 09 	sts	0x0907, r15	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	state = I2C_EVENT_SEND_RD_ADDR();
}

 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
    2cf4:	83 e0       	ldi	r24, 0x03	; 3
    2cf6:	8a 87       	std	Y+10, r24	; 0x0a
    2cf8:	81 e0       	ldi	r24, 0x01	; 1
    2cfa:	01 c0       	rjmp	.+2      	; 0x2cfe <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h+0x4e>
	return retStatus;
}

bool WriteRead(uint16_t addr, uint8_t *writeData, uint8_t wl, uint8_t *readData, uint8_t rl)
{
	bool retStatus = false;
    2cfc:	80 e0       	ldi	r24, 0x00	; 0
		WriteStart();
		retStatus = true;
	}
	
	return retStatus;
}
    2cfe:	df 91       	pop	r29
    2d00:	cf 91       	pop	r28
    2d02:	1f 91       	pop	r17
    2d04:	0f 91       	pop	r16
    2d06:	ff 90       	pop	r15
    2d08:	ef 90       	pop	r14
    2d0a:	df 90       	pop	r13
    2d0c:	cf 90       	pop	r12
    2d0e:	bf 90       	pop	r11
    2d10:	af 90       	pop	r10
    2d12:	08 95       	ret

00002d14 <_ZN8ltc2942c10TWIHandlerEv>:
		T_L= 0x0D,					// N Temperature LSB  R XXh
		THRESHOLD_T_HI=0x0E,		// O Temperature Threshold High R/W FFh
		THRESHOLD_T_LO=0x0F,		// P Temperature Threshold Low  R/W 00h
	};
	
	static void TWIHandler(void)
    2d14:	8f 92       	push	r8
    2d16:	9f 92       	push	r9
    2d18:	af 92       	push	r10
    2d1a:	bf 92       	push	r11
    2d1c:	cf 92       	push	r12
    2d1e:	df 92       	push	r13
    2d20:	ef 92       	push	r14
    2d22:	ff 92       	push	r15
    2d24:	0f 93       	push	r16
    2d26:	1f 93       	push	r17
    2d28:	cf 93       	push	r28
    2d2a:	df 93       	push	r29
	{
		if (!twi.IsBusy())
    2d2c:	0e 94 df 13 	call	0x27be	; 0x27be <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.8>
    2d30:	81 11       	cpse	r24, r1
    2d32:	64 c1       	rjmp	.+712    	; 0x2ffc <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
		{
			if (StateGetC)
    2d34:	80 91 85 42 	lds	r24, 0x4285	; 0x804285 <_ZN8ltc2942c9StateGetCE>
    2d38:	88 23       	and	r24, r24
    2d3a:	09 f4       	brne	.+2      	; 0x2d3e <_ZN8ltc2942c10TWIHandlerEv+0x2a>
    2d3c:	18 c1       	rjmp	.+560    	; 0x2f6e <_ZN8ltc2942c10TWIHandlerEv+0x25a>
			{
				switch (StateGetC)
    2d3e:	c0 91 85 42 	lds	r28, 0x4285	; 0x804285 <_ZN8ltc2942c9StateGetCE>
    2d42:	c5 30       	cpi	r28, 0x05	; 5
    2d44:	09 f4       	brne	.+2      	; 0x2d48 <_ZN8ltc2942c10TWIHandlerEv+0x34>
    2d46:	a8 c0       	rjmp	.+336    	; 0x2e98 <_ZN8ltc2942c10TWIHandlerEv+0x184>
    2d48:	80 f5       	brcc	.+96     	; 0x2daa <_ZN8ltc2942c10TWIHandlerEv+0x96>
    2d4a:	c1 30       	cpi	r28, 0x01	; 1
    2d4c:	09 f4       	brne	.+2      	; 0x2d50 <_ZN8ltc2942c10TWIHandlerEv+0x3c>
    2d4e:	8e c0       	rjmp	.+284    	; 0x2e6c <_ZN8ltc2942c10TWIHandlerEv+0x158>
    2d50:	c3 30       	cpi	r28, 0x03	; 3
    2d52:	09 f0       	breq	.+2      	; 0x2d56 <_ZN8ltc2942c10TWIHandlerEv+0x42>
    2d54:	0c c1       	rjmp	.+536    	; 0x2f6e <_ZN8ltc2942c10TWIHandlerEv+0x25a>
						StateGetC = 2;
					}
					break;
					
					case 3:
					pdata.V = ScaleV((uint16_t) read[0]<<8 | read[1]);
    2d56:	60 91 8b 42 	lds	r22, 0x428B	; 0x80428b <_ZN8ltc2942c4readE>
    2d5a:	70 91 8c 42 	lds	r23, 0x428C	; 0x80428c <_ZN8ltc2942c4readE+0x1>
    2d5e:	76 27       	eor	r23, r22
    2d60:	67 27       	eor	r22, r23
    2d62:	76 27       	eor	r23, r22
    2d64:	80 e0       	ldi	r24, 0x00	; 0
    2d66:	90 e0       	ldi	r25, 0x00	; 0
    2d68:	0e 94 ab 28 	call	0x5156	; 0x5156 <__floatunsisf>
    2d6c:	20 ec       	ldi	r18, 0xC0	; 192
    2d6e:	30 e0       	ldi	r19, 0x00	; 0
    2d70:	40 ec       	ldi	r20, 0xC0	; 192
    2d72:	58 e3       	ldi	r21, 0x38	; 56
    2d74:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2d78:	60 93 79 42 	sts	0x4279, r22	; 0x804279 <_ZN8ltc2942c5pdataE+0x10>
    2d7c:	70 93 7a 42 	sts	0x427A, r23	; 0x80427a <_ZN8ltc2942c5pdataE+0x11>
    2d80:	80 93 7b 42 	sts	0x427B, r24	; 0x80427b <_ZN8ltc2942c5pdataE+0x12>
    2d84:	90 93 7c 42 	sts	0x427C, r25	; 0x80427c <_ZN8ltc2942c5pdataE+0x13>
					send[0] = CONTROL; send[1] = CONTT;
    2d88:	81 e0       	ldi	r24, 0x01	; 1
    2d8a:	80 93 9a 42 	sts	0x429A, r24	; 0x80429a <_ZN8ltc2942c4sendE>
    2d8e:	80 e4       	ldi	r24, 0x40	; 64
    2d90:	80 93 9b 42 	sts	0x429B, r24	; 0x80429b <_ZN8ltc2942c4sendE+0x1>
					twi.Write(LTCADR, send, 2);
    2d94:	22 e0       	ldi	r18, 0x02	; 2
    2d96:	4a e9       	ldi	r20, 0x9A	; 154
    2d98:	52 e4       	ldi	r21, 0x42	; 66
    2d9a:	64 e6       	ldi	r22, 0x64	; 100
    2d9c:	70 e0       	ldi	r23, 0x00	; 0
    2d9e:	8d e8       	ldi	r24, 0x8D	; 141
    2da0:	92 e4       	ldi	r25, 0x42	; 66
    2da2:	0e 94 2d 16 	call	0x2c5a	; 0x2c5a <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
					StateGetC = 4;
    2da6:	84 e0       	ldi	r24, 0x04	; 4
    2da8:	d0 c0       	rjmp	.+416    	; 0x2f4a <_ZN8ltc2942c10TWIHandlerEv+0x236>
	{
		if (!twi.IsBusy())
		{
			if (StateGetC)
			{
				switch (StateGetC)
    2daa:	c7 30       	cpi	r28, 0x07	; 7
    2dac:	09 f4       	brne	.+2      	; 0x2db0 <_ZN8ltc2942c10TWIHandlerEv+0x9c>
    2dae:	d0 c0       	rjmp	.+416    	; 0x2f50 <_ZN8ltc2942c10TWIHandlerEv+0x23c>
    2db0:	08 f4       	brcc	.+2      	; 0x2db4 <_ZN8ltc2942c10TWIHandlerEv+0xa0>
    2db2:	a2 c0       	rjmp	.+324    	; 0x2ef8 <_ZN8ltc2942c10TWIHandlerEv+0x1e4>
    2db4:	c8 30       	cpi	r28, 0x08	; 8
    2db6:	09 f0       	breq	.+2      	; 0x2dba <_ZN8ltc2942c10TWIHandlerEv+0xa6>
    2db8:	da c0       	rjmp	.+436    	; 0x2f6e <_ZN8ltc2942c10TWIHandlerEv+0x25a>
    2dba:	c0 91 8b 42 	lds	r28, 0x428B	; 0x80428b <_ZN8ltc2942c4readE>
    2dbe:	d0 91 8c 42 	lds	r29, 0x428C	; 0x80428c <_ZN8ltc2942c4readE+0x1>
    2dc2:	dc 27       	eor	r29, r28
    2dc4:	cd 27       	eor	r28, r29
    2dc6:	dc 27       	eor	r29, r28
		StateGetC = 0;
		twi.Deinitialize();
	}
INLN static float ScaleI(int32_t dC)
{
	return dC * 0.085/128/ (2.097152/3600);
    2dc8:	80 91 87 42 	lds	r24, 0x4287	; 0x804287 <_ZN8ltc2942c5CargeE>
    2dcc:	90 91 88 42 	lds	r25, 0x4288	; 0x804288 <_ZN8ltc2942c5CargeE+0x1>
    2dd0:	be 01       	movw	r22, r28
    2dd2:	68 1b       	sub	r22, r24
    2dd4:	79 0b       	sbc	r23, r25
    2dd6:	80 e0       	ldi	r24, 0x00	; 0
    2dd8:	90 e0       	ldi	r25, 0x00	; 0
    2dda:	0e 94 ad 28 	call	0x515a	; 0x515a <__floatsisf>
    2dde:	2b e7       	ldi	r18, 0x7B	; 123
    2de0:	34 e1       	ldi	r19, 0x14	; 20
    2de2:	4e ea       	ldi	r20, 0xAE	; 174
    2de4:	5d e3       	ldi	r21, 0x3D	; 61
    2de6:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2dea:	20 e0       	ldi	r18, 0x00	; 0
    2dec:	30 e0       	ldi	r19, 0x00	; 0
    2dee:	40 e0       	ldi	r20, 0x00	; 0
    2df0:	5c e3       	ldi	r21, 0x3C	; 60
    2df2:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2df6:	2f eb       	ldi	r18, 0xBF	; 191
    2df8:	35 eb       	ldi	r19, 0xB5	; 181
    2dfa:	48 e1       	ldi	r20, 0x18	; 24
    2dfc:	5a e3       	ldi	r21, 0x3A	; 58
    2dfe:	0e 94 0a 28 	call	0x5014	; 0x5014 <__divsf3>
    2e02:	6b 01       	movw	r12, r22
    2e04:	7c 01       	movw	r14, r24
					StopGet();
					break;
					
					case 8:
					uint16_t tmpC =  (uint16_t) read[0]<<8 | read[1];
					pdata.I = ScaleI(tmpC-Carge.qzLH[0]);
    2e06:	60 93 7d 42 	sts	0x427D, r22	; 0x80427d <_ZN8ltc2942c5pdataE+0x14>
    2e0a:	70 93 7e 42 	sts	0x427E, r23	; 0x80427e <_ZN8ltc2942c5pdataE+0x15>
    2e0e:	80 93 7f 42 	sts	0x427F, r24	; 0x80427f <_ZN8ltc2942c5pdataE+0x16>
    2e12:	90 93 80 42 	sts	0x4280, r25	; 0x804280 <_ZN8ltc2942c5pdataE+0x17>
					expfltI = expfltI * (1 - 0.1) + pdata.I * 0.1;
    2e16:	26 e6       	ldi	r18, 0x66	; 102
    2e18:	36 e6       	ldi	r19, 0x66	; 102
    2e1a:	46 e6       	ldi	r20, 0x66	; 102
    2e1c:	5f e3       	ldi	r21, 0x3F	; 63
    2e1e:	60 91 27 40 	lds	r22, 0x4027	; 0x804027 <_ZN8ltc2942c7expfltIE>
    2e22:	70 91 28 40 	lds	r23, 0x4028	; 0x804028 <_ZN8ltc2942c7expfltIE+0x1>
    2e26:	80 91 29 40 	lds	r24, 0x4029	; 0x804029 <_ZN8ltc2942c7expfltIE+0x2>
    2e2a:	90 91 2a 40 	lds	r25, 0x402A	; 0x80402a <_ZN8ltc2942c7expfltIE+0x3>
    2e2e:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2e32:	4b 01       	movw	r8, r22
    2e34:	5c 01       	movw	r10, r24
    2e36:	2d ec       	ldi	r18, 0xCD	; 205
    2e38:	3c ec       	ldi	r19, 0xCC	; 204
    2e3a:	4c ec       	ldi	r20, 0xCC	; 204
    2e3c:	5d e3       	ldi	r21, 0x3D	; 61
    2e3e:	c7 01       	movw	r24, r14
    2e40:	b6 01       	movw	r22, r12
    2e42:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2e46:	9b 01       	movw	r18, r22
    2e48:	ac 01       	movw	r20, r24
    2e4a:	c5 01       	movw	r24, r10
    2e4c:	b4 01       	movw	r22, r8
    2e4e:	0e 94 99 27 	call	0x4f32	; 0x4f32 <__addsf3>
    2e52:	60 93 27 40 	sts	0x4027, r22	; 0x804027 <_ZN8ltc2942c7expfltIE>
    2e56:	70 93 28 40 	sts	0x4028, r23	; 0x804028 <_ZN8ltc2942c7expfltIE+0x1>
    2e5a:	80 93 29 40 	sts	0x4029, r24	; 0x804029 <_ZN8ltc2942c7expfltIE+0x2>
    2e5e:	90 93 2a 40 	sts	0x402A, r25	; 0x80402a <_ZN8ltc2942c7expfltIE+0x3>
					Carge.qzLH[0] = tmpC;
    2e62:	c0 93 87 42 	sts	0x4287, r28	; 0x804287 <_ZN8ltc2942c5CargeE>
    2e66:	d0 93 88 42 	sts	0x4288, r29	; 0x804288 <_ZN8ltc2942c5CargeE+0x1>
    2e6a:	7f c0       	rjmp	.+254    	; 0x2f6a <_ZN8ltc2942c10TWIHandlerEv+0x256>
			if (StateGetC)
			{
				switch (StateGetC)
				{
					case 1:
					if (!StateSetC)
    2e6c:	80 91 86 42 	lds	r24, 0x4286	; 0x804286 <_ZN8ltc2942c9StateSetCE>
    2e70:	81 11       	cpse	r24, r1
    2e72:	7d c0       	rjmp	.+250    	; 0x2f6e <_ZN8ltc2942c10TWIHandlerEv+0x25a>
					{
						twi.Initialize();
    2e74:	0e 94 54 13 	call	0x26a8	; 0x26a8 <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>
						send[0] = CONTROL; send[1] = CONTV;
    2e78:	c0 93 9a 42 	sts	0x429A, r28	; 0x80429a <_ZN8ltc2942c4sendE>
    2e7c:	80 e8       	ldi	r24, 0x80	; 128
    2e7e:	80 93 9b 42 	sts	0x429B, r24	; 0x80429b <_ZN8ltc2942c4sendE+0x1>
						twi.Write(LTCADR, send, 2);
    2e82:	22 e0       	ldi	r18, 0x02	; 2
    2e84:	4a e9       	ldi	r20, 0x9A	; 154
    2e86:	52 e4       	ldi	r21, 0x42	; 66
    2e88:	64 e6       	ldi	r22, 0x64	; 100
    2e8a:	70 e0       	ldi	r23, 0x00	; 0
    2e8c:	8d e8       	ldi	r24, 0x8D	; 141
    2e8e:	92 e4       	ldi	r25, 0x42	; 66
    2e90:	0e 94 2d 16 	call	0x2c5a	; 0x2c5a <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateGetC = 2;
    2e94:	82 e0       	ldi	r24, 0x02	; 2
    2e96:	59 c0       	rjmp	.+178    	; 0x2f4a <_ZN8ltc2942c10TWIHandlerEv+0x236>
					twi.Write(LTCADR, send, 2);
					StateGetC = 4;
					break;
					
					case 5:
					pdata.T = ScaleT((uint16_t) read[0]<<8 | read[1]);
    2e98:	60 91 8b 42 	lds	r22, 0x428B	; 0x80428b <_ZN8ltc2942c4readE>
    2e9c:	70 91 8c 42 	lds	r23, 0x428C	; 0x80428c <_ZN8ltc2942c4readE+0x1>
    2ea0:	76 27       	eor	r23, r22
    2ea2:	67 27       	eor	r22, r23
    2ea4:	76 27       	eor	r23, r22
    2ea6:	80 e0       	ldi	r24, 0x00	; 0
    2ea8:	90 e0       	ldi	r25, 0x00	; 0
    2eaa:	0e 94 ab 28 	call	0x5156	; 0x5156 <__floatunsisf>
    2eae:	26 e9       	ldi	r18, 0x96	; 150
    2eb0:	30 e0       	ldi	r19, 0x00	; 0
    2eb2:	46 e1       	ldi	r20, 0x16	; 22
    2eb4:	5c e3       	ldi	r21, 0x3C	; 60
    2eb6:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    2eba:	20 e0       	ldi	r18, 0x00	; 0
    2ebc:	30 e8       	ldi	r19, 0x80	; 128
    2ebe:	48 e8       	ldi	r20, 0x88	; 136
    2ec0:	53 e4       	ldi	r21, 0x43	; 67
    2ec2:	0e 94 98 27 	call	0x4f30	; 0x4f30 <__subsf3>
    2ec6:	60 93 75 42 	sts	0x4275, r22	; 0x804275 <_ZN8ltc2942c5pdataE+0xc>
    2eca:	70 93 76 42 	sts	0x4276, r23	; 0x804276 <_ZN8ltc2942c5pdataE+0xd>
    2ece:	80 93 77 42 	sts	0x4277, r24	; 0x804277 <_ZN8ltc2942c5pdataE+0xe>
    2ed2:	90 93 78 42 	sts	0x4278, r25	; 0x804278 <_ZN8ltc2942c5pdataE+0xf>
					send[0] = STASTUS;
    2ed6:	10 92 9a 42 	sts	0x429A, r1	; 0x80429a <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 1);
    2eda:	ee 24       	eor	r14, r14
    2edc:	e3 94       	inc	r14
    2ede:	0b e8       	ldi	r16, 0x8B	; 139
    2ee0:	12 e4       	ldi	r17, 0x42	; 66
    2ee2:	21 e0       	ldi	r18, 0x01	; 1
    2ee4:	4a e9       	ldi	r20, 0x9A	; 154
    2ee6:	52 e4       	ldi	r21, 0x42	; 66
    2ee8:	64 e6       	ldi	r22, 0x64	; 100
    2eea:	70 e0       	ldi	r23, 0x00	; 0
    2eec:	8d e8       	ldi	r24, 0x8D	; 141
    2eee:	92 e4       	ldi	r25, 0x42	; 66
    2ef0:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 6;
    2ef4:	86 e0       	ldi	r24, 0x06	; 6
    2ef6:	29 c0       	rjmp	.+82     	; 0x2f4a <_ZN8ltc2942c10TWIHandlerEv+0x236>
					break;
					
					case 6:
					pdata.status = read[0];
    2ef8:	80 91 8b 42 	lds	r24, 0x428B	; 0x80428b <_ZN8ltc2942c4readE>
    2efc:	80 93 69 42 	sts	0x4269, r24	; 0x804269 <_ZN8ltc2942c5pdataE>
					if (pdata.status & ACOVF)
    2f00:	85 ff       	sbrs	r24, 5
    2f02:	12 c0       	rjmp	.+36     	; 0x2f28 <_ZN8ltc2942c10TWIHandlerEv+0x214>
					{
						send[0] = ACC_CHARGE_H; send[1] = 0; send[2] = 0;
    2f04:	82 e0       	ldi	r24, 0x02	; 2
    2f06:	80 93 9a 42 	sts	0x429A, r24	; 0x80429a <_ZN8ltc2942c4sendE>
    2f0a:	10 92 9b 42 	sts	0x429B, r1	; 0x80429b <_ZN8ltc2942c4sendE+0x1>
    2f0e:	10 92 9c 42 	sts	0x429C, r1	; 0x80429c <_ZN8ltc2942c4sendE+0x2>
						twi.Write(LTCADR, send, 3);
    2f12:	23 e0       	ldi	r18, 0x03	; 3
    2f14:	4a e9       	ldi	r20, 0x9A	; 154
    2f16:	52 e4       	ldi	r21, 0x42	; 66
    2f18:	64 e6       	ldi	r22, 0x64	; 100
    2f1a:	70 e0       	ldi	r23, 0x00	; 0
    2f1c:	8d e8       	ldi	r24, 0x8D	; 141
    2f1e:	92 e4       	ldi	r25, 0x42	; 66
    2f20:	0e 94 2d 16 	call	0x2c5a	; 0x2c5a <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateGetC = 7;
    2f24:	87 e0       	ldi	r24, 0x07	; 7
    2f26:	11 c0       	rjmp	.+34     	; 0x2f4a <_ZN8ltc2942c10TWIHandlerEv+0x236>
					}
					else
					{
						send[0] = ACC_CHARGE_H;
    2f28:	82 e0       	ldi	r24, 0x02	; 2
    2f2a:	80 93 9a 42 	sts	0x429A, r24	; 0x80429a <_ZN8ltc2942c4sendE>
						twi.WriteRead(LTCADR, send, 1, read, 2);
    2f2e:	82 e0       	ldi	r24, 0x02	; 2
    2f30:	e8 2e       	mov	r14, r24
    2f32:	0b e8       	ldi	r16, 0x8B	; 139
    2f34:	12 e4       	ldi	r17, 0x42	; 66
    2f36:	21 e0       	ldi	r18, 0x01	; 1
    2f38:	4a e9       	ldi	r20, 0x9A	; 154
    2f3a:	52 e4       	ldi	r21, 0x42	; 66
    2f3c:	64 e6       	ldi	r22, 0x64	; 100
    2f3e:	70 e0       	ldi	r23, 0x00	; 0
    2f40:	8d e8       	ldi	r24, 0x8D	; 141
    2f42:	92 e4       	ldi	r25, 0x42	; 66
    2f44:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
						StateGetC = 8;
    2f48:	88 e0       	ldi	r24, 0x08	; 8
    2f4a:	80 93 85 42 	sts	0x4285, r24	; 0x804285 <_ZN8ltc2942c9StateGetCE>
    2f4e:	0f c0       	rjmp	.+30     	; 0x2f6e <_ZN8ltc2942c10TWIHandlerEv+0x25a>
					}
					break;
					
					case 7:
					Carge.qzLH[1]++;
    2f50:	80 91 89 42 	lds	r24, 0x4289	; 0x804289 <_ZN8ltc2942c5CargeE+0x2>
    2f54:	90 91 8a 42 	lds	r25, 0x428A	; 0x80428a <_ZN8ltc2942c5CargeE+0x3>
    2f58:	01 96       	adiw	r24, 0x01	; 1
    2f5a:	80 93 89 42 	sts	0x4289, r24	; 0x804289 <_ZN8ltc2942c5CargeE+0x2>
    2f5e:	90 93 8a 42 	sts	0x428A, r25	; 0x80428a <_ZN8ltc2942c5CargeE+0x3>
					Carge.qzLH[0] = 0;
    2f62:	10 92 87 42 	sts	0x4287, r1	; 0x804287 <_ZN8ltc2942c5CargeE>
    2f66:	10 92 88 42 	sts	0x4288, r1	; 0x804288 <_ZN8ltc2942c5CargeE+0x1>
					case 8:
					uint16_t tmpC =  (uint16_t) read[0]<<8 | read[1];
					pdata.I = ScaleI(tmpC-Carge.qzLH[0]);
					expfltI = expfltI * (1 - 0.1) + pdata.I * 0.1;
					Carge.qzLH[0] = tmpC;
					StopGet();
    2f6a:	0e 94 fe 14 	call	0x29fc	; 0x29fc <_ZN8ltc2942c7StopGetEv>
					break;					
				};				
			}
			if (StateSetC)
    2f6e:	80 91 86 42 	lds	r24, 0x4286	; 0x804286 <_ZN8ltc2942c9StateSetCE>
    2f72:	88 23       	and	r24, r24
    2f74:	09 f4       	brne	.+2      	; 0x2f78 <_ZN8ltc2942c10TWIHandlerEv+0x264>
    2f76:	42 c0       	rjmp	.+132    	; 0x2ffc <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
			{
				switch(StateSetC)
    2f78:	80 91 86 42 	lds	r24, 0x4286	; 0x804286 <_ZN8ltc2942c9StateSetCE>
    2f7c:	81 30       	cpi	r24, 0x01	; 1
    2f7e:	11 f1       	breq	.+68     	; 0x2fc4 <_ZN8ltc2942c10TWIHandlerEv+0x2b0>
    2f80:	82 30       	cpi	r24, 0x02	; 2
    2f82:	e1 f5       	brne	.+120    	; 0x2ffc <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
						StateSetC = 2;
					}					
					break;
					
					case 2:
					  Carge.qz = SetCarge.qz;
    2f84:	80 91 81 42 	lds	r24, 0x4281	; 0x804281 <_ZN8ltc2942c8SetCargeE>
    2f88:	90 91 82 42 	lds	r25, 0x4282	; 0x804282 <_ZN8ltc2942c8SetCargeE+0x1>
    2f8c:	a0 91 83 42 	lds	r26, 0x4283	; 0x804283 <_ZN8ltc2942c8SetCargeE+0x2>
    2f90:	b0 91 84 42 	lds	r27, 0x4284	; 0x804284 <_ZN8ltc2942c8SetCargeE+0x3>
    2f94:	80 93 87 42 	sts	0x4287, r24	; 0x804287 <_ZN8ltc2942c5CargeE>
    2f98:	90 93 88 42 	sts	0x4288, r25	; 0x804288 <_ZN8ltc2942c5CargeE+0x1>
    2f9c:	a0 93 89 42 	sts	0x4289, r26	; 0x804289 <_ZN8ltc2942c5CargeE+0x2>
    2fa0:	b0 93 8a 42 	sts	0x428A, r27	; 0x80428a <_ZN8ltc2942c5CargeE+0x3>
					  StateSetC = 0;
    2fa4:	10 92 86 42 	sts	0x4286, r1	; 0x804286 <_ZN8ltc2942c9StateSetCE>
					  twi.Deinitialize();
					break;
				}
			}
		}
	}
    2fa8:	df 91       	pop	r29
    2faa:	cf 91       	pop	r28
    2fac:	1f 91       	pop	r17
    2fae:	0f 91       	pop	r16
    2fb0:	ff 90       	pop	r15
    2fb2:	ef 90       	pop	r14
    2fb4:	df 90       	pop	r13
    2fb6:	cf 90       	pop	r12
    2fb8:	bf 90       	pop	r11
    2fba:	af 90       	pop	r10
    2fbc:	9f 90       	pop	r9
    2fbe:	8f 90       	pop	r8
					break;
					
					case 2:
					  Carge.qz = SetCarge.qz;
					  StateSetC = 0;
					  twi.Deinitialize();
    2fc0:	0c 94 66 13 	jmp	0x26cc	; 0x26cc <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>
			if (StateSetC)
			{
				switch(StateSetC)
				{
					case 1:
					if (!StateGetC)
    2fc4:	80 91 85 42 	lds	r24, 0x4285	; 0x804285 <_ZN8ltc2942c9StateGetCE>
    2fc8:	81 11       	cpse	r24, r1
    2fca:	18 c0       	rjmp	.+48     	; 0x2ffc <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
					{
						send[0] = ACC_CHARGE_H; send[1] = (uint8_t)(SetCarge.qzLH[0]>>8); send[2] = (uint8_t) SetCarge.qzLH[0];
    2fcc:	c2 e0       	ldi	r28, 0x02	; 2
    2fce:	c0 93 9a 42 	sts	0x429A, r28	; 0x80429a <_ZN8ltc2942c4sendE>
    2fd2:	80 91 81 42 	lds	r24, 0x4281	; 0x804281 <_ZN8ltc2942c8SetCargeE>
    2fd6:	90 91 82 42 	lds	r25, 0x4282	; 0x804282 <_ZN8ltc2942c8SetCargeE+0x1>
    2fda:	90 93 9b 42 	sts	0x429B, r25	; 0x80429b <_ZN8ltc2942c4sendE+0x1>
    2fde:	80 93 9c 42 	sts	0x429C, r24	; 0x80429c <_ZN8ltc2942c4sendE+0x2>
						twi.Initialize();
    2fe2:	0e 94 54 13 	call	0x26a8	; 0x26a8 <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>
						twi.Write(LTCADR,send,3);						
    2fe6:	23 e0       	ldi	r18, 0x03	; 3
    2fe8:	4a e9       	ldi	r20, 0x9A	; 154
    2fea:	52 e4       	ldi	r21, 0x42	; 66
    2fec:	64 e6       	ldi	r22, 0x64	; 100
    2fee:	70 e0       	ldi	r23, 0x00	; 0
    2ff0:	8d e8       	ldi	r24, 0x8D	; 141
    2ff2:	92 e4       	ldi	r25, 0x42	; 66
    2ff4:	0e 94 2d 16 	call	0x2c5a	; 0x2c5a <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateSetC = 2;
    2ff8:	c0 93 86 42 	sts	0x4286, r28	; 0x804286 <_ZN8ltc2942c9StateSetCE>
					  twi.Deinitialize();
					break;
				}
			}
		}
	}
    2ffc:	df 91       	pop	r29
    2ffe:	cf 91       	pop	r28
    3000:	1f 91       	pop	r17
    3002:	0f 91       	pop	r16
    3004:	ff 90       	pop	r15
    3006:	ef 90       	pop	r14
    3008:	df 90       	pop	r13
    300a:	cf 90       	pop	r12
    300c:	bf 90       	pop	r11
    300e:	af 90       	pop	r10
    3010:	9f 90       	pop	r9
    3012:	8f 90       	pop	r8
    3014:	08 95       	ret

00003016 <_ZL13UpdateFromEEPv>:
	}
		
		
	INLN void updateDACREF(uint16_t* Vmv)
	{
		nnkAC1.DACREF = *Vmv/4;
    3016:	e0 e0       	ldi	r30, 0x00	; 0
    3018:	f2 e8       	ldi	r31, 0x82	; 130
    301a:	80 81       	ld	r24, Z
    301c:	91 81       	ldd	r25, Z+1	; 0x01
    301e:	96 95       	lsr	r25
    3020:	87 95       	ror	r24
    3022:	96 95       	lsr	r25
    3024:	87 95       	ror	r24
    3026:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x7e0685>
		Vmv++;
		nnkAC2.DACREF = *Vmv/4;
    302a:	82 81       	ldd	r24, Z+2	; 0x02
    302c:	93 81       	ldd	r25, Z+3	; 0x03
    302e:	96 95       	lsr	r25
    3030:	87 95       	ror	r24
    3032:	96 95       	lsr	r25
    3034:	87 95       	ror	r24
    3036:	80 93 95 06 	sts	0x0695, r24	; 0x800695 <__TEXT_REGION_LENGTH__+0x7e0695>
			TWIHandler();
		}
	}
    static void Set(float* ch)
    {
		SetCarge.qz = ReScaleCharge(*ch);		
    303a:	20 e0       	ldi	r18, 0x00	; 0
    303c:	30 e0       	ldi	r19, 0x00	; 0
    303e:	4a e7       	ldi	r20, 0x7A	; 122
    3040:	54 e4       	ldi	r21, 0x44	; 68
    3042:	60 91 26 14 	lds	r22, 0x1426	; 0x801426 <__TEXT_REGION_LENGTH__+0x7e1426>
    3046:	70 91 27 14 	lds	r23, 0x1427	; 0x801427 <__TEXT_REGION_LENGTH__+0x7e1427>
    304a:	80 91 28 14 	lds	r24, 0x1428	; 0x801428 <__TEXT_REGION_LENGTH__+0x7e1428>
    304e:	90 91 29 14 	lds	r25, 0x1429	; 0x801429 <__TEXT_REGION_LENGTH__+0x7e1429>
    3052:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    3056:	2b e7       	ldi	r18, 0x7B	; 123
    3058:	34 e1       	ldi	r19, 0x14	; 20
    305a:	4e ea       	ldi	r20, 0xAE	; 174
    305c:	5d e3       	ldi	r21, 0x3D	; 61
    305e:	0e 94 0a 28 	call	0x5014	; 0x5014 <__divsf3>
    3062:	20 e0       	ldi	r18, 0x00	; 0
    3064:	30 e0       	ldi	r19, 0x00	; 0
    3066:	40 e0       	ldi	r20, 0x00	; 0
    3068:	53 e4       	ldi	r21, 0x43	; 67
    306a:	0e 94 62 29 	call	0x52c4	; 0x52c4 <__mulsf3>
    306e:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <__fixunssfsi>
    3072:	60 93 81 42 	sts	0x4281, r22	; 0x804281 <_ZN8ltc2942c8SetCargeE>
    3076:	70 93 82 42 	sts	0x4282, r23	; 0x804282 <_ZN8ltc2942c8SetCargeE+0x1>
    307a:	80 93 83 42 	sts	0x4283, r24	; 0x804283 <_ZN8ltc2942c8SetCargeE+0x2>
    307e:	90 93 84 42 	sts	0x4284, r25	; 0x804284 <_ZN8ltc2942c8SetCargeE+0x3>
		StateSetC = 1;
    3082:	81 e0       	ldi	r24, 0x01	; 1
    3084:	80 93 86 42 	sts	0x4286, r24	; 0x804286 <_ZN8ltc2942c9StateSetCE>
		TWIHandler();		
    3088:	0c 94 8a 16 	jmp	0x2d14	; 0x2d14 <_ZN8ltc2942c10TWIHandlerEv>

0000308c <main>:
		
	}
}

int main(void)
{
    308c:	cf 93       	push	r28
    308e:	df 93       	push	r29
    3090:	cd b7       	in	r28, 0x3d	; 61
    3092:	de b7       	in	r29, 0x3e	; 62
    3094:	2c 97       	sbiw	r28, 0x0c	; 12
    3096:	cd bf       	out	0x3d, r28	; 61
    3098:	de bf       	out	0x3e, r29	; 62
		ctrl1_reg.ay_en = 1;
		ctrl1_reg.az_en = 1;
		ctrl1_reg.pwr_mod = 1;
		ctrl1_reg.data_rate = 1;

		ctrl4_reg.FS = 0;
    309a:	00 e0       	ldi	r16, 0x00	; 0
		ctrl4_reg.BDU = 1;
    309c:	00 68       	ori	r16, 0x80	; 128
		ctrl4_reg.BLE = 1;
    309e:	00 64       	ori	r16, 0x40	; 64
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    30a0:	10 e1       	ldi	r17, 0x10	; 16
    30a2:	10 93 26 04 	sts	0x0426, r17	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
		return acc16;
	}
	void write(uint8_t adr, uint8_t data)  //функция записи данных
	{
		cs_lo();
		write8(adr);
    30a6:	81 e2       	ldi	r24, 0x21	; 33
    30a8:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		write8(data);
    30ac:	80 e0       	ldi	r24, 0x00	; 0
    30ae:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    30b2:	10 93 25 04 	sts	0x0425, r17	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    30b6:	10 93 26 04 	sts	0x0426, r17	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
		return acc16;
	}
	void write(uint8_t adr, uint8_t data)  //функция записи данных
	{
		cs_lo();
		write8(adr);
    30ba:	83 e2       	ldi	r24, 0x23	; 35
    30bc:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		write8(data);
    30c0:	80 2f       	mov	r24, r16
    30c2:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    30c6:	10 93 25 04 	sts	0x0425, r17	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    30ca:	10 93 26 04 	sts	0x0426, r17	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
		return acc16;
	}
	void write(uint8_t adr, uint8_t data)  //функция записи данных
	{
		cs_lo();
		write8(adr);
    30ce:	80 e2       	ldi	r24, 0x20	; 32
    30d0:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		write8(data);
    30d4:	8f e2       	ldi	r24, 0x2F	; 47
    30d6:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    30da:	10 93 25 04 	sts	0x0425, r17	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
// новый подход
//	StandBy(true); ИТАК ПОУМОЛЧАНИЮ

	ais328.norm_mode_2g_50hz();
	
	if (eep_kadr_charge.kadr.AppState != APP_IDLE) // жопа	
    30de:	80 91 20 14 	lds	r24, 0x1420	; 0x801420 <__TEXT_REGION_LENGTH__+0x7e1420>
    30e2:	84 30       	cpi	r24, 0x04	; 4
    30e4:	09 f4       	brne	.+2      	; 0x30e8 <main+0x5c>
    30e6:	6b c1       	rjmp	.+726    	; 0x33be <main+0x332>
	{		
		int32_t lastKadr = eep_kadr_charge.kadr.kadr;
    30e8:	80 90 21 14 	lds	r8, 0x1421	; 0x801421 <__TEXT_REGION_LENGTH__+0x7e1421>
    30ec:	90 90 22 14 	lds	r9, 0x1422	; 0x801422 <__TEXT_REGION_LENGTH__+0x7e1422>
    30f0:	a0 90 23 14 	lds	r10, 0x1423	; 0x801423 <__TEXT_REGION_LENGTH__+0x7e1423>
    30f4:	b0 90 24 14 	lds	r11, 0x1424	; 0x801424 <__TEXT_REGION_LENGTH__+0x7e1424>
		
		if (eep_kadr_charge.kadr.AppState == APP_DELAY)
    30f8:	82 30       	cpi	r24, 0x02	; 2
    30fa:	29 f4       	brne	.+10     	; 0x3106 <main+0x7a>
		{
			workData.AppState = APP_DELAY;
    30fc:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    3100:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    3104:	e5 c0       	rjmp	.+458    	; 0x32d0 <main+0x244>
			StandBy(false);
		}
		else if(eep_kadr_charge.kadr.AppState == APP_WORK)
    3106:	83 30       	cpi	r24, 0x03	; 3
    3108:	09 f0       	breq	.+2      	; 0x310c <main+0x80>
    310a:	e5 c0       	rjmp	.+458    	; 0x32d6 <main+0x24a>
		{
			workData.AppState = APP_WORK;
    310c:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
		deinit();
		
	}
	bool INLN Restore(uint16_t len, uint32_t* lastKadr)
	{
		uint32_t address = *lastKadr * len;
    3110:	a6 e2       	ldi	r26, 0x26	; 38
    3112:	b0 e0       	ldi	r27, 0x00	; 0
    3114:	a5 01       	movw	r20, r10
    3116:	94 01       	movw	r18, r8
    3118:	0e 94 5c 27 	call	0x4eb8	; 0x4eb8 <__muluhisi3>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    311c:	11 e3       	ldi	r17, 0x31	; 49
    311e:	61 2e       	mov	r6, r17
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3120:	a0 e1       	ldi	r26, 0x10	; 16

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3122:	03 e1       	ldi	r16, 0x13	; 19
    3124:	50 2e       	mov	r5, r16
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3126:	ae 01       	movw	r20, r28
    3128:	4b 5f       	subi	r20, 0xFB	; 251
    312a:	5f 4f       	sbci	r21, 0xFF	; 255
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    312c:	60 92 60 09 	sts	0x0960, r6	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3130:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3134:	a0 93 a6 04 	sts	0x04A6, r26	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3138:	50 92 64 09 	sts	0x0964, r5	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    313c:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3140:	27 ff       	sbrs	r18, 7
    3142:	fc cf       	rjmp	.-8      	; 0x313c <main+0xb0>
		return SPI.DATA;
    3144:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3148:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    314c:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3150:	27 ff       	sbrs	r18, 7
    3152:	fc cf       	rjmp	.-8      	; 0x314c <main+0xc0>
		return SPI.DATA;
    3154:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3158:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    315c:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3160:	27 ff       	sbrs	r18, 7
    3162:	fc cf       	rjmp	.-8      	; 0x315c <main+0xd0>
		return SPI.DATA;
    3164:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3168:	70 93 64 09 	sts	0x0964, r23	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    316c:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3170:	27 ff       	sbrs	r18, 7
    3172:	fc cf       	rjmp	.-8      	; 0x316c <main+0xe0>
		return SPI.DATA;
    3174:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3178:	60 93 64 09 	sts	0x0964, r22	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    317c:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3180:	27 ff       	sbrs	r18, 7
    3182:	fc cf       	rjmp	.-8      	; 0x317c <main+0xf0>
		return SPI.DATA;
    3184:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3188:	fe 01       	movw	r30, r28
    318a:	31 96       	adiw	r30, 0x01	; 1
    318c:	be 2f       	mov	r27, r30
    318e:	7f 2e       	mov	r7, r31
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3190:	20 81       	ld	r18, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3192:	20 93 64 09 	sts	0x0964, r18	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3196:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    319a:	27 ff       	sbrs	r18, 7
    319c:	fc cf       	rjmp	.-8      	; 0x3196 <main+0x10a>
		return SPI.DATA;
    319e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    31a2:	21 93       	st	Z+, r18
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    31a4:	e4 17       	cp	r30, r20
    31a6:	f5 07       	cpc	r31, r21
    31a8:	99 f7       	brne	.-26     	; 0x3190 <main+0x104>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    31aa:	a0 93 a5 04 	sts	0x04A5, r26	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    31ae:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    31b2:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    31b6:	75 01       	movw	r14, r10
    31b8:	64 01       	movw	r12, r8
    31ba:	2f ef       	ldi	r18, 0xFF	; 255
    31bc:	c2 1a       	sub	r12, r18
    31be:	d2 0a       	sbc	r13, r18
    31c0:	e2 0a       	sbc	r14, r18
    31c2:	f2 0a       	sbc	r15, r18
		uint32_t x;
		while (true) 
		{			
			read((uint8_t*)&address, (uint8_t*)&x, 4);
			
			if (x != *lastKadr+1) break;
    31c4:	09 81       	ldd	r16, Y+1	; 0x01
    31c6:	1a 81       	ldd	r17, Y+2	; 0x02
    31c8:	2b 81       	ldd	r18, Y+3	; 0x03
    31ca:	3c 81       	ldd	r19, Y+4	; 0x04
    31cc:	c0 16       	cp	r12, r16
    31ce:	d1 06       	cpc	r13, r17
    31d0:	e2 06       	cpc	r14, r18
    31d2:	f3 06       	cpc	r15, r19
    31d4:	39 f4       	brne	.+14     	; 0x31e4 <main+0x158>
    31d6:	46 01       	movw	r8, r12
    31d8:	57 01       	movw	r10, r14
			*lastKadr += 1;
			address += len;			
    31da:	6a 5d       	subi	r22, 0xDA	; 218
    31dc:	7f 4f       	sbci	r23, 0xFF	; 255
    31de:	8f 4f       	sbci	r24, 0xFF	; 255
    31e0:	9f 4f       	sbci	r25, 0xFF	; 255
    31e2:	a4 cf       	rjmp	.-184    	; 0x312c <main+0xa0>
		}
		bool res = x == 0xFFFFFFFF;
		if (!res)
    31e4:	0f 3f       	cpi	r16, 0xFF	; 255
    31e6:	1f 4f       	sbci	r17, 0xFF	; 255
    31e8:	2f 4f       	sbci	r18, 0xFF	; 255
    31ea:	3f 4f       	sbci	r19, 0xFF	; 255
    31ec:	09 f4       	brne	.+2      	; 0x31f0 <main+0x164>
    31ee:	60 c0       	rjmp	.+192    	; 0x32b0 <main+0x224>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    31f0:	31 e3       	ldi	r19, 0x31	; 49
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    31f2:	20 e1       	ldi	r18, 0x10	; 16

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    31f4:	a3 e1       	ldi	r26, 0x13	; 19
			address += len;			
		}
		bool res = x == 0xFFFFFFFF;
		if (!res)
		{
			while (address < 0x02000000)
    31f6:	61 15       	cp	r22, r1
    31f8:	71 05       	cpc	r23, r1
    31fa:	81 05       	cpc	r24, r1
    31fc:	f2 e0       	ldi	r31, 0x02	; 2
    31fe:	9f 07       	cpc	r25, r31
    3200:	08 f0       	brcs	.+2      	; 0x3204 <main+0x178>
    3202:	56 c0       	rjmp	.+172    	; 0x32b0 <main+0x224>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3204:	30 93 60 09 	sts	0x0960, r19	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3208:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    320c:	20 93 a6 04 	sts	0x04A6, r18	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3210:	a0 93 64 09 	sts	0x0964, r26	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3214:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3218:	e7 ff       	sbrs	r30, 7
    321a:	fc cf       	rjmp	.-8      	; 0x3214 <main+0x188>
		return SPI.DATA;
    321c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3220:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3224:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3228:	e7 ff       	sbrs	r30, 7
    322a:	fc cf       	rjmp	.-8      	; 0x3224 <main+0x198>
		return SPI.DATA;
    322c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3230:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3234:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3238:	e7 ff       	sbrs	r30, 7
    323a:	fc cf       	rjmp	.-8      	; 0x3234 <main+0x1a8>
		return SPI.DATA;
    323c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3240:	70 93 64 09 	sts	0x0964, r23	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3244:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3248:	e7 ff       	sbrs	r30, 7
    324a:	fc cf       	rjmp	.-8      	; 0x3244 <main+0x1b8>
		return SPI.DATA;
    324c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3250:	60 93 64 09 	sts	0x0964, r22	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3254:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3258:	e7 ff       	sbrs	r30, 7
    325a:	fc cf       	rjmp	.-8      	; 0x3254 <main+0x1c8>
		return SPI.DATA;
    325c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3260:	eb 2f       	mov	r30, r27
    3262:	f7 2d       	mov	r31, r7
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3264:	10 81       	ld	r17, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3266:	10 93 64 09 	sts	0x0964, r17	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    326a:	10 91 63 09 	lds	r17, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    326e:	17 ff       	sbrs	r17, 7
    3270:	fc cf       	rjmp	.-8      	; 0x326a <main+0x1de>
		return SPI.DATA;
    3272:	10 91 64 09 	lds	r17, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3276:	11 93       	st	Z+, r17
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3278:	e4 17       	cp	r30, r20
    327a:	f5 07       	cpc	r31, r21
    327c:	99 f7       	brne	.-26     	; 0x3264 <main+0x1d8>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    327e:	20 93 a5 04 	sts	0x04A5, r18	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3282:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3286:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		{
			while (address < 0x02000000)
			{
                read((uint8_t*)&address, (uint8_t*)&x, 4);
                
				if (x == 0xFFFFFFFF) break;
    328a:	c9 80       	ldd	r12, Y+1	; 0x01
    328c:	da 80       	ldd	r13, Y+2	; 0x02
    328e:	eb 80       	ldd	r14, Y+3	; 0x03
    3290:	fc 80       	ldd	r15, Y+4	; 0x04
    3292:	cf 20       	and	r12, r15
    3294:	ce 20       	and	r12, r14
    3296:	cd 20       	and	r12, r13
    3298:	c0 94       	com	r12
    329a:	51 f0       	breq	.+20     	; 0x32b0 <main+0x224>
    329c:	ff ef       	ldi	r31, 0xFF	; 255
    329e:	8f 1a       	sub	r8, r31
    32a0:	9f 0a       	sbc	r9, r31
    32a2:	af 0a       	sbc	r10, r31
    32a4:	bf 0a       	sbc	r11, r31
				*lastKadr += 1;
				address += len;
    32a6:	6a 5d       	subi	r22, 0xDA	; 218
    32a8:	7f 4f       	sbci	r23, 0xFF	; 255
    32aa:	8f 4f       	sbci	r24, 0xFF	; 255
    32ac:	9f 4f       	sbci	r25, 0xFF	; 255
    32ae:	a3 cf       	rjmp	.-186    	; 0x31f6 <main+0x16a>
			}
		} 		
		waddr.u32 = address;		
    32b0:	60 93 4e 41 	sts	0x414E, r22	; 0x80414e <_ZL3Ram>
    32b4:	70 93 4f 41 	sts	0x414F, r23	; 0x80414f <_ZL3Ram+0x1>
    32b8:	80 93 50 41 	sts	0x4150, r24	; 0x804150 <_ZL3Ram+0x2>
    32bc:	90 93 51 41 	sts	0x4151, r25	; 0x804151 <_ZL3Ram+0x3>
		pageCnt = waddr.B[0];
    32c0:	70 e0       	ldi	r23, 0x00	; 0
    32c2:	60 93 52 42 	sts	0x4252, r22	; 0x804252 <_ZL3Ram+0x104>
    32c6:	70 93 53 42 	sts	0x4253, r23	; 0x804253 <_ZL3Ram+0x105>
    32ca:	80 e1       	ldi	r24, 0x10	; 16
    32cc:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    32d0:	80 e8       	ldi	r24, 0x80	; 128
    32d2:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		}
		else
		{
			 // жопа полная				
		}
		workData.time = lastKadr;
    32d6:	80 92 01 40 	sts	0x4001, r8	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    32da:	90 92 02 40 	sts	0x4002, r9	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    32de:	a0 92 03 40 	sts	0x4003, r10	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    32e2:	b0 92 04 40 	sts	0x4004, r11	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>

// СОБЫТИЕ: аномальный ресет
static void SaveResetInEEP(int32_t* restored_kadr)
{
	reset_t r;
	r.ResetCount = eep_errors.reset.ResetCount+1;
    32e6:	80 91 10 14 	lds	r24, 0x1410	; 0x801410 <__TEXT_REGION_LENGTH__+0x7e1410>
    32ea:	90 91 11 14 	lds	r25, 0x1411	; 0x801411 <__TEXT_REGION_LENGTH__+0x7e1411>
    32ee:	01 96       	adiw	r24, 0x01	; 1
    32f0:	89 83       	std	Y+1, r24	; 0x01
    32f2:	9a 83       	std	Y+2, r25	; 0x02
	r.ResetFunction = ResetFunction;
    32f4:	80 91 c1 42 	lds	r24, 0x42C1	; 0x8042c1 <__bss_end>
    32f8:	8b 83       	std	Y+3, r24	; 0x03
	r.kadr_Reset = *restored_kadr;
    32fa:	8d 82       	std	Y+5, r8	; 0x05
    32fc:	9e 82       	std	Y+6, r9	; 0x06
    32fe:	af 82       	std	Y+7, r10	; 0x07
    3300:	b8 86       	std	Y+8, r11	; 0x08
	r.ResetRegister = RSTCTRL.RSTFR;
    3302:	80 91 40 00 	lds	r24, 0x0040	; 0x800040 <__TEXT_REGION_LENGTH__+0x7e0040>
    3306:	8c 83       	std	Y+4, r24	; 0x04
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    3308:	ef 9b       	sbis	0x1d, 7	; 29
    330a:	10 c0       	rjmp	.+32     	; 0x332c <main+0x2a0>
			 // жопа полная				
		}
		workData.time = lastKadr;
		
		SaveResetInEEP(&lastKadr);		
		ResetFunction = 77;
    330c:	8d e4       	ldi	r24, 0x4D	; 77
    330e:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
		
		wdt_enable(WDTO_N);		
    3312:	88 ed       	ldi	r24, 0xD8	; 216
    3314:	a8 95       	wdr
    3316:	84 bf       	out	0x34, r24	; 52
    3318:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    331c:	84 60       	ori	r24, 0x04	; 4
    331e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3322:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    3326:	81 fd       	sbrc	r24, 1
    3328:	fc cf       	rjmp	.-8      	; 0x3322 <main+0x296>
    332a:	4e c0       	rjmp	.+156    	; 0x33c8 <main+0x33c>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    332c:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    332e:	84 e0       	ldi	r24, 0x04	; 4
    3330:	fe 01       	movw	r30, r28
    3332:	31 96       	adiw	r30, 0x01	; 1
    3334:	ad e9       	ldi	r26, 0x9D	; 157
    3336:	b2 e4       	ldi	r27, 0x42	; 66
    3338:	01 90       	ld	r0, Z+
    333a:	0d 92       	st	X+, r0
    333c:	8a 95       	dec	r24
    333e:	e1 f7       	brne	.-8      	; 0x3338 <main+0x2ac>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    3340:	80 e1       	ldi	r24, 0x10	; 16
    3342:	94 e1       	ldi	r25, 0x14	; 20
    3344:	80 93 bf 42 	sts	0x42BF, r24	; 0x8042bf <eep+0x22>
    3348:	90 93 c0 42 	sts	0x42C0, r25	; 0x8042c0 <eep+0x23>
		writeN = cnt;
    334c:	84 e0       	ldi	r24, 0x04	; 4
    334e:	80 93 bd 42 	sts	0x42BD, r24	; 0x8042bd <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    3352:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3356:	83 70       	andi	r24, 0x03	; 3
    3358:	e1 f7       	brne	.-8      	; 0x3352 <main+0x2c6>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    335a:	8a e1       	ldi	r24, 0x1A	; 26
    335c:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    3360:	e0 91 bf 42 	lds	r30, 0x42BF	; 0x8042bf <eep+0x22>
    3364:	f0 91 c0 42 	lds	r31, 0x42C0	; 0x8042c0 <eep+0x23>
    3368:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    336a:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    336e:	83 70       	andi	r24, 0x03	; 3
    3370:	e1 f7       	brne	.-8      	; 0x336a <main+0x2de>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    3372:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    3376:	82 e1       	ldi	r24, 0x12	; 18
    3378:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    337c:	80 e0       	ldi	r24, 0x00	; 0
    337e:	90 91 bd 42 	lds	r25, 0x42BD	; 0x8042bd <eep+0x20>
    3382:	89 17       	cp	r24, r25
    3384:	98 f4       	brcc	.+38     	; 0x33ac <main+0x320>
    3386:	a0 91 bf 42 	lds	r26, 0x42BF	; 0x8042bf <eep+0x22>
    338a:	b0 91 c0 42 	lds	r27, 0x42C0	; 0x8042c0 <eep+0x23>
    338e:	9d 01       	movw	r18, r26
    3390:	2f 5f       	subi	r18, 0xFF	; 255
    3392:	3f 4f       	sbci	r19, 0xFF	; 255
    3394:	20 93 bf 42 	sts	0x42BF, r18	; 0x8042bf <eep+0x22>
    3398:	30 93 c0 42 	sts	0x42C0, r19	; 0x8042c0 <eep+0x23>
    339c:	e8 2f       	mov	r30, r24
    339e:	f0 e0       	ldi	r31, 0x00	; 0
    33a0:	e3 56       	subi	r30, 0x63	; 99
    33a2:	fd 4b       	sbci	r31, 0xBD	; 189
    33a4:	90 81       	ld	r25, Z
    33a6:	9c 93       	st	X, r25
    33a8:	8f 5f       	subi	r24, 0xFF	; 255
    33aa:	e9 cf       	rjmp	.-46     	; 0x337e <main+0x2f2>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    33ac:	80 e0       	ldi	r24, 0x00	; 0
    33ae:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    33b2:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    33b4:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    33b8:	83 70       	andi	r24, 0x03	; 3
    33ba:	e1 f7       	brne	.-8      	; 0x33b4 <main+0x328>
    33bc:	a7 cf       	rjmp	.-178    	; 0x330c <main+0x280>
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    33be:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    33c2:	80 e8       	ldi	r24, 0x80	; 128
    33c4:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	}
	else StandBy(true);	
	
	LastKadrEEPChargeUpdate = workData.time;
    33c8:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    33cc:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    33d0:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    33d4:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    33d8:	80 93 39 41 	sts	0x4139, r24	; 0x804139 <_ZL23LastKadrEEPChargeUpdate>
    33dc:	90 93 3a 41 	sts	0x413A, r25	; 0x80413a <_ZL23LastKadrEEPChargeUpdate+0x1>
    33e0:	a0 93 3b 41 	sts	0x413B, r26	; 0x80413b <_ZL23LastKadrEEPChargeUpdate+0x2>
    33e4:	b0 93 3c 41 	sts	0x413C, r27	; 0x80413c <_ZL23LastKadrEEPChargeUpdate+0x3>
		p->DIRSET = 1 << PINS;
		p->OUTSET = 1 << PINS;		
	}
	INLN void setRS485mode(void)
	{
		UART.CTRLA |= USART_RS485_bm;
    33e8:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    33ec:	81 60       	ori	r24, 0x01	; 1
    33ee:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << (PINS + 3);
    33f2:	88 e0       	ldi	r24, 0x08	; 8
    33f4:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
			
	Com.setRS485mode();
	Com.setBaud(DEF_SPEED);
    33f8:	8d e7       	ldi	r24, 0x7D	; 125
    33fa:	90 e0       	ldi	r25, 0x00	; 0
    33fc:	0e 94 83 13 	call	0x2706	; 0x2706 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5>
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    3400:	80 ed       	ldi	r24, 0xD0	; 208
    3402:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    3406:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    340a:	80 6c       	ori	r24, 0xC0	; 192
    340c:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    3410:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    3414:	80 69       	ori	r24, 0x90	; 144
    3416:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	return (_busy() || ((TWI.MSTATUS & TWI_BUSSTATE_gm) != TWI_BUSSTATE_IDLE_gc));
}

void CallbackRegister(void (*callbackHandler)(void))
{
	if (callbackHandler != NULL)
    341a:	87 e7       	ldi	r24, 0x77	; 119
    341c:	93 e1       	ldi	r25, 0x13	; 19
    341e:	00 97       	sbiw	r24, 0x00	; 0
    3420:	21 f0       	breq	.+8      	; 0x342a <main+0x39e>
	{
		Callback = callbackHandler;
    3422:	80 93 98 42 	sts	0x4298, r24	; 0x804298 <_ZN8ltc2942c3twiE+0xb>
    3426:	90 93 99 42 	sts	0x4299, r25	; 0x804299 <_ZN8ltc2942c3twiE+0xc>
	Com.intMode();
	Com.enableRxD();	
	
	ltc2942c::twi.CallbackRegister(ltc2942c::I2CErr);
	
	sei();
    342a:	78 94       	sei
	
	UpdateFromEEP();
    342c:	0e 94 0b 18 	call	0x3016	; 0x3016 <_ZL13UpdateFromEEPv>

	// включаем питание
	if (workData.AppState == APP_WORK) WakeUp();
    3430:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3434:	83 30       	cpi	r24, 0x03	; 3
    3436:	31 f4       	brne	.+12     	; 0x3444 <main+0x3b8>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    3438:	80 e8       	ldi	r24, 0x80	; 128
    343a:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    343e:	80 e1       	ldi	r24, 0x10	; 16
    3440:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3444:	4e 01       	movw	r8, r28
    3446:	25 e0       	ldi	r18, 0x05	; 5
    3448:	82 0e       	add	r8, r18
    344a:	91 1c       	adc	r9, r1
	    {
		    /// GPR.GPR1 - uarts lock если какой-то порт занят, то спать в режиме IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
		    // спать
			ResetFunction = 1;
    344c:	bb 24       	eor	r11, r11
    344e:	b3 94       	inc	r11
	    /// если нет данных GPR.GPR0 == 0 то спать
	    if (GPR.GPR0 == 0)
	    {
		    /// GPR.GPR1 - uarts lock если какой-то порт занят, то спать в режиме IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
    3450:	e3 e0       	ldi	r30, 0x03	; 3
    3452:	ae 2e       	mov	r10, r30
		#endif

		memcpy(buf, data, cnt);		

		wptr =  (uint8_t*) (EEPROM_START + adr);
		writeN = cnt;
    3454:	f4 e0       	ldi	r31, 0x04	; 4
    3456:	7f 2e       	mov	r7, r31
			
			ltc2942c::DelayHandler();
			
			if (Powered())
			{
				ResetFunction = 2;
    3458:	a2 e0       	ldi	r26, 0x02	; 2
    345a:	6a 2e       	mov	r6, r26
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    345c:	b0 e1       	ldi	r27, 0x10	; 16
    345e:	fb 2e       	mov	r15, r27

	    ///           70ms ticks
	    ///           2s ticks
    	/// GPR.GPR0: uarts data ready
	    /// если нет данных GPR.GPR0 == 0 то спать
	    if (GPR.GPR0 == 0)
    3460:	8c b3       	in	r24, 0x1c	; 28
    3462:	81 11       	cpse	r24, r1
    3464:	0d c0       	rjmp	.+26     	; 0x3480 <main+0x3f4>
	    {
		    /// GPR.GPR1 - uarts lock если какой-то порт занят, то спать в режиме IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
    3466:	8d b3       	in	r24, 0x1d	; 29
    3468:	88 23       	and	r24, r24
    346a:	19 f0       	breq	.+6      	; 0x3472 <main+0x3e6>
    346c:	b0 92 50 00 	sts	0x0050, r11	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
    3470:	02 c0       	rjmp	.+4      	; 0x3476 <main+0x3ea>
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
    3472:	a0 92 50 00 	sts	0x0050, r10	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
		    // спать
			ResetFunction = 1;
    3476:	b0 92 c1 42 	sts	0x42C1, r11	; 0x8042c1 <__bss_end>
		    sleep_cpu();
    347a:	88 95       	sleep
			ResetFunction = 0;
    347c:	10 92 c1 42 	sts	0x42C1, r1	; 0x8042c1 <__bss_end>
	    }
		
		wdt_reset();
    3480:	a8 95       	wdr
		
		ResetFunction = 55;
    3482:	87 e3       	ldi	r24, 0x37	; 55
    3484:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
		ltc2942c::TWIHandler();
    3488:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <_ZN8ltc2942c10TWIHandlerEv>
		ResetFunction = 0;
    348c:	10 92 c1 42 	sts	0x42C1, r1	; 0x8042c1 <__bss_end>
		
		if (!eep.Busy() && Clock.IsQzErr())
    3490:	ef 9b       	sbis	0x1d, 7	; 29
    3492:	03 c0       	rjmp	.+6      	; 0x349a <main+0x40e>
	{
		return (clkSel == CLKRTC)? 69 : 64;
	}
	INLN bool checkReadyTik(void)
	{
		if (GPR.GPR0 & 0x40)
    3494:	e6 99       	sbic	0x1c, 6	; 28
    3496:	58 c0       	rjmp	.+176    	; 0x3548 <main+0x4bc>
    3498:	80 c1       	rjmp	.+768    	; 0x379a <main+0x70e>
	}	
  }
  
   INLN bool IsQzErr(void)
   {
	  if (QzError) 
    349a:	80 91 65 42 	lds	r24, 0x4265	; 0x804265 <Clock+0x1>
    349e:	88 23       	and	r24, r24
    34a0:	c9 f3       	breq	.-14     	; 0x3494 <main+0x408>
	  {
		  QzError = false;
    34a2:	10 92 65 42 	sts	0x4265, r1	; 0x804265 <Clock+0x1>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    34a6:	ef 99       	sbic	0x1d, 7	; 29
    34a8:	f5 cf       	rjmp	.-22     	; 0x3494 <main+0x408>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    34aa:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    34ac:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    34b0:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    34b4:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    34b8:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    34bc:	80 93 9d 42 	sts	0x429D, r24	; 0x80429d <eep>
    34c0:	90 93 9e 42 	sts	0x429E, r25	; 0x80429e <eep+0x1>
    34c4:	a0 93 9f 42 	sts	0x429F, r26	; 0x80429f <eep+0x2>
    34c8:	b0 93 a0 42 	sts	0x42A0, r27	; 0x8042a0 <eep+0x3>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    34cc:	e8 e1       	ldi	r30, 0x18	; 24
    34ce:	f4 e1       	ldi	r31, 0x14	; 20
    34d0:	e0 93 bf 42 	sts	0x42BF, r30	; 0x8042bf <eep+0x22>
    34d4:	f0 93 c0 42 	sts	0x42C0, r31	; 0x8042c0 <eep+0x23>
		writeN = cnt;
    34d8:	70 92 bd 42 	sts	0x42BD, r7	; 0x8042bd <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    34dc:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    34e0:	83 70       	andi	r24, 0x03	; 3
    34e2:	e1 f7       	brne	.-8      	; 0x34dc <main+0x450>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    34e4:	8a e1       	ldi	r24, 0x1A	; 26
    34e6:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    34ea:	e0 91 bf 42 	lds	r30, 0x42BF	; 0x8042bf <eep+0x22>
    34ee:	f0 91 c0 42 	lds	r31, 0x42C0	; 0x8042c0 <eep+0x23>
    34f2:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    34f4:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    34f8:	83 70       	andi	r24, 0x03	; 3
    34fa:	e1 f7       	brne	.-8      	; 0x34f4 <main+0x468>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    34fc:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    3500:	82 e1       	ldi	r24, 0x12	; 18
    3502:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    3506:	80 e0       	ldi	r24, 0x00	; 0
    3508:	90 91 bd 42 	lds	r25, 0x42BD	; 0x8042bd <eep+0x20>
    350c:	89 17       	cp	r24, r25
    350e:	98 f4       	brcc	.+38     	; 0x3536 <main+0x4aa>
    3510:	a0 91 bf 42 	lds	r26, 0x42BF	; 0x8042bf <eep+0x22>
    3514:	b0 91 c0 42 	lds	r27, 0x42C0	; 0x8042c0 <eep+0x23>
    3518:	9d 01       	movw	r18, r26
    351a:	2f 5f       	subi	r18, 0xFF	; 255
    351c:	3f 4f       	sbci	r19, 0xFF	; 255
    351e:	20 93 bf 42 	sts	0x42BF, r18	; 0x8042bf <eep+0x22>
    3522:	30 93 c0 42 	sts	0x42C0, r19	; 0x8042c0 <eep+0x23>
    3526:	e8 2f       	mov	r30, r24
    3528:	f0 e0       	ldi	r31, 0x00	; 0
    352a:	e3 56       	subi	r30, 0x63	; 99
    352c:	fd 4b       	sbci	r31, 0xBD	; 189
    352e:	90 81       	ld	r25, Z
    3530:	9c 93       	st	X, r25
    3532:	8f 5f       	subi	r24, 0xFF	; 255
    3534:	e9 cf       	rjmp	.-46     	; 0x3508 <main+0x47c>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    3536:	80 e0       	ldi	r24, 0x00	; 0
    3538:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    353c:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    353e:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3542:	83 70       	andi	r24, 0x03	; 3
    3544:	e1 f7       	brne	.-8      	; 0x353e <main+0x4b2>
    3546:	a6 cf       	rjmp	.-180    	; 0x3494 <main+0x408>
	}
	INLN bool checkReadyTik(void)
	{
		if (GPR.GPR0 & 0x40)
		{
			GPR.GPR0 &= ~0x40;
    3548:	e6 98       	cbi	0x1c, 6	; 28
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
	}
	
	INLN void Handler(void)
	{
		if (Busy())
    354a:	ef 9b       	sbis	0x1d, 7	; 29
    354c:	09 c0       	rjmp	.+18     	; 0x3560 <main+0x4d4>
		{
			if (timout-- == 0)
    354e:	80 91 be 42 	lds	r24, 0x42BE	; 0x8042be <eep+0x21>
    3552:	9f ef       	ldi	r25, 0xFF	; 255
    3554:	98 0f       	add	r25, r24
    3556:	90 93 be 42 	sts	0x42BE, r25	; 0x8042be <eep+0x21>
    355a:	81 11       	cpse	r24, r1
    355c:	01 c0       	rjmp	.+2      	; 0x3560 <main+0x4d4>
			{
				GPR.GPR1 &= ~BUSY_GPR1_BIT;
    355e:	ef 98       	cbi	0x1d, 7	; 29
		if (inv) PINDIC.OUTSET = 1 << pin;
		else PINDIC.OUTCLR = 1 << pin;		
	}
	void Handler64(uint8_t status)
	{
		if (User) return;
    3560:	80 91 60 42 	lds	r24, 0x4260	; 0x804260 <Indicator+0xc>
    3564:	81 11       	cpse	r24, r1
    3566:	79 c0       	rjmp	.+242    	; 0x365a <main+0x5ce>
		uint8_t st = status & 0x3F;
		if (Error3 ||Error2 || Error1)
    3568:	80 91 61 42 	lds	r24, 0x4261	; 0x804261 <Indicator+0xd>
    356c:	81 11       	cpse	r24, r1
    356e:	4c c0       	rjmp	.+152    	; 0x3608 <main+0x57c>
    3570:	80 91 62 42 	lds	r24, 0x4262	; 0x804262 <Indicator+0xe>
    3574:	81 11       	cpse	r24, r1
    3576:	48 c0       	rjmp	.+144    	; 0x3608 <main+0x57c>
    3578:	80 91 63 42 	lds	r24, 0x4263	; 0x804263 <Indicator+0xf>
    357c:	81 11       	cpse	r24, r1
    357e:	44 c0       	rjmp	.+136    	; 0x3608 <main+0x57c>
		else PINDIC.OUTCLR = 1 << pin;		
	}
	void Handler64(uint8_t status)
	{
		if (User) return;
		uint8_t st = status & 0x3F;
    3580:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3584:	8f 73       	andi	r24, 0x3F	; 63
		//{
			//appTurbo = turbo;
			//if (turbo) data.u64 = IND_ERROR;
			//else appSatate = 0; 
		//}
		else if (appSatate != st)
    3586:	90 91 5f 42 	lds	r25, 0x425F	; 0x80425f <Indicator+0xb>
    358a:	89 17       	cp	r24, r25
    358c:	e9 f1       	breq	.+122    	; 0x3608 <main+0x57c>
		{
			//data.u64 = IND_ERROR;
			switch(st)
    358e:	82 30       	cpi	r24, 0x02	; 2
    3590:	e1 f0       	breq	.+56     	; 0x35ca <main+0x53e>
    3592:	28 f4       	brcc	.+10     	; 0x359e <main+0x512>
    3594:	81 30       	cpi	r24, 0x01	; 1
    3596:	89 f5       	brne	.+98     	; 0x35fa <main+0x56e>
			{
			case  APP_CLEAR_RAM:
			 data.u64 = 0;
    3598:	10 92 54 42 	sts	0x4254, r1	; 0x804254 <Indicator>
    359c:	19 c0       	rjmp	.+50     	; 0x35d0 <main+0x544>
			//else appSatate = 0; 
		//}
		else if (appSatate != st)
		{
			//data.u64 = IND_ERROR;
			switch(st)
    359e:	83 30       	cpi	r24, 0x03	; 3
    35a0:	31 f1       	breq	.+76     	; 0x35ee <main+0x562>
    35a2:	84 30       	cpi	r24, 0x04	; 4
    35a4:	51 f5       	brne	.+84     	; 0x35fa <main+0x56e>
			break;
			case  APP_WORK:
			 data.u64 = IND_2;			
			break;
			case  APP_IDLE:
			 data.u64 = IND_BEGIN;
    35a6:	9f ef       	ldi	r25, 0xFF	; 255
    35a8:	90 93 54 42 	sts	0x4254, r25	; 0x804254 <Indicator>
    35ac:	90 93 55 42 	sts	0x4255, r25	; 0x804255 <Indicator+0x1>
    35b0:	90 93 56 42 	sts	0x4256, r25	; 0x804256 <Indicator+0x2>
    35b4:	90 93 57 42 	sts	0x4257, r25	; 0x804257 <Indicator+0x3>
    35b8:	90 93 58 42 	sts	0x4258, r25	; 0x804258 <Indicator+0x4>
    35bc:	90 93 59 42 	sts	0x4259, r25	; 0x804259 <Indicator+0x5>
    35c0:	90 93 5a 42 	sts	0x425A, r25	; 0x80425a <Indicator+0x6>
    35c4:	90 93 5b 42 	sts	0x425B, r25	; 0x80425b <Indicator+0x7>
    35c8:	18 c0       	rjmp	.+48     	; 0x35fa <main+0x56e>
			{
			case  APP_CLEAR_RAM:
			 data.u64 = 0;
			break;
			case  APP_DELAY:
              data.u64 = IND_1;
    35ca:	90 ef       	ldi	r25, 0xF0	; 240
    35cc:	90 93 54 42 	sts	0x4254, r25	; 0x804254 <Indicator>
    35d0:	10 92 55 42 	sts	0x4255, r1	; 0x804255 <Indicator+0x1>
    35d4:	10 92 56 42 	sts	0x4256, r1	; 0x804256 <Indicator+0x2>
    35d8:	10 92 57 42 	sts	0x4257, r1	; 0x804257 <Indicator+0x3>
    35dc:	10 92 58 42 	sts	0x4258, r1	; 0x804258 <Indicator+0x4>
    35e0:	10 92 59 42 	sts	0x4259, r1	; 0x804259 <Indicator+0x5>
    35e4:	10 92 5a 42 	sts	0x425A, r1	; 0x80425a <Indicator+0x6>
    35e8:	10 92 5b 42 	sts	0x425B, r1	; 0x80425b <Indicator+0x7>
    35ec:	06 c0       	rjmp	.+12     	; 0x35fa <main+0x56e>
			break;
			case  APP_WORK:
			 data.u64 = IND_2;			
    35ee:	90 ef       	ldi	r25, 0xF0	; 240
    35f0:	90 93 54 42 	sts	0x4254, r25	; 0x804254 <Indicator>
    35f4:	90 93 55 42 	sts	0x4255, r25	; 0x804255 <Indicator+0x1>
    35f8:	ed cf       	rjmp	.-38     	; 0x35d4 <main+0x548>
			break;
			case  APP_IDLE:
			 data.u64 = IND_BEGIN;
			break;				
			}
			cntCurrent = 7;
    35fa:	97 e0       	ldi	r25, 0x07	; 7
    35fc:	90 93 5c 42 	sts	0x425C, r25	; 0x80425c <Indicator+0x8>
			indexCurrent = 7;
    3600:	90 93 5d 42 	sts	0x425D, r25	; 0x80425d <Indicator+0x9>
			appSatate = st;
    3604:	80 93 5f 42 	sts	0x425F, r24	; 0x80425f <Indicator+0xb>
		}
		(current &  1)? On(): Off(); 
    3608:	80 91 5e 42 	lds	r24, 0x425E	; 0x80425e <Indicator+0xa>
    360c:	80 ff       	sbrs	r24, 0
    360e:	03 c0       	rjmp	.+6      	; 0x3616 <main+0x58a>
	{
		PINDIC.OUTTGL = 1 << pin;		
	}
	INLN void On(void)
	{
		if (inv) PINDIC.OUTCLR = 1 << pin;
    3610:	70 92 a6 04 	sts	0x04A6, r7	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3614:	02 c0       	rjmp	.+4      	; 0x361a <main+0x58e>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    3616:	70 92 a5 04 	sts	0x04A5, r7	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			cntCurrent = 7;
			indexCurrent = 7;
			appSatate = st;
		}
		(current &  1)? On(): Off(); 
		current >>= 1;
    361a:	90 e0       	ldi	r25, 0x00	; 0
    361c:	95 95       	asr	r25
    361e:	87 95       	ror	r24
    3620:	80 93 5e 42 	sts	0x425E, r24	; 0x80425e <Indicator+0xa>
		if (++cntCurrent == 8)
    3624:	80 91 5c 42 	lds	r24, 0x425C	; 0x80425c <Indicator+0x8>
    3628:	8f 5f       	subi	r24, 0xFF	; 255
    362a:	88 30       	cpi	r24, 0x08	; 8
    362c:	19 f0       	breq	.+6      	; 0x3634 <main+0x5a8>
    362e:	80 93 5c 42 	sts	0x425C, r24	; 0x80425c <Indicator+0x8>
    3632:	13 c0       	rjmp	.+38     	; 0x365a <main+0x5ce>
		{
			cntCurrent = 0;
    3634:	10 92 5c 42 	sts	0x425C, r1	; 0x80425c <Indicator+0x8>
			current = data.B[indexCurrent];
    3638:	80 91 5d 42 	lds	r24, 0x425D	; 0x80425d <Indicator+0x9>
    363c:	e8 2f       	mov	r30, r24
    363e:	f0 e0       	ldi	r31, 0x00	; 0
    3640:	ec 5a       	subi	r30, 0xAC	; 172
    3642:	fd 4b       	sbci	r31, 0xBD	; 189
    3644:	90 81       	ld	r25, Z
    3646:	90 93 5e 42 	sts	0x425E, r25	; 0x80425e <Indicator+0xa>
			if (++indexCurrent == 8) indexCurrent = 0;
    364a:	8f 5f       	subi	r24, 0xFF	; 255
    364c:	88 30       	cpi	r24, 0x08	; 8
    364e:	19 f0       	breq	.+6      	; 0x3656 <main+0x5ca>
    3650:	80 93 5d 42 	sts	0x425D, r24	; 0x80425d <Indicator+0x9>
    3654:	02 c0       	rjmp	.+4      	; 0x365a <main+0x5ce>
    3656:	10 92 5d 42 	sts	0x425D, r1	; 0x80425d <Indicator+0x9>
	}
	static void DelayHandler(void)
	{
		//if (!twi.IsBusy())
		{
			switch (StateGetC)
    365a:	80 91 85 42 	lds	r24, 0x4285	; 0x804285 <_ZN8ltc2942c9StateGetCE>
    365e:	82 30       	cpi	r24, 0x02	; 2
    3660:	b1 f0       	breq	.+44     	; 0x368e <main+0x602>
    3662:	84 30       	cpi	r24, 0x04	; 4
    3664:	31 f5       	brne	.+76     	; 0x36b2 <main+0x626>
					twi.WriteRead(LTCADR, send, 1, read, 2);
					StateGetC = 3;
				break;
				
				case 4:
					send[0] = T_H;
    3666:	8c e0       	ldi	r24, 0x0C	; 12
    3668:	80 93 9a 42 	sts	0x429A, r24	; 0x80429a <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 2);
    366c:	52 e0       	ldi	r21, 0x02	; 2
    366e:	e5 2e       	mov	r14, r21
    3670:	0b e8       	ldi	r16, 0x8B	; 139
    3672:	12 e4       	ldi	r17, 0x42	; 66
    3674:	21 e0       	ldi	r18, 0x01	; 1
    3676:	4a e9       	ldi	r20, 0x9A	; 154
    3678:	52 e4       	ldi	r21, 0x42	; 66
    367a:	64 e6       	ldi	r22, 0x64	; 100
    367c:	70 e0       	ldi	r23, 0x00	; 0
    367e:	8d e8       	ldi	r24, 0x8D	; 141
    3680:	92 e4       	ldi	r25, 0x42	; 66
    3682:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 5;
    3686:	85 e0       	ldi	r24, 0x05	; 5
    3688:	80 93 85 42 	sts	0x4285, r24	; 0x804285 <_ZN8ltc2942c9StateGetCE>
    368c:	12 c0       	rjmp	.+36     	; 0x36b2 <main+0x626>
		//if (!twi.IsBusy())
		{
			switch (StateGetC)
			{
				case 2:
					send[0] = V_H;
    368e:	88 e0       	ldi	r24, 0x08	; 8
    3690:	80 93 9a 42 	sts	0x429A, r24	; 0x80429a <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 2);
    3694:	62 e0       	ldi	r22, 0x02	; 2
    3696:	e6 2e       	mov	r14, r22
    3698:	0b e8       	ldi	r16, 0x8B	; 139
    369a:	12 e4       	ldi	r17, 0x42	; 66
    369c:	21 e0       	ldi	r18, 0x01	; 1
    369e:	4a e9       	ldi	r20, 0x9A	; 154
    36a0:	52 e4       	ldi	r21, 0x42	; 66
    36a2:	64 e6       	ldi	r22, 0x64	; 100
    36a4:	70 e0       	ldi	r23, 0x00	; 0
    36a6:	8d e8       	ldi	r24, 0x8D	; 141
    36a8:	92 e4       	ldi	r25, 0x42	; 66
    36aa:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 3;
    36ae:	a0 92 85 42 	sts	0x4285, r10	; 0x804285 <_ZN8ltc2942c9StateGetCE>
	{
		PINOUTDEF.OUTCLR = 1 << bit;
	}
	INLN bool IsOn(void)
	{
		return PINOUTDEF.OUT & (1 << bit);
    36b2:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
			
			Indicator.Handler64(workData.AppState); 				
			
			ltc2942c::DelayHandler();
			
			if (Powered())
    36b6:	84 ff       	sbrs	r24, 4
    36b8:	70 c0       	rjmp	.+224    	; 0x379a <main+0x70e>
			{
				ResetFunction = 2;
    36ba:	60 92 c1 42 	sts	0x42C1, r6	; 0x8042c1 <__bss_end>
    36be:	f0 92 26 04 	sts	0x0426, r15	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	}
	//функция считывания данных с акселерометра
	int16_t read(uint8_t axis)
	{
		cs_lo();
		write8(axis | 0xc0);
    36c2:	88 ee       	ldi	r24, 0xE8	; 232
    36c4:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		int16_t out = read16();
    36c8:	0e 94 fd 13 	call	0x27fa	; 0x27fa <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    36cc:	f0 92 25 04 	sts	0x0425, r15	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;					
	}
	
	void sample(void)
	{
		x += read(A_X);
    36d0:	09 2e       	mov	r0, r25
    36d2:	00 0c       	add	r0, r0
    36d4:	aa 0b       	sbc	r26, r26
    36d6:	bb 0b       	sbc	r27, r27
    36d8:	40 91 40 41 	lds	r20, 0x4140	; 0x804140 <_ZL6ais328>
    36dc:	50 91 41 41 	lds	r21, 0x4141	; 0x804141 <_ZL6ais328+0x1>
    36e0:	60 91 42 41 	lds	r22, 0x4142	; 0x804142 <_ZL6ais328+0x2>
    36e4:	70 91 43 41 	lds	r23, 0x4143	; 0x804143 <_ZL6ais328+0x3>
    36e8:	84 0f       	add	r24, r20
    36ea:	95 1f       	adc	r25, r21
    36ec:	a6 1f       	adc	r26, r22
    36ee:	b7 1f       	adc	r27, r23
    36f0:	80 93 40 41 	sts	0x4140, r24	; 0x804140 <_ZL6ais328>
    36f4:	90 93 41 41 	sts	0x4141, r25	; 0x804141 <_ZL6ais328+0x1>
    36f8:	a0 93 42 41 	sts	0x4142, r26	; 0x804142 <_ZL6ais328+0x2>
    36fc:	b0 93 43 41 	sts	0x4143, r27	; 0x804143 <_ZL6ais328+0x3>
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    3700:	f0 92 26 04 	sts	0x0426, r15	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	}
	//функция считывания данных с акселерометра
	int16_t read(uint8_t axis)
	{
		cs_lo();
		write8(axis | 0xc0);
    3704:	8a ee       	ldi	r24, 0xEA	; 234
    3706:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		int16_t out = read16();
    370a:	0e 94 fd 13 	call	0x27fa	; 0x27fa <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    370e:	f0 92 25 04 	sts	0x0425, r15	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
	}
	
	void sample(void)
	{
		x += read(A_X);
		z += read(A_Y);
    3712:	09 2e       	mov	r0, r25
    3714:	00 0c       	add	r0, r0
    3716:	aa 0b       	sbc	r26, r26
    3718:	bb 0b       	sbc	r27, r27
    371a:	40 91 48 41 	lds	r20, 0x4148	; 0x804148 <_ZL6ais328+0x8>
    371e:	50 91 49 41 	lds	r21, 0x4149	; 0x804149 <_ZL6ais328+0x9>
    3722:	60 91 4a 41 	lds	r22, 0x414A	; 0x80414a <_ZL6ais328+0xa>
    3726:	70 91 4b 41 	lds	r23, 0x414B	; 0x80414b <_ZL6ais328+0xb>
    372a:	84 0f       	add	r24, r20
    372c:	95 1f       	adc	r25, r21
    372e:	a6 1f       	adc	r26, r22
    3730:	b7 1f       	adc	r27, r23
    3732:	80 93 48 41 	sts	0x4148, r24	; 0x804148 <_ZL6ais328+0x8>
    3736:	90 93 49 41 	sts	0x4149, r25	; 0x804149 <_ZL6ais328+0x9>
    373a:	a0 93 4a 41 	sts	0x414A, r26	; 0x80414a <_ZL6ais328+0xa>
    373e:	b0 93 4b 41 	sts	0x414B, r27	; 0x80414b <_ZL6ais328+0xb>
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    3742:	f0 92 26 04 	sts	0x0426, r15	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	}
	//функция считывания данных с акселерометра
	int16_t read(uint8_t axis)
	{
		cs_lo();
		write8(axis | 0xc0);
    3746:	8c ee       	ldi	r24, 0xEC	; 236
    3748:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		int16_t out = read16();
    374c:	0e 94 fd 13 	call	0x27fa	; 0x27fa <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    3750:	f0 92 25 04 	sts	0x0425, r15	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
	
	void sample(void)
	{
		x += read(A_X);
		z += read(A_Y);
		y += read(A_Z);
    3754:	09 2e       	mov	r0, r25
    3756:	00 0c       	add	r0, r0
    3758:	aa 0b       	sbc	r26, r26
    375a:	bb 0b       	sbc	r27, r27
    375c:	40 91 44 41 	lds	r20, 0x4144	; 0x804144 <_ZL6ais328+0x4>
    3760:	50 91 45 41 	lds	r21, 0x4145	; 0x804145 <_ZL6ais328+0x5>
    3764:	60 91 46 41 	lds	r22, 0x4146	; 0x804146 <_ZL6ais328+0x6>
    3768:	70 91 47 41 	lds	r23, 0x4147	; 0x804147 <_ZL6ais328+0x7>
    376c:	84 0f       	add	r24, r20
    376e:	95 1f       	adc	r25, r21
    3770:	a6 1f       	adc	r26, r22
    3772:	b7 1f       	adc	r27, r23
    3774:	80 93 44 41 	sts	0x4144, r24	; 0x804144 <_ZL6ais328+0x4>
    3778:	90 93 45 41 	sts	0x4145, r25	; 0x804145 <_ZL6ais328+0x5>
    377c:	a0 93 46 41 	sts	0x4146, r26	; 0x804146 <_ZL6ais328+0x6>
    3780:	b0 93 47 41 	sts	0x4147, r27	; 0x804147 <_ZL6ais328+0x7>
		cnt++;
    3784:	80 91 4c 41 	lds	r24, 0x414C	; 0x80414c <_ZL6ais328+0xc>
    3788:	90 91 4d 41 	lds	r25, 0x414D	; 0x80414d <_ZL6ais328+0xd>
    378c:	01 96       	adiw	r24, 0x01	; 1
    378e:	80 93 4c 41 	sts	0x414C, r24	; 0x80414c <_ZL6ais328+0xc>
    3792:	90 93 4d 41 	sts	0x414D, r25	; 0x80414d <_ZL6ais328+0xd>
				ais328.sample();
				ResetFunction = 0;
    3796:	10 92 c1 42 	sts	0x42C1, r1	; 0x8042c1 <__bss_end>
		
	}

	INLN bool checkReady2Sec(void)
	{
		if (GPR.GPR0 & 0x80)
    379a:	e7 9b       	sbis	0x1c, 7	; 28
    379c:	1a c3       	rjmp	.+1588   	; 0x3dd2 <main+0xd46>
		{
			GPR.GPR0 &= ~0x80;
    379e:	e7 98       	cbi	0x1c, 7	; 28
			}			
		};
		///           2s ticks
		if (Clock.checkReady2Sec())
		{
			ResetFunction = 10;
    37a0:	8a e0       	ldi	r24, 0x0A	; 10
    37a2:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
			
			if (TestModeTimer > 0) 			
    37a6:	80 91 3e 41 	lds	r24, 0x413E	; 0x80413e <_ZL13TestModeTimer>
    37aa:	88 23       	and	r24, r24
    37ac:	a9 f0       	breq	.+42     	; 0x37d8 <main+0x74c>
			{				
				if(--TestModeTimer == 0) 
    37ae:	81 50       	subi	r24, 0x01	; 1
    37b0:	80 93 3e 41 	sts	0x413E, r24	; 0x80413e <_ZL13TestModeTimer>
    37b4:	81 11       	cpse	r24, r1
    37b6:	13 c0       	rjmp	.+38     	; 0x37de <main+0x752>
				{
					if (workData.AppState != APP_WORK) 
    37b8:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    37bc:	83 30       	cpi	r24, 0x03	; 3
    37be:	79 f0       	breq	.+30     	; 0x37de <main+0x752>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    37c0:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	return power.IsOn();
}
static void StandBy(bool fullStop)
{
  power.Off();
  if(fullStop) batOn.Off();
    37c4:	84 30       	cpi	r24, 0x04	; 4
    37c6:	21 f4       	brne	.+8      	; 0x37d0 <main+0x744>
    37c8:	80 e8       	ldi	r24, 0x80	; 128
    37ca:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    37ce:	07 c0       	rjmp	.+14     	; 0x37de <main+0x752>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    37d0:	80 e8       	ldi	r24, 0x80	; 128
    37d2:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    37d6:	03 c0       	rjmp	.+6      	; 0x37de <main+0x752>
		
	}
	INLN void errRS485DirReset(void)
	{
		PORT_t* p = getUsartPort();
		p->OUTCLR = 1 << (PINS + 3);		
    37d8:	88 e0       	ldi	r24, 0x08	; 8
    37da:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
					}
				}
			}
			else Com.errRS485DirReset();
			
			if (TurboTimer > 0) 
    37de:	80 91 3f 41 	lds	r24, 0x413F	; 0x80413f <_ZL10TurboTimer>
    37e2:	88 23       	and	r24, r24
    37e4:	39 f0       	breq	.+14     	; 0x37f4 <main+0x768>
			{
				if(--TurboTimer == 0) RestoreTurbo();
    37e6:	81 50       	subi	r24, 0x01	; 1
    37e8:	80 93 3f 41 	sts	0x413F, r24	; 0x80413f <_ZL10TurboTimer>
    37ec:	81 11       	cpse	r24, r1
    37ee:	02 c0       	rjmp	.+4      	; 0x37f4 <main+0x768>
    37f0:	0e 94 33 13 	call	0x2666	; 0x2666 <_ZL12RestoreTurbov>
			}

			workData.time++;
    37f4:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    37f8:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    37fc:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3800:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    3804:	01 96       	adiw	r24, 0x01	; 1
    3806:	a1 1d       	adc	r26, r1
    3808:	b1 1d       	adc	r27, r1
    380a:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    380e:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3812:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3816:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
			
			ResetFunction = 3;
    381a:	a0 92 c1 42 	sts	0x42C1, r10	; 0x8042c1 <__bss_end>
			};
		}
	}
    static void Get(void* data, float* bat)
	{
		memcpy(data, &pdata, sizeof(ltc2942data_t));
    381e:	88 e1       	ldi	r24, 0x18	; 24
    3820:	e9 e6       	ldi	r30, 0x69	; 105
    3822:	f2 e4       	ldi	r31, 0x42	; 66
    3824:	a5 e0       	ldi	r26, 0x05	; 5
    3826:	b0 e4       	ldi	r27, 0x40	; 64
    3828:	01 90       	ld	r0, Z+
    382a:	0d 92       	st	X+, r0
    382c:	8a 95       	dec	r24
    382e:	e1 f7       	brne	.-8      	; 0x3828 <main+0x79c>
		BatVolum = bat;
    3830:	88 e0       	ldi	r24, 0x08	; 8
    3832:	94 e1       	ldi	r25, 0x14	; 20
    3834:	80 93 67 42 	sts	0x4267, r24	; 0x804267 <_ZN8ltc2942c8BatVolumE>
    3838:	90 93 68 42 	sts	0x4268, r25	; 0x804268 <_ZN8ltc2942c8BatVolumE+0x1>
		if (!StateGetC) 
    383c:	80 91 85 42 	lds	r24, 0x4285	; 0x804285 <_ZN8ltc2942c9StateGetCE>
    3840:	81 11       	cpse	r24, r1
    3842:	04 c0       	rjmp	.+8      	; 0x384c <main+0x7c0>
		{
			StateGetC = 1;
    3844:	b0 92 85 42 	sts	0x4285, r11	; 0x804285 <_ZN8ltc2942c9StateGetCE>
			TWIHandler();
    3848:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <_ZN8ltc2942c10TWIHandlerEv>
			ltc2942c::Get(&workData.charge, &eep_batt_volum.volum);
			ResetFunction = 30;
    384c:	8e e1       	ldi	r24, 0x1E	; 30
    384e:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
	{
		PINOUTDEF.OUTCLR = 1 << bit;
	}
	INLN bool IsOn(void)
	{
		return PINOUTDEF.OUT & (1 << bit);
    3852:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
			
			if (Powered()) 
    3856:	84 ff       	sbrs	r24, 4
    3858:	56 c0       	rjmp	.+172    	; 0x3906 <main+0x87a>
	
	void get_data(void* buff)
	{
		int16_t* ptr = reinterpret_cast<int16_t*>(buff);
		
		for (uint8_t i = 0; i < 3; i++) *ptr++ = arr[i]/cnt;
    385a:	80 91 4c 41 	lds	r24, 0x414C	; 0x80414c <_ZL6ais328+0xc>
    385e:	90 91 4d 41 	lds	r25, 0x414D	; 0x80414d <_ZL6ais328+0xd>
    3862:	1c 01       	movw	r2, r24
    3864:	99 0f       	add	r25, r25
    3866:	44 08       	sbc	r4, r4
    3868:	55 08       	sbc	r5, r5
    386a:	60 91 40 41 	lds	r22, 0x4140	; 0x804140 <_ZL6ais328>
    386e:	70 91 41 41 	lds	r23, 0x4141	; 0x804141 <_ZL6ais328+0x1>
    3872:	80 91 42 41 	lds	r24, 0x4142	; 0x804142 <_ZL6ais328+0x2>
    3876:	90 91 43 41 	lds	r25, 0x4143	; 0x804143 <_ZL6ais328+0x3>
    387a:	a2 01       	movw	r20, r4
    387c:	91 01       	movw	r18, r2
    387e:	0e 94 34 27 	call	0x4e68	; 0x4e68 <__divmodsi4>
    3882:	20 93 1d 40 	sts	0x401D, r18	; 0x80401d <__DATA_REGION_ORIGIN__+0x1d>
    3886:	30 93 1e 40 	sts	0x401E, r19	; 0x80401e <__DATA_REGION_ORIGIN__+0x1e>
    388a:	60 91 44 41 	lds	r22, 0x4144	; 0x804144 <_ZL6ais328+0x4>
    388e:	70 91 45 41 	lds	r23, 0x4145	; 0x804145 <_ZL6ais328+0x5>
    3892:	80 91 46 41 	lds	r24, 0x4146	; 0x804146 <_ZL6ais328+0x6>
    3896:	90 91 47 41 	lds	r25, 0x4147	; 0x804147 <_ZL6ais328+0x7>
    389a:	a2 01       	movw	r20, r4
    389c:	91 01       	movw	r18, r2
    389e:	0e 94 34 27 	call	0x4e68	; 0x4e68 <__divmodsi4>
    38a2:	20 93 1f 40 	sts	0x401F, r18	; 0x80401f <__DATA_REGION_ORIGIN__+0x1f>
    38a6:	30 93 20 40 	sts	0x4020, r19	; 0x804020 <__DATA_REGION_ORIGIN__+0x20>
    38aa:	60 91 48 41 	lds	r22, 0x4148	; 0x804148 <_ZL6ais328+0x8>
    38ae:	70 91 49 41 	lds	r23, 0x4149	; 0x804149 <_ZL6ais328+0x9>
    38b2:	80 91 4a 41 	lds	r24, 0x414A	; 0x80414a <_ZL6ais328+0xa>
    38b6:	90 91 4b 41 	lds	r25, 0x414B	; 0x80414b <_ZL6ais328+0xb>
    38ba:	a2 01       	movw	r20, r4
    38bc:	91 01       	movw	r18, r2
    38be:	0e 94 34 27 	call	0x4e68	; 0x4e68 <__divmodsi4>
    38c2:	20 93 21 40 	sts	0x4021, r18	; 0x804021 <__DATA_REGION_ORIGIN__+0x21>
    38c6:	30 93 22 40 	sts	0x4022, r19	; 0x804022 <__DATA_REGION_ORIGIN__+0x22>
		memset(&x, 0, sizeof(arr) + sizeof(cnt));
    38ca:	8e e0       	ldi	r24, 0x0E	; 14
    38cc:	e0 e4       	ldi	r30, 0x40	; 64
    38ce:	f1 e4       	ldi	r31, 0x41	; 65
    38d0:	11 92       	st	Z+, r1
    38d2:	8a 95       	dec	r24
    38d4:	e9 f7       	brne	.-6      	; 0x38d0 <main+0x844>
		nnkTB1.CNT = 0;
		nnkTB2.CNT = 0;
	}		
	INLN void get(uint16_t* data)
	{
		*data++ = nnkTB1.CNT;
    38d6:	80 91 1a 0b 	lds	r24, 0x0B1A	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    38da:	90 91 1b 0b 	lds	r25, 0x0B1B	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
    38de:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <__DATA_REGION_ORIGIN__+0x23>
    38e2:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <__DATA_REGION_ORIGIN__+0x24>
		*data = nnkTB2.CNT;
    38e6:	80 91 2a 0b 	lds	r24, 0x0B2A	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    38ea:	90 91 2b 0b 	lds	r25, 0x0B2B	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
    38ee:	80 93 25 40 	sts	0x4025, r24	; 0x804025 <__DATA_REGION_ORIGIN__+0x25>
    38f2:	90 93 26 40 	sts	0x4026, r25	; 0x804026 <__DATA_REGION_ORIGIN__+0x26>
		Vmv++;
		nnkAC2.DACREF = *Vmv/4;
	}
	INLN void ClearCounts(void)
	{
		nnkTB1.CNT = 0;
    38f6:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    38fa:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		nnkTB2.CNT = 0;
    38fe:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    3902:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
			{
				UpdateWorkData();
			}
			ResetFunction = 31;
    3906:	8f e1       	ldi	r24, 0x1F	; 31
    3908:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
			//Indicator.On();
			if ((workData.time - LastKadrEEPChargeUpdate >= EEP_UPDATE_KADRS) && (workData.AppState != APP_IDLE)) SaveChargeAndStateToEEP_Async();			
    390c:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3910:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3914:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3918:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    391c:	40 91 39 41 	lds	r20, 0x4139	; 0x804139 <_ZL23LastKadrEEPChargeUpdate>
    3920:	50 91 3a 41 	lds	r21, 0x413A	; 0x80413a <_ZL23LastKadrEEPChargeUpdate+0x1>
    3924:	60 91 3b 41 	lds	r22, 0x413B	; 0x80413b <_ZL23LastKadrEEPChargeUpdate+0x2>
    3928:	70 91 3c 41 	lds	r23, 0x413C	; 0x80413c <_ZL23LastKadrEEPChargeUpdate+0x3>
    392c:	84 1b       	sub	r24, r20
    392e:	95 0b       	sbc	r25, r21
    3930:	a6 0b       	sbc	r26, r22
    3932:	b7 0b       	sbc	r27, r23
    3934:	84 38       	cpi	r24, 0x84	; 132
    3936:	93 40       	sbci	r25, 0x03	; 3
    3938:	a1 05       	cpc	r26, r1
    393a:	b1 05       	cpc	r27, r1
    393c:	34 f0       	brlt	.+12     	; 0x394a <main+0x8be>
    393e:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3942:	84 30       	cpi	r24, 0x04	; 4
    3944:	11 f0       	breq	.+4      	; 0x394a <main+0x8be>
    3946:	0e 94 1f 14 	call	0x283e	; 0x283e <_ZL29SaveChargeAndStateToEEP_Asyncv>
			//Indicator.Off	();
			ResetFunction = 32;
    394a:	80 e2       	ldi	r24, 0x20	; 32
    394c:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
									
			switch (workData.AppState & 0b00111111)
    3950:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3954:	8f 73       	andi	r24, 0x3F	; 63
    3956:	81 30       	cpi	r24, 0x01	; 1
    3958:	09 f4       	brne	.+2      	; 0x395c <main+0x8d0>
    395a:	d8 c0       	rjmp	.+432    	; 0x3b0c <main+0xa80>
    395c:	38 f0       	brcs	.+14     	; 0x396c <main+0x8e0>
    395e:	82 30       	cpi	r24, 0x02	; 2
    3960:	09 f4       	brne	.+2      	; 0x3964 <main+0x8d8>
    3962:	15 c1       	rjmp	.+554    	; 0x3b8e <main+0xb02>
    3964:	83 30       	cpi	r24, 0x03	; 3
    3966:	09 f4       	brne	.+2      	; 0x396a <main+0x8de>
    3968:	47 c1       	rjmp	.+654    	; 0x3bf8 <main+0xb6c>
    396a:	33 c2       	rjmp	.+1126   	; 0x3dd2 <main+0xd46>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    396c:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    3970:	80 e8       	ldi	r24, 0x80	; 128
    3972:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3976:	81 e3       	ldi	r24, 0x31	; 49
    3978:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    397c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3980:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3984:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3986:	95 e0       	ldi	r25, 0x05	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    3988:	e7 ee       	ldi	r30, 0xE7	; 231
    398a:	f3 e0       	ldi	r31, 0x03	; 3
    398c:	31 97       	sbiw	r30, 0x01	; 1
    398e:	f1 f7       	brne	.-4      	; 0x398c <main+0x900>
    3990:	00 c0       	rjmp	.+0      	; 0x3992 <main+0x906>
    3992:	00 00       	nop
    3994:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3998:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    399c:	27 ff       	sbrs	r18, 7
    399e:	fc cf       	rjmp	.-8      	; 0x3998 <main+0x90c>
		return SPI.DATA;
    39a0:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    39a4:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    39a8:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    39ac:	27 ff       	sbrs	r18, 7
    39ae:	fc cf       	rjmp	.-8      	; 0x39a8 <main+0x91c>
		return SPI.DATA;
    39b0:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    39b4:	21 11       	cpse	r18, r1
    39b6:	04 c0       	rjmp	.+8      	; 0x39c0 <main+0x934>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    39b8:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			
			if (spi(0) == status)
			{				
				CS_off();				
				//PORTD.OUTCLR = 1<< 1;
				return true;
    39bc:	81 e0       	ldi	r24, 0x01	; 1
    39be:	04 c0       	rjmp	.+8      	; 0x39c8 <main+0x93c>
    39c0:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    39c2:	11 f7       	brne	.-60     	; 0x3988 <main+0x8fc>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    39c4:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    39c8:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    39cc:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		return res;				
	}	
	
	INLN bool cleared(void)
	{	
		if (checkReadReady())
    39d0:	81 11       	cpse	r24, r1
    39d2:	0b c0       	rjmp	.+22     	; 0x39ea <main+0x95e>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    39d4:	81 e3       	ldi	r24, 0x31	; 49
    39d6:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    39da:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    39de:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    39e2:	86 e0       	ldi	r24, 0x06	; 6
    39e4:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    39e8:	53 c0       	rjmp	.+166    	; 0x3a90 <main+0xa04>
	
	INLN bool cleared(void)
	{	
		if (checkReadReady())
		{
			uint32_t x = 0;
    39ea:	19 82       	std	Y+1, r1	; 0x01
    39ec:	1a 82       	std	Y+2, r1	; 0x02
    39ee:	1b 82       	std	Y+3, r1	; 0x03
    39f0:	1c 82       	std	Y+4, r1	; 0x04
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    39f2:	81 e3       	ldi	r24, 0x31	; 49
    39f4:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    39f8:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    39fc:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a00:	83 e1       	ldi	r24, 0x13	; 19
    3a02:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a06:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a0a:	87 ff       	sbrs	r24, 7
    3a0c:	fc cf       	rjmp	.-8      	; 0x3a06 <main+0x97a>
		return SPI.DATA;
    3a0e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a12:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a16:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a1a:	87 ff       	sbrs	r24, 7
    3a1c:	fc cf       	rjmp	.-8      	; 0x3a16 <main+0x98a>
		return SPI.DATA;
    3a1e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a22:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a26:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a2a:	87 ff       	sbrs	r24, 7
    3a2c:	fc cf       	rjmp	.-8      	; 0x3a26 <main+0x99a>
		return SPI.DATA;
    3a2e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a32:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a36:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a3a:	87 ff       	sbrs	r24, 7
    3a3c:	fc cf       	rjmp	.-8      	; 0x3a36 <main+0x9aa>
		return SPI.DATA;
    3a3e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a42:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a46:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a4a:	87 ff       	sbrs	r24, 7
    3a4c:	fc cf       	rjmp	.-8      	; 0x3a46 <main+0x9ba>
		return SPI.DATA;
    3a4e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3a52:	fe 01       	movw	r30, r28
    3a54:	31 96       	adiw	r30, 0x01	; 1
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3a56:	80 81       	ld	r24, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a58:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a5c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a60:	87 ff       	sbrs	r24, 7
    3a62:	fc cf       	rjmp	.-8      	; 0x3a5c <main+0x9d0>
		return SPI.DATA;
    3a64:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3a68:	81 93       	st	Z+, r24
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3a6a:	e8 15       	cp	r30, r8
    3a6c:	f9 05       	cpc	r31, r9
    3a6e:	99 f7       	brne	.-26     	; 0x3a56 <main+0x9ca>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3a70:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3a74:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3a78:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
	{	
		if (checkReadReady())
		{
			uint32_t x = 0;
			read((uint8_t*)&x,(uint8_t*)&x,4);
			return x == 0xFFFFFFFF;
    3a7c:	89 81       	ldd	r24, Y+1	; 0x01
    3a7e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a80:	ab 81       	ldd	r26, Y+3	; 0x03
    3a82:	bc 81       	ldd	r27, Y+4	; 0x04
				
				case APP_SET_TIME:
				
				    StandBy(false);	
					
					if (!Ram.cleared()) 
    3a84:	8f 3f       	cpi	r24, 0xFF	; 255
    3a86:	9f 4f       	sbci	r25, 0xFF	; 255
    3a88:	af 4f       	sbci	r26, 0xFF	; 255
    3a8a:	bf 4f       	sbci	r27, 0xFF	; 255
    3a8c:	e1 f1       	breq	.+120    	; 0x3b06 <main+0xa7a>
    3a8e:	a2 cf       	rjmp	.-188    	; 0x39d4 <main+0x948>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a90:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a94:	87 ff       	sbrs	r24, 7
    3a96:	fc cf       	rjmp	.-8      	; 0x3a90 <main+0xa04>
		return SPI.DATA;
    3a98:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3a9c:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3aa0:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3aa4:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3aa6:	95 e0       	ldi	r25, 0x05	; 5
    3aa8:	e7 ee       	ldi	r30, 0xE7	; 231
    3aaa:	f3 e0       	ldi	r31, 0x03	; 3
    3aac:	31 97       	sbiw	r30, 0x01	; 1
    3aae:	f1 f7       	brne	.-4      	; 0x3aac <main+0xa20>
    3ab0:	00 c0       	rjmp	.+0      	; 0x3ab2 <main+0xa26>
    3ab2:	00 00       	nop
    3ab4:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3ab8:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3abc:	27 ff       	sbrs	r18, 7
    3abe:	fc cf       	rjmp	.-8      	; 0x3ab8 <main+0xa2c>
		return SPI.DATA;
    3ac0:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3ac4:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3ac8:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3acc:	27 ff       	sbrs	r18, 7
    3ace:	fc cf       	rjmp	.-8      	; 0x3ac8 <main+0xa3c>
		return SPI.DATA;
    3ad0:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    3ad4:	22 30       	cpi	r18, 0x02	; 2
    3ad6:	41 f4       	brne	.+16     	; 0x3ae8 <main+0xa5c>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3ad8:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3adc:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3ae0:	80 e6       	ldi	r24, 0x60	; 96
    3ae2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3ae6:	03 c0       	rjmp	.+6      	; 0x3aee <main+0xa62>
    3ae8:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    3aea:	39 f0       	breq	.+14     	; 0x3afa <main+0xa6e>
    3aec:	dd cf       	rjmp	.-70     	; 0x3aa8 <main+0xa1c>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3aee:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3af2:	87 ff       	sbrs	r24, 7
    3af4:	fc cf       	rjmp	.-8      	; 0x3aee <main+0xa62>
		return SPI.DATA;
    3af6:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3afa:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3afe:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3b02:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
					{
						Ram.startClear();
					}
					workData.AppState = APP_CLEAR_RAM;
    3b06:	b0 92 00 40 	sts	0x4000, r11	; 0x804000 <__DATA_REGION_ORIGIN__>
				break;
    3b0a:	63 c1       	rjmp	.+710    	; 0x3dd2 <main+0xd46>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3b0c:	81 e3       	ldi	r24, 0x31	; 49
    3b0e:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3b12:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3b16:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3b1a:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b1c:	95 e0       	ldi	r25, 0x05	; 5
    3b1e:	e7 ee       	ldi	r30, 0xE7	; 231
    3b20:	f3 e0       	ldi	r31, 0x03	; 3
    3b22:	31 97       	sbiw	r30, 0x01	; 1
    3b24:	f1 f7       	brne	.-4      	; 0x3b22 <main+0xa96>
    3b26:	00 c0       	rjmp	.+0      	; 0x3b28 <main+0xa9c>
    3b28:	00 00       	nop
    3b2a:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b2e:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b32:	27 ff       	sbrs	r18, 7
    3b34:	fc cf       	rjmp	.-8      	; 0x3b2e <main+0xaa2>
		return SPI.DATA;
    3b36:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b3a:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b3e:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b42:	27 ff       	sbrs	r18, 7
    3b44:	fc cf       	rjmp	.-8      	; 0x3b3e <main+0xab2>
		return SPI.DATA;
    3b46:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    3b4a:	21 11       	cpse	r18, r1
    3b4c:	04 c0       	rjmp	.+8      	; 0x3b56 <main+0xaca>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3b4e:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			
			if (spi(0) == status)
			{				
				CS_off();				
				//PORTD.OUTCLR = 1<< 1;
				return true;
    3b52:	81 e0       	ldi	r24, 0x01	; 1
    3b54:	04 c0       	rjmp	.+8      	; 0x3b5e <main+0xad2>
    3b56:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    3b58:	11 f7       	brne	.-60     	; 0x3b1e <main+0xa92>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3b5a:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3b5e:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3b62:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
					
				case APP_CLEAR_RAM:					
					if (Ram.checkReadReady()) 
    3b66:	88 23       	and	r24, r24
    3b68:	09 f4       	brne	.+2      	; 0x3b6c <main+0xae0>
    3b6a:	33 c1       	rjmp	.+614    	; 0x3dd2 <main+0xd46>
					{
						workData.AppState = APP_DELAY;
    3b6c:	60 92 00 40 	sts	0x4000, r6	; 0x804000 <__DATA_REGION_ORIGIN__>
						 SaveChargeAndStateToEEP_Async();					
    3b70:	0e 94 1f 14 	call	0x283e	; 0x283e <_ZL29SaveChargeAndStateToEEP_Asyncv>
						wdt_enable(WDTO_N);
    3b74:	88 ed       	ldi	r24, 0xD8	; 216
    3b76:	a8 95       	wdr
    3b78:	84 bf       	out	0x34, r24	; 52
    3b7a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3b7e:	84 60       	ori	r24, 0x04	; 4
    3b80:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3b84:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    3b88:	81 fd       	sbrc	r24, 1
    3b8a:	fc cf       	rjmp	.-8      	; 0x3b84 <main+0xaf8>
    3b8c:	22 c1       	rjmp	.+580    	; 0x3dd2 <main+0xd46>
					}
				break;
				case APP_DELAY:					
					if (workData.time >= 0)
    3b8e:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3b92:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3b96:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3b9a:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    3b9e:	b7 fd       	sbrc	r27, 7
    3ba0:	18 c1       	rjmp	.+560    	; 0x3dd2 <main+0xd46>
					{						
						workData.AppState = APP_WORK;	
    3ba2:	a0 92 00 40 	sts	0x4000, r10	; 0x804000 <__DATA_REGION_ORIGIN__>
												
			ResetFunction = 33;
    3ba6:	81 e2       	ldi	r24, 0x21	; 33
    3ba8:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
						SaveChargeAndStateToEEP_Async();					
    3bac:	0e 94 1f 14 	call	0x283e	; 0x283e <_ZL29SaveChargeAndStateToEEP_Asyncv>
			ResetFunction = 34;
    3bb0:	82 e2       	ldi	r24, 0x22	; 34
    3bb2:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
    3bb6:	80 e8       	ldi	r24, 0x80	; 128
    3bb8:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    3bbc:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
												
						WakeUp();
			ResetFunction = 35;
    3bc0:	83 e2       	ldi	r24, 0x23	; 35
    3bc2:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
			//| 0 << SPI_BUFWR_bp /* Buffer Write Mode: disabled */
			//| SPI_MODE_3_gc     /* SPI Mode 3 */
			| 1 << SPI_SSD_bp;  /* Slave Select Disable: disabled */		
	}
	INLN void SetWritePage(uint8_t* page) {waddr.u32 = * (uint32_t*) page;}	
	INLN void ResetPageBase(void) {waddr.u32=0; pageCnt=0;}		
    3bc6:	10 92 4e 41 	sts	0x414E, r1	; 0x80414e <_ZL3Ram>
    3bca:	10 92 4f 41 	sts	0x414F, r1	; 0x80414f <_ZL3Ram+0x1>
    3bce:	10 92 50 41 	sts	0x4150, r1	; 0x804150 <_ZL3Ram+0x2>
    3bd2:	10 92 51 41 	sts	0x4151, r1	; 0x804151 <_ZL3Ram+0x3>
    3bd6:	10 92 52 42 	sts	0x4252, r1	; 0x804252 <_ZL3Ram+0x104>
    3bda:	10 92 53 42 	sts	0x4253, r1	; 0x804253 <_ZL3Ram+0x105>
						Ram.ResetPageBase();
			ResetFunction = 36;
    3bde:	84 e2       	ldi	r24, 0x24	; 36
    3be0:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
		Vmv++;
		nnkAC2.DACREF = *Vmv/4;
	}
	INLN void ClearCounts(void)
	{
		nnkTB1.CNT = 0;
    3be4:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    3be8:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		nnkTB2.CNT = 0;
    3bec:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    3bf0:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
						nnk.ClearCounts();
			ResetFunction = 37;
    3bf4:	85 e2       	ldi	r24, 0x25	; 37
    3bf6:	eb c0       	rjmp	.+470    	; 0x3dce <main+0xd42>
					} 					
				break;					
				case APP_WORK:
				    ResetFunction = 4;												
    3bf8:	70 92 c1 42 	sts	0x42C1, r7	; 0x8042c1 <__bss_end>
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
		if (pageCnt + cnt >= 0x100)
    3bfc:	00 91 52 42 	lds	r16, 0x4252	; 0x804252 <_ZL3Ram+0x104>
    3c00:	10 91 53 42 	lds	r17, 0x4253	; 0x804253 <_ZL3Ram+0x105>
    3c04:	c8 01       	movw	r24, r16
    3c06:	86 96       	adiw	r24, 0x26	; 38
    3c08:	8f 3f       	cpi	r24, 0xFF	; 255
    3c0a:	91 05       	cpc	r25, r1
    3c0c:	09 f0       	breq	.+2      	; 0x3c10 <main+0xb84>
    3c0e:	08 f4       	brcc	.+2      	; 0x3c12 <main+0xb86>
    3c10:	c6 c0       	rjmp	.+396    	; 0x3d9e <main+0xd12>
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
    3c12:	c0 2e       	mov	r12, r16
    3c14:	c1 94       	neg	r12
    3c16:	d1 2c       	mov	r13, r1
    3c18:	a6 01       	movw	r20, r12
    3c1a:	61 e0       	ldi	r22, 0x01	; 1
    3c1c:	70 e4       	ldi	r23, 0x40	; 64
    3c1e:	c8 01       	movw	r24, r16
    3c20:	8e 5a       	subi	r24, 0xAE	; 174
    3c22:	9e 4b       	sbci	r25, 0xBE	; 190
    3c24:	0e 94 d8 29 	call	0x53b0	; 0x53b0 <memcpy>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3c28:	81 e3       	ldi	r24, 0x31	; 49
    3c2a:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3c2e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3c32:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3c36:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c38:	95 e0       	ldi	r25, 0x05	; 5
    3c3a:	e7 ee       	ldi	r30, 0xE7	; 231
    3c3c:	f3 e0       	ldi	r31, 0x03	; 3
    3c3e:	31 97       	sbiw	r30, 0x01	; 1
    3c40:	f1 f7       	brne	.-4      	; 0x3c3e <main+0xbb2>
    3c42:	00 c0       	rjmp	.+0      	; 0x3c44 <main+0xbb8>
    3c44:	00 00       	nop
    3c46:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c4a:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c4e:	27 ff       	sbrs	r18, 7
    3c50:	fc cf       	rjmp	.-8      	; 0x3c4a <main+0xbbe>
		return SPI.DATA;
    3c52:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c56:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c5a:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c5e:	27 ff       	sbrs	r18, 7
    3c60:	fc cf       	rjmp	.-8      	; 0x3c5a <main+0xbce>
		return SPI.DATA;
    3c62:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    3c66:	21 11       	cpse	r18, r1
    3c68:	08 c0       	rjmp	.+16     	; 0x3c7a <main+0xbee>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3c6a:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3c6e:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c72:	86 e0       	ldi	r24, 0x06	; 6
    3c74:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3c78:	03 c0       	rjmp	.+6      	; 0x3c80 <main+0xbf4>
    3c7a:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    3c7c:	f1 f6       	brne	.-68     	; 0x3c3a <main+0xbae>
    3c7e:	2e c0       	rjmp	.+92     	; 0x3cdc <main+0xc50>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c80:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c84:	87 ff       	sbrs	r24, 7
    3c86:	fc cf       	rjmp	.-8      	; 0x3c80 <main+0xbf4>
		return SPI.DATA;
    3c88:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3c8c:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3c90:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3c94:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c96:	95 e0       	ldi	r25, 0x05	; 5
    3c98:	e7 ee       	ldi	r30, 0xE7	; 231
    3c9a:	f3 e0       	ldi	r31, 0x03	; 3
    3c9c:	31 97       	sbiw	r30, 0x01	; 1
    3c9e:	f1 f7       	brne	.-4      	; 0x3c9c <main+0xc10>
    3ca0:	00 c0       	rjmp	.+0      	; 0x3ca2 <main+0xc16>
    3ca2:	00 00       	nop
    3ca4:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3ca8:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3cac:	27 ff       	sbrs	r18, 7
    3cae:	fc cf       	rjmp	.-8      	; 0x3ca8 <main+0xc1c>
		return SPI.DATA;
    3cb0:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3cb4:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3cb8:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3cbc:	27 ff       	sbrs	r18, 7
    3cbe:	fc cf       	rjmp	.-8      	; 0x3cb8 <main+0xc2c>
		return SPI.DATA;
    3cc0:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    3cc4:	22 30       	cpi	r18, 0x02	; 2
    3cc6:	41 f4       	brne	.+16     	; 0x3cd8 <main+0xc4c>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3cc8:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3ccc:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3cd0:	82 e1       	ldi	r24, 0x12	; 18
    3cd2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3cd6:	05 c0       	rjmp	.+10     	; 0x3ce2 <main+0xc56>
    3cd8:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    3cda:	f1 f6       	brne	.-68     	; 0x3c98 <main+0xc0c>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3cdc:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
    3ce0:	51 c0       	rjmp	.+162    	; 0x3d84 <main+0xcf8>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3ce2:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3ce6:	87 ff       	sbrs	r24, 7
    3ce8:	fc cf       	rjmp	.-8      	; 0x3ce2 <main+0xc56>
		return SPI.DATA;
    3cea:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			{
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
    3cee:	80 91 51 41 	lds	r24, 0x4151	; 0x804151 <_ZL3Ram+0x3>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3cf2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3cf6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3cfa:	87 ff       	sbrs	r24, 7
    3cfc:	fc cf       	rjmp	.-8      	; 0x3cf6 <main+0xc6a>
		return SPI.DATA;
    3cfe:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
    3d02:	80 91 50 41 	lds	r24, 0x4150	; 0x804150 <_ZL3Ram+0x2>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d06:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d0a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d0e:	87 ff       	sbrs	r24, 7
    3d10:	fc cf       	rjmp	.-8      	; 0x3d0a <main+0xc7e>
		return SPI.DATA;
    3d12:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
				spi(waddr.B[1]);
    3d16:	80 91 4f 41 	lds	r24, 0x414F	; 0x80414f <_ZL3Ram+0x1>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d1a:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d1e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d22:	87 ff       	sbrs	r24, 7
    3d24:	fc cf       	rjmp	.-8      	; 0x3d1e <main+0xc92>
		return SPI.DATA;
    3d26:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d2a:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d2e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d32:	87 ff       	sbrs	r24, 7
    3d34:	fc cf       	rjmp	.-8      	; 0x3d2e <main+0xca2>
		return SPI.DATA;
    3d36:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3d3a:	e2 e5       	ldi	r30, 0x52	; 82
    3d3c:	f1 e4       	ldi	r31, 0x41	; 65
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
		{
			spi(*buff++);
    3d3e:	81 91       	ld	r24, Z+

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d40:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d44:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d48:	87 ff       	sbrs	r24, 7
    3d4a:	fc cf       	rjmp	.-8      	; 0x3d44 <main+0xcb8>
		return SPI.DATA;
    3d4c:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			
		} while (--cnt > 0);
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
    3d50:	82 e5       	ldi	r24, 0x52	; 82
    3d52:	92 e4       	ldi	r25, 0x42	; 66
    3d54:	8e 17       	cp	r24, r30
    3d56:	9f 07       	cpc	r25, r31
    3d58:	91 f7       	brne	.-28     	; 0x3d3e <main+0xcb2>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3d5a:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				
				SPI_write(page, 0);
				
				CS_off();
				
				waddr.u32 += 0x100;
    3d5e:	80 91 4e 41 	lds	r24, 0x414E	; 0x80414e <_ZL3Ram>
    3d62:	90 91 4f 41 	lds	r25, 0x414F	; 0x80414f <_ZL3Ram+0x1>
    3d66:	a0 91 50 41 	lds	r26, 0x4150	; 0x804150 <_ZL3Ram+0x2>
    3d6a:	b0 91 51 41 	lds	r27, 0x4151	; 0x804151 <_ZL3Ram+0x3>
    3d6e:	9f 5f       	subi	r25, 0xFF	; 255
    3d70:	af 4f       	sbci	r26, 0xFF	; 255
    3d72:	bf 4f       	sbci	r27, 0xFF	; 255
    3d74:	80 93 4e 41 	sts	0x414E, r24	; 0x80414e <_ZL3Ram>
    3d78:	90 93 4f 41 	sts	0x414F, r25	; 0x80414f <_ZL3Ram+0x1>
    3d7c:	a0 93 50 41 	sts	0x4150, r26	; 0x804150 <_ZL3Ram+0x2>
    3d80:	b0 93 51 41 	sts	0x4151, r27	; 0x804151 <_ZL3Ram+0x3>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3d84:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3d88:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		if (pageCnt + cnt >= 0x100)
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
			res = writePage();
			pageCnt = 0;
    3d8c:	10 92 52 42 	sts	0x4252, r1	; 0x804252 <_ZL3Ram+0x104>
    3d90:	10 92 53 42 	sts	0x4253, r1	; 0x804253 <_ZL3Ram+0x105>
			cnt -= pc;
    3d94:	0a 5d       	subi	r16, 0xDA	; 218
			buf += pc;					
    3d96:	b6 01       	movw	r22, r12
    3d98:	6f 5f       	subi	r22, 0xFF	; 255
    3d9a:	7f 4b       	sbci	r23, 0xBF	; 191
    3d9c:	03 c0       	rjmp	.+6      	; 0x3da4 <main+0xd18>
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
		if (pageCnt + cnt >= 0x100)
    3d9e:	06 e2       	ldi	r16, 0x26	; 38
    3da0:	61 e0       	ldi	r22, 0x01	; 1
    3da2:	70 e4       	ldi	r23, 0x40	; 64
			res = writePage();
			pageCnt = 0;
			cnt -= pc;
			buf += pc;					
		}
		memcpy( &page[pageCnt], buf,cnt);
    3da4:	10 e0       	ldi	r17, 0x00	; 0
    3da6:	80 91 52 42 	lds	r24, 0x4252	; 0x804252 <_ZL3Ram+0x104>
    3daa:	90 91 53 42 	lds	r25, 0x4253	; 0x804253 <_ZL3Ram+0x105>
    3dae:	a8 01       	movw	r20, r16
    3db0:	8e 5a       	subi	r24, 0xAE	; 174
    3db2:	9e 4b       	sbci	r25, 0xBE	; 190
    3db4:	0e 94 d8 29 	call	0x53b0	; 0x53b0 <memcpy>
		pageCnt += cnt;
    3db8:	80 91 52 42 	lds	r24, 0x4252	; 0x804252 <_ZL3Ram+0x104>
    3dbc:	90 91 53 42 	lds	r25, 0x4253	; 0x804253 <_ZL3Ram+0x105>
    3dc0:	08 0f       	add	r16, r24
    3dc2:	19 1f       	adc	r17, r25
    3dc4:	00 93 52 42 	sts	0x4252, r16	; 0x804252 <_ZL3Ram+0x104>
    3dc8:	10 93 53 42 	sts	0x4253, r17	; 0x804253 <_ZL3Ram+0x105>
				    Ram.write(reinterpret_cast<uint8_t*>(&workData.time), sizeof(RamData_t));				
					ResetFunction = 40;
    3dcc:	88 e2       	ldi	r24, 0x28	; 40
    3dce:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
	}
	
	INLN bool checkReadyRxD(void)
	{
		
		if (GPR.GPR0 & (1 << usartNo))
    3dd2:	e2 9b       	sbis	0x1c, 2	; 28
    3dd4:	45 cb       	rjmp	.-2422   	; 0x3460 <main+0x3d4>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    3dd6:	e2 98       	cbi	0x1c, 2	; 28
			}
		} // ~if (SysTick.Is2SecTick())
		if (Com.checkReadyRxD())
		{
			uint8_t tmp = Com.buf[0] & 0xF0;
			if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    3dd8:	60 91 38 41 	lds	r22, 0x4138	; 0x804138 <__data_end+0x100>
    3ddc:	63 30       	cpi	r22, 0x03	; 3
    3dde:	08 f4       	brcc	.+2      	; 0x3de2 <main+0xd56>
    3de0:	37 cb       	rjmp	.-2450   	; 0x3450 <main+0x3c4>
				break;
			}
		} // ~if (SysTick.Is2SecTick())
		if (Com.checkReadyRxD())
		{
			uint8_t tmp = Com.buf[0] & 0xF0;
    3de2:	80 91 38 40 	lds	r24, 0x4038	; 0x804038 <__data_end>
    3de6:	80 7f       	andi	r24, 0xF0	; 240
			if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    3de8:	80 35       	cpi	r24, 0x50	; 80
    3dea:	19 f0       	breq	.+6      	; 0x3df2 <main+0xd66>
    3dec:	80 3f       	cpi	r24, 0xF0	; 240
    3dee:	09 f0       	breq	.+2      	; 0x3df2 <main+0xd66>
    3df0:	2f cb       	rjmp	.-2466   	; 0x3450 <main+0x3c4>
    3df2:	88 e3       	ldi	r24, 0x38	; 56
    3df4:	90 e4       	ldi	r25, 0x40	; 64
    3df6:	0e 94 61 12 	call	0x24c2	; 0x24c2 <crc16>
    3dfa:	bc 01       	movw	r22, r24
    3dfc:	89 2b       	or	r24, r25
    3dfe:	09 f0       	breq	.+2      	; 0x3e02 <main+0xd76>
    3e00:	27 cb       	rjmp	.-2482   	; 0x3450 <main+0x3c4>
			{
				if (TurboTimer > 0) TurboTimer = 4;
    3e02:	80 91 3f 41 	lds	r24, 0x413F	; 0x80413f <_ZL10TurboTimer>
    3e06:	88 23       	and	r24, r24
    3e08:	19 f0       	breq	.+6      	; 0x3e10 <main+0xd84>
    3e0a:	84 e0       	ldi	r24, 0x04	; 4
    3e0c:	80 93 3f 41 	sts	0x413F, r24	; 0x80413f <_ZL10TurboTimer>
				ResetFunction = 5;												
    3e10:	85 e0       	ldi	r24, 0x05	; 5
    3e12:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
	TurboTimer = 0;	
}

static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
    3e16:	90 91 38 40 	lds	r25, 0x4038	; 0x804038 <__data_end>
    3e1a:	98 35       	cpi	r25, 0x58	; 88
    3e1c:	09 f4       	brne	.+2      	; 0x3e20 <main+0xd94>
    3e1e:	6d c1       	rjmp	.+730    	; 0x40fa <__DATA_REGION_LENGTH__+0xfa>
    3e20:	90 f4       	brcc	.+36     	; 0x3e46 <main+0xdba>
    3e22:	95 35       	cpi	r25, 0x55	; 85
    3e24:	09 f4       	brne	.+2      	; 0x3e28 <main+0xd9c>
    3e26:	33 c4       	rjmp	.+2150   	; 0x468e <__DATA_REGION_LENGTH__+0x68e>
    3e28:	38 f4       	brcc	.+14     	; 0x3e38 <main+0xdac>
    3e2a:	91 35       	cpi	r25, 0x51	; 81
    3e2c:	09 f4       	brne	.+2      	; 0x3e30 <main+0xda4>
    3e2e:	be c1       	rjmp	.+892    	; 0x41ac <__DATA_REGION_LENGTH__+0x1ac>
    3e30:	92 35       	cpi	r25, 0x52	; 82
    3e32:	09 f4       	brne	.+2      	; 0x3e36 <main+0xdaa>
    3e34:	e1 c5       	rjmp	.+3010   	; 0x49f8 <__DATA_REGION_LENGTH__+0x9f8>
    3e36:	2c c6       	rjmp	.+3160   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
    3e38:	96 35       	cpi	r25, 0x56	; 86
    3e3a:	09 f4       	brne	.+2      	; 0x3e3e <main+0xdb2>
    3e3c:	67 c4       	rjmp	.+2254   	; 0x470c <__DATA_REGION_LENGTH__+0x70c>
    3e3e:	97 35       	cpi	r25, 0x57	; 87
    3e40:	09 f4       	brne	.+2      	; 0x3e44 <main+0xdb8>
    3e42:	24 c5       	rjmp	.+2632   	; 0x488c <__DATA_REGION_LENGTH__+0x88c>
    3e44:	25 c6       	rjmp	.+3146   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
    3e46:	95 3f       	cpi	r25, 0xF5	; 245
    3e48:	79 f0       	breq	.+30     	; 0x3e68 <main+0xddc>
    3e4a:	38 f4       	brcc	.+14     	; 0x3e5a <main+0xdce>
    3e4c:	99 35       	cpi	r25, 0x59	; 89
    3e4e:	09 f4       	brne	.+2      	; 0x3e52 <main+0xdc6>
    3e50:	b5 c2       	rjmp	.+1386   	; 0x43bc <__DATA_REGION_LENGTH__+0x3bc>
    3e52:	9c 35       	cpi	r25, 0x5C	; 92
    3e54:	09 f4       	brne	.+2      	; 0x3e58 <main+0xdcc>
    3e56:	dc c3       	rjmp	.+1976   	; 0x4610 <__DATA_REGION_LENGTH__+0x610>
    3e58:	1b c6       	rjmp	.+3126   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
    3e5a:	9a 3f       	cpi	r25, 0xFA	; 250
    3e5c:	09 f4       	brne	.+2      	; 0x3e60 <main+0xdd4>
    3e5e:	a5 c0       	rjmp	.+330    	; 0x3faa <main+0xf1e>
    3e60:	9d 3f       	cpi	r25, 0xFD	; 253
    3e62:	09 f4       	brne	.+2      	; 0x3e66 <main+0xdda>
    3e64:	e6 c0       	rjmp	.+460    	; 0x4032 <__DATA_REGION_LENGTH__+0x32>
    3e66:	14 c6       	rjmp	.+3112   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
	{
		case CMD_TIME_SYNC:
		if (Com.Count == HEADER_LEN + 4 + CRC_LEN)
    3e68:	80 91 38 41 	lds	r24, 0x4138	; 0x804138 <__data_end+0x100>
    3e6c:	87 30       	cpi	r24, 0x07	; 7
    3e6e:	09 f0       	breq	.+2      	; 0x3e72 <main+0xde6>
    3e70:	0f c6       	rjmp	.+3102   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
		{
			int32_t* wait_time = (int32_t*) &Com.buf[DATA_POS];
			wdt_disable();
    3e72:	88 ed       	ldi	r24, 0xD8	; 216
    3e74:	a8 95       	wdr
    3e76:	84 bf       	out	0x34, r24	; 52
    3e78:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3e7c:	80 7f       	andi	r24, 0xF0	; 240
    3e7e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
			//setup sleep timer, stop all peripheral work, goto idle mode
			if (*wait_time == 0)
    3e82:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <__data_end+0x1>
    3e86:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <__data_end+0x2>
    3e8a:	a0 91 3b 40 	lds	r26, 0x403B	; 0x80403b <__data_end+0x3>
    3e8e:	b0 91 3c 40 	lds	r27, 0x403C	; 0x80403c <__data_end+0x4>
    3e92:	89 2b       	or	r24, r25
    3e94:	8a 2b       	or	r24, r26
    3e96:	8b 2b       	or	r24, r27
    3e98:	51 f4       	brne	.+20     	; 0x3eae <main+0xe22>
			{
				workData.AppState = APP_IDLE;  
    3e9a:	84 e0       	ldi	r24, 0x04	; 4
    3e9c:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    3ea0:	80 e1       	ldi	r24, 0x10	; 16
    3ea2:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    3ea6:	80 e8       	ldi	r24, 0x80	; 128
    3ea8:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    3eac:	7b c0       	rjmp	.+246    	; 0x3fa4 <main+0xf18>
   }
   
  
	INLN void resetTik(void)
	{
		TCA.SINGLE.CTRLA = 0;
    3eae:	10 92 00 0a 	sts	0x0A00, r1	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		TCA.SINGLE.CNT = 0;
    3eb2:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <__TEXT_REGION_LENGTH__+0x7e0a20>
    3eb6:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <__TEXT_REGION_LENGTH__+0x7e0a21>
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    3eba:	80 e4       	ldi	r24, 0x40	; 64
    3ebc:	80 93 64 42 	sts	0x4264, r24	; 0x804264 <Clock>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    3ec0:	8f e8       	ldi	r24, 0x8F	; 143
    3ec2:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
				StandBy(true);
			}
			else
			{
				Clock.resetTik();
				workData.time = *wait_time;
    3ec6:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <__data_end+0x1>
    3eca:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <__data_end+0x2>
    3ece:	a0 91 3b 40 	lds	r26, 0x403B	; 0x80403b <__data_end+0x3>
    3ed2:	b0 91 3c 40 	lds	r27, 0x403C	; 0x80403c <__data_end+0x4>
    3ed6:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3eda:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3ede:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3ee2:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
				if (workData.AppState > APP_DELAY)
    3ee6:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3eea:	83 30       	cpi	r24, 0x03	; 3
    3eec:	40 f0       	brcs	.+16     	; 0x3efe <main+0xe72>
				{
					workData.AppState = APP_SET_TIME;
    3eee:	10 92 00 40 	sts	0x4000, r1	; 0x804000 <__DATA_REGION_ORIGIN__>
    3ef2:	80 e1       	ldi	r24, 0x10	; 16
    3ef4:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    3ef8:	80 e8       	ldi	r24, 0x80	; 128
    3efa:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
}

// СОБЫТИЕ: постановка на задержку пользователем
static void ResetErrorsInEEP(void)
{
	eep_errors_t e = {0,0,0,DEFAULT_KADR,DEFAULT_KADR};
    3efe:	8c e0       	ldi	r24, 0x0C	; 12
    3f00:	eb e2       	ldi	r30, 0x2B	; 43
    3f02:	f0 e4       	ldi	r31, 0x40	; 64
    3f04:	de 01       	movw	r26, r28
    3f06:	11 96       	adiw	r26, 0x01	; 1
    3f08:	01 90       	ld	r0, Z+
    3f0a:	0d 92       	st	X+, r0
    3f0c:	8a 95       	dec	r24
    3f0e:	e1 f7       	brne	.-8      	; 0x3f08 <main+0xe7c>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    3f10:	ef 99       	sbic	0x1d, 7	; 29
    3f12:	48 c0       	rjmp	.+144    	; 0x3fa4 <main+0xf18>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    3f14:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    3f16:	8c e0       	ldi	r24, 0x0C	; 12
    3f18:	fe 01       	movw	r30, r28
    3f1a:	31 96       	adiw	r30, 0x01	; 1
    3f1c:	ad e9       	ldi	r26, 0x9D	; 157
    3f1e:	b2 e4       	ldi	r27, 0x42	; 66
    3f20:	01 90       	ld	r0, Z+
    3f22:	0d 92       	st	X+, r0
    3f24:	8a 95       	dec	r24
    3f26:	e1 f7       	brne	.-8      	; 0x3f20 <main+0xe94>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    3f28:	80 e1       	ldi	r24, 0x10	; 16
    3f2a:	94 e1       	ldi	r25, 0x14	; 20
    3f2c:	80 93 bf 42 	sts	0x42BF, r24	; 0x8042bf <eep+0x22>
    3f30:	90 93 c0 42 	sts	0x42C0, r25	; 0x8042c0 <eep+0x23>
		writeN = cnt;
    3f34:	8c e0       	ldi	r24, 0x0C	; 12
    3f36:	80 93 bd 42 	sts	0x42BD, r24	; 0x8042bd <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    3f3a:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3f3e:	83 70       	andi	r24, 0x03	; 3
    3f40:	e1 f7       	brne	.-8      	; 0x3f3a <main+0xeae>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    3f42:	8c e1       	ldi	r24, 0x1C	; 28
    3f44:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    3f48:	e0 91 bf 42 	lds	r30, 0x42BF	; 0x8042bf <eep+0x22>
    3f4c:	f0 91 c0 42 	lds	r31, 0x42C0	; 0x8042c0 <eep+0x23>
    3f50:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    3f52:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3f56:	83 70       	andi	r24, 0x03	; 3
    3f58:	e1 f7       	brne	.-8      	; 0x3f52 <main+0xec6>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    3f5a:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    3f5e:	82 e1       	ldi	r24, 0x12	; 18
    3f60:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    3f64:	80 e0       	ldi	r24, 0x00	; 0
    3f66:	90 91 bd 42 	lds	r25, 0x42BD	; 0x8042bd <eep+0x20>
    3f6a:	89 17       	cp	r24, r25
    3f6c:	98 f4       	brcc	.+38     	; 0x3f94 <main+0xf08>
    3f6e:	a0 91 bf 42 	lds	r26, 0x42BF	; 0x8042bf <eep+0x22>
    3f72:	b0 91 c0 42 	lds	r27, 0x42C0	; 0x8042c0 <eep+0x23>
    3f76:	9d 01       	movw	r18, r26
    3f78:	2f 5f       	subi	r18, 0xFF	; 255
    3f7a:	3f 4f       	sbci	r19, 0xFF	; 255
    3f7c:	20 93 bf 42 	sts	0x42BF, r18	; 0x8042bf <eep+0x22>
    3f80:	30 93 c0 42 	sts	0x42C0, r19	; 0x8042c0 <eep+0x23>
    3f84:	e8 2f       	mov	r30, r24
    3f86:	f0 e0       	ldi	r31, 0x00	; 0
    3f88:	e3 56       	subi	r30, 0x63	; 99
    3f8a:	fd 4b       	sbci	r31, 0xBD	; 189
    3f8c:	90 81       	ld	r25, Z
    3f8e:	9c 93       	st	X, r25
    3f90:	8f 5f       	subi	r24, 0xFF	; 255
    3f92:	e9 cf       	rjmp	.-46     	; 0x3f66 <main+0xeda>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    3f94:	80 e0       	ldi	r24, 0x00	; 0
    3f96:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    3f9a:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    3f9c:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3fa0:	83 70       	andi	r24, 0x03	; 3
    3fa2:	e1 f7       	brne	.-8      	; 0x3f9c <main+0xf10>
					StandBy(false);
				}
				ResetErrorsInEEP();
			}
			//update eeprom charge
			SaveChargeAndStateToEEP_Async();		
    3fa4:	0e 94 1f 14 	call	0x283e	; 0x283e <_ZL29SaveChargeAndStateToEEP_Asyncv>
    3fa8:	73 c5       	rjmp	.+2790   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
		}
		break;
		case CMD_BEACON:
		if (Com.Count == HEADER_LEN + 4 + CRC_LEN)
    3faa:	80 91 38 41 	lds	r24, 0x4138	; 0x804138 <__data_end+0x100>
    3fae:	87 30       	cpi	r24, 0x07	; 7
    3fb0:	09 f0       	breq	.+2      	; 0x3fb4 <main+0xf28>
    3fb2:	6e c5       	rjmp	.+2780   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
   }
   
  
	INLN void resetTik(void)
	{
		TCA.SINGLE.CTRLA = 0;
    3fb4:	10 92 00 0a 	sts	0x0A00, r1	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		TCA.SINGLE.CNT = 0;
    3fb8:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <__TEXT_REGION_LENGTH__+0x7e0a20>
    3fbc:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <__TEXT_REGION_LENGTH__+0x7e0a21>
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    3fc0:	80 e4       	ldi	r24, 0x40	; 64
    3fc2:	80 93 64 42 	sts	0x4264, r24	; 0x804264 <Clock>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    3fc6:	8f e8       	ldi	r24, 0x8F	; 143
    3fc8:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		{
			Clock.resetTik();
			workData.time =  *(int32_t*)(&Com.buf[DATA_POS]);
    3fcc:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <__data_end+0x1>
    3fd0:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <__data_end+0x2>
    3fd4:	a0 91 3b 40 	lds	r26, 0x403B	; 0x80403b <__data_end+0x3>
    3fd8:	b0 91 3c 40 	lds	r27, 0x403C	; 0x80403c <__data_end+0x4>
    3fdc:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3fe0:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3fe4:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3fe8:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
			// ведущий модуль уже заработал если данный модуль еще спит то нужно также переходить в работу
			if (workData.AppState != APP_WORK)
    3fec:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3ff0:	83 30       	cpi	r24, 0x03	; 3
    3ff2:	09 f4       	brne	.+2      	; 0x3ff6 <main+0xf6a>
    3ff4:	4d c5       	rjmp	.+2714   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
			{
				workData.AppState = APP_WORK;
    3ff6:	83 e0       	ldi	r24, 0x03	; 3
    3ff8:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
    3ffc:	80 e8       	ldi	r24, 0x80	; 128
    3ffe:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    4002:	80 e1       	ldi	r24, 0x10	; 16
    4004:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			//| 0 << SPI_BUFWR_bp /* Buffer Write Mode: disabled */
			//| SPI_MODE_3_gc     /* SPI Mode 3 */
			| 1 << SPI_SSD_bp;  /* Slave Select Disable: disabled */		
	}
	INLN void SetWritePage(uint8_t* page) {waddr.u32 = * (uint32_t*) page;}	
	INLN void ResetPageBase(void) {waddr.u32=0; pageCnt=0;}		
    4008:	10 92 4e 41 	sts	0x414E, r1	; 0x80414e <_ZL3Ram>
    400c:	10 92 4f 41 	sts	0x414F, r1	; 0x80414f <_ZL3Ram+0x1>
    4010:	10 92 50 41 	sts	0x4150, r1	; 0x804150 <_ZL3Ram+0x2>
    4014:	10 92 51 41 	sts	0x4151, r1	; 0x804151 <_ZL3Ram+0x3>
    4018:	10 92 52 42 	sts	0x4252, r1	; 0x804252 <_ZL3Ram+0x104>
    401c:	10 92 53 42 	sts	0x4253, r1	; 0x804253 <_ZL3Ram+0x105>
		Vmv++;
		nnkAC2.DACREF = *Vmv/4;
	}
	INLN void ClearCounts(void)
	{
		nnkTB1.CNT = 0;
    4020:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    4024:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		nnkTB2.CNT = 0;
    4028:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    402c:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
    4030:	2f c5       	rjmp	.+2654   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
			}
		}
		break;
		case CMD_TURBO:
		{		
			uint8_t turbo = Com.buf[DATA_POS];
    4032:	10 91 39 40 	lds	r17, 0x4039	; 0x804039 <__data_end+0x1>
			
			if (turbo)
    4036:	11 23       	and	r17, r17
    4038:	a9 f1       	breq	.+106    	; 0x40a4 <__DATA_REGION_LENGTH__+0xa4>
			{
				curTurbo = turbo;
    403a:	10 93 3d 41 	sts	0x413D, r17	; 0x80413d <_ZL8curTurbo>
				TurboTimer =  4;
    403e:	84 e0       	ldi	r24, 0x04	; 4
    4040:	80 93 3f 41 	sts	0x413F, r24	; 0x80413f <_ZL10TurboTimer>
				if (turbo >= 3)
    4044:	13 30       	cpi	r17, 0x03	; 3
    4046:	b8 f0       	brcs	.+46     	; 0x4076 <__DATA_REGION_LENGTH__+0x76>
	
	INLN void MAXInternalClock(void)
	{
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    4048:	64 ea       	ldi	r22, 0xA4	; 164
    404a:	88 e6       	ldi	r24, 0x68	; 104
    404c:	90 e0       	ldi	r25, 0x00	; 0
    404e:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_FRQSEL_24M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		| 1 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);
		
		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    4052:	60 e0       	ldi	r22, 0x00	; 0
    4054:	80 e6       	ldi	r24, 0x60	; 96
    4056:	90 e0       	ldi	r25, 0x00	; 0
    4058:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK_MAX-1; /* Period: 0x100 */
    405c:	8f ef       	ldi	r24, 0xFF	; 255
    405e:	92 e0       	ldi	r25, 0x02	; 2
    4060:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    4064:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);		
    4068:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    406c:	80 fd       	sbrc	r24, 0
    406e:	fc cf       	rjmp	.-8      	; 0x4068 <__DATA_REGION_LENGTH__+0x68>
				{
					Clock.MAXInternalClock();
					Clock.HiSpeedReady = true;
    4070:	81 e0       	ldi	r24, 0x01	; 1
    4072:	80 93 66 42 	sts	0x4266, r24	; 0x804266 <Clock+0x2>
				}
				Indicator.User = true;
    4076:	81 e0       	ldi	r24, 0x01	; 1
    4078:	80 93 60 42 	sts	0x4260, r24	; 0x804260 <Indicator+0xc>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    407c:	84 e0       	ldi	r24, 0x04	; 4
    407e:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				Indicator.Off();
			}
			else RestoreTurbo();
			
			switch (turbo)
    4082:	13 30       	cpi	r17, 0x03	; 3
    4084:	a9 f0       	breq	.+42     	; 0x40b0 <__DATA_REGION_LENGTH__+0xb0>
    4086:	38 f4       	brcc	.+14     	; 0x4096 <__DATA_REGION_LENGTH__+0x96>
    4088:	11 30       	cpi	r17, 0x01	; 1
    408a:	79 f0       	breq	.+30     	; 0x40aa <__DATA_REGION_LENGTH__+0xaa>
    408c:	12 30       	cpi	r17, 0x02	; 2
    408e:	81 f5       	brne	.+96     	; 0x40f0 <__DATA_REGION_LENGTH__+0xf0>
			{
				case 1:
					Com.setBaud(500);
				break;
				case 2:
					Com.setBaud(1000);
    4090:	88 ee       	ldi	r24, 0xE8	; 232
    4092:	93 e0       	ldi	r25, 0x03	; 3
    4094:	2f c0       	rjmp	.+94     	; 0x40f4 <__DATA_REGION_LENGTH__+0xf4>
				Indicator.User = true;
				Indicator.Off();
			}
			else RestoreTurbo();
			
			switch (turbo)
    4096:	14 30       	cpi	r17, 0x04	; 4
    4098:	a9 f0       	breq	.+42     	; 0x40c4 <__DATA_REGION_LENGTH__+0xc4>
    409a:	16 30       	cpi	r17, 0x06	; 6
    409c:	49 f5       	brne	.+82     	; 0x40f0 <__DATA_REGION_LENGTH__+0xf0>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    409e:	80 e4       	ldi	r24, 0x40	; 64
    40a0:	90 e0       	ldi	r25, 0x00	; 0
    40a2:	12 c0       	rjmp	.+36     	; 0x40c8 <__DATA_REGION_LENGTH__+0xc8>
					Clock.HiSpeedReady = true;
				}
				Indicator.User = true;
				Indicator.Off();
			}
			else RestoreTurbo();
    40a4:	0e 94 33 13 	call	0x2666	; 0x2666 <_ZL12RestoreTurbov>
    40a8:	23 c0       	rjmp	.+70     	; 0x40f0 <__DATA_REGION_LENGTH__+0xf0>
			
			switch (turbo)
			{
				case 1:
					Com.setBaud(500);
    40aa:	84 ef       	ldi	r24, 0xF4	; 244
    40ac:	91 e0       	ldi	r25, 0x01	; 1
    40ae:	22 c0       	rjmp	.+68     	; 0x40f4 <__DATA_REGION_LENGTH__+0xf4>
    40b0:	80 e4       	ldi	r24, 0x40	; 64
    40b2:	90 e0       	ldi	r25, 0x00	; 0
    40b4:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    40b8:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
			else UART.CTRLB &= ~(0x03<<1);
    40bc:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    40c0:	89 7f       	andi	r24, 0xF9	; 249
    40c2:	09 c0       	rjmp	.+18     	; 0x40d6 <__DATA_REGION_LENGTH__+0xd6>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    40c4:	80 e6       	ldi	r24, 0x60	; 96
    40c6:	90 e0       	ldi	r25, 0x00	; 0
    40c8:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    40cc:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
    40d0:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    40d4:	82 60       	ori	r24, 0x02	; 2
    40d6:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			else UART.CTRLB &= ~(0x03<<1);

			//#ifndef NOINT_UART            //1024
			TB.CCMP = (fbaudDiv1000 >= 500) ? 3*1024 : 35*(24000000/1e3)/fbaudDiv1000;
    40da:	80 e0       	ldi	r24, 0x00	; 0
    40dc:	9c e0       	ldi	r25, 0x0C	; 12
    40de:	80 93 0c 0b 	sts	0x0B0C, r24	; 0x800b0c <__TEXT_REGION_LENGTH__+0x7e0b0c>
    40e2:	90 93 0d 0b 	sts	0x0B0D, r25	; 0x800b0d <__TEXT_REGION_LENGTH__+0x7e0b0d>
			TB.CNT = 0;
    40e6:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    40ea:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
    40ee:	d0 c4       	rjmp	.+2464   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
				break;
				case 6:
					Com.setBaudMaxClock(3000);
				break;
				default:
					Com.setBaud(DEF_SPEED);
    40f0:	8d e7       	ldi	r24, 0x7D	; 125
    40f2:	90 e0       	ldi	r25, 0x00	; 0
    40f4:	0e 94 83 13 	call	0x2706	; 0x2706 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5>
    40f8:	cb c4       	rjmp	.+2454   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
				break;
			}
		}
		break;
		case CMD_BOOT:
		if (*(uint32_t*)(&Com.buf[DATA_POS]) == 0x12345678)
    40fa:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <__data_end+0x1>
    40fe:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <__data_end+0x2>
    4102:	a0 91 3b 40 	lds	r26, 0x403B	; 0x80403b <__data_end+0x3>
    4106:	b0 91 3c 40 	lds	r27, 0x403C	; 0x80403c <__data_end+0x4>
    410a:	88 37       	cpi	r24, 0x78	; 120
    410c:	96 45       	sbci	r25, 0x56	; 86
    410e:	a4 43       	sbci	r26, 0x34	; 52
    4110:	b2 41       	sbci	r27, 0x12	; 18
    4112:	09 f0       	breq	.+2      	; 0x4116 <__DATA_REGION_LENGTH__+0x116>
    4114:	bd c4       	rjmp	.+2426   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
		{
			cli();			
    4116:	f8 94       	cli
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4118:	ef 9b       	sbis	0x1d, 7	; 29
    411a:	06 c0       	rjmp	.+12     	; 0x4128 <__DATA_REGION_LENGTH__+0x128>
            eep.Save(0, (uint8_t*)"\0",1);
			ccp_write_io((void *)&RSTCTRL.SWRR, 1);
    411c:	61 e0       	ldi	r22, 0x01	; 1
    411e:	81 e4       	ldi	r24, 0x41	; 65
    4120:	90 e0       	ldi	r25, 0x00	; 0
    4122:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
    4126:	b4 c4       	rjmp	.+2408   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    4128:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    412a:	10 92 9d 42 	sts	0x429D, r1	; 0x80429d <eep>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    412e:	80 e0       	ldi	r24, 0x00	; 0
    4130:	94 e1       	ldi	r25, 0x14	; 20
    4132:	80 93 bf 42 	sts	0x42BF, r24	; 0x8042bf <eep+0x22>
    4136:	90 93 c0 42 	sts	0x42C0, r25	; 0x8042c0 <eep+0x23>
		writeN = cnt;
    413a:	81 e0       	ldi	r24, 0x01	; 1
    413c:	80 93 bd 42 	sts	0x42BD, r24	; 0x8042bd <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4140:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4144:	83 70       	andi	r24, 0x03	; 3
    4146:	e1 f7       	brne	.-8      	; 0x4140 <__DATA_REGION_LENGTH__+0x140>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    4148:	89 e1       	ldi	r24, 0x19	; 25
    414a:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    414e:	e0 91 bf 42 	lds	r30, 0x42BF	; 0x8042bf <eep+0x22>
    4152:	f0 91 c0 42 	lds	r31, 0x42C0	; 0x8042c0 <eep+0x23>
    4156:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4158:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    415c:	83 70       	andi	r24, 0x03	; 3
    415e:	e1 f7       	brne	.-8      	; 0x4158 <__DATA_REGION_LENGTH__+0x158>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    4160:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    4164:	82 e1       	ldi	r24, 0x12	; 18
    4166:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    416a:	80 e0       	ldi	r24, 0x00	; 0
    416c:	90 91 bd 42 	lds	r25, 0x42BD	; 0x8042bd <eep+0x20>
    4170:	89 17       	cp	r24, r25
    4172:	98 f4       	brcc	.+38     	; 0x419a <__DATA_REGION_LENGTH__+0x19a>
    4174:	a0 91 bf 42 	lds	r26, 0x42BF	; 0x8042bf <eep+0x22>
    4178:	b0 91 c0 42 	lds	r27, 0x42C0	; 0x8042c0 <eep+0x23>
    417c:	9d 01       	movw	r18, r26
    417e:	2f 5f       	subi	r18, 0xFF	; 255
    4180:	3f 4f       	sbci	r19, 0xFF	; 255
    4182:	20 93 bf 42 	sts	0x42BF, r18	; 0x8042bf <eep+0x22>
    4186:	30 93 c0 42 	sts	0x42C0, r19	; 0x8042c0 <eep+0x23>
    418a:	e8 2f       	mov	r30, r24
    418c:	f0 e0       	ldi	r31, 0x00	; 0
    418e:	e3 56       	subi	r30, 0x63	; 99
    4190:	fd 4b       	sbci	r31, 0xBD	; 189
    4192:	90 81       	ld	r25, Z
    4194:	9c 93       	st	X, r25
    4196:	8f 5f       	subi	r24, 0xFF	; 255
    4198:	e9 cf       	rjmp	.-46     	; 0x416c <__DATA_REGION_LENGTH__+0x16c>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    419a:	80 e0       	ldi	r24, 0x00	; 0
    419c:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    41a0:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    41a2:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    41a6:	83 70       	andi	r24, 0x03	; 3
    41a8:	e1 f7       	brne	.-8      	; 0x41a2 <__DATA_REGION_LENGTH__+0x1a2>
    41aa:	b8 cf       	rjmp	.-144    	; 0x411c <__DATA_REGION_LENGTH__+0x11c>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    41ac:	81 e3       	ldi	r24, 0x31	; 49
    41ae:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    41b2:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    41b6:	80 e1       	ldi	r24, 0x10	; 16
    41b8:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    41bc:	83 e1       	ldi	r24, 0x13	; 19
    41be:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    41c2:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    41c6:	87 ff       	sbrs	r24, 7
    41c8:	fc cf       	rjmp	.-8      	; 0x41c2 <__DATA_REGION_LENGTH__+0x1c2>
		return SPI.DATA;
    41ca:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		init();		
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
    41ce:	80 91 3c 40 	lds	r24, 0x403C	; 0x80403c <__data_end+0x4>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    41d2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    41d6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    41da:	87 ff       	sbrs	r24, 7
    41dc:	fc cf       	rjmp	.-8      	; 0x41d6 <__DATA_REGION_LENGTH__+0x1d6>
		return SPI.DATA;
    41de:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
    41e2:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x3>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    41e6:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    41ea:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    41ee:	87 ff       	sbrs	r24, 7
    41f0:	fc cf       	rjmp	.-8      	; 0x41ea <__DATA_REGION_LENGTH__+0x1ea>
		return SPI.DATA;
    41f2:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
    41f6:	80 91 3a 40 	lds	r24, 0x403A	; 0x80403a <__data_end+0x2>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    41fa:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    41fe:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4202:	87 ff       	sbrs	r24, 7
    4204:	fc cf       	rjmp	.-8      	; 0x41fe <__DATA_REGION_LENGTH__+0x1fe>
		return SPI.DATA;
    4206:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
		spi(((unio32_t*) addr)->B[0]);		
    420a:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <__data_end+0x1>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    420e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4212:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4216:	87 ff       	sbrs	r24, 7
    4218:	fc cf       	rjmp	.-8      	; 0x4212 <__DATA_REGION_LENGTH__+0x212>
		return SPI.DATA;
    421a:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}
	INLN void readAndSendUart(uint8_t* rd)
	{
		if (startRead(rd))
		{
			uint32_t n = ((ram_read_t*)rd)->len;
    421e:	c0 90 3d 40 	lds	r12, 0x403D	; 0x80403d <__data_end+0x5>
    4222:	d0 90 3e 40 	lds	r13, 0x403E	; 0x80403e <__data_end+0x6>
    4226:	e0 90 3f 40 	lds	r14, 0x403F	; 0x80403f <__data_end+0x7>
    422a:	f0 90 40 40 	lds	r15, 0x4040	; 0x804040 <__data_end+0x8>
			uint16_t crc = 0xFFFF;
			
			if (!Clock.HiSpeedReady)
    422e:	80 91 66 42 	lds	r24, 0x4266	; 0x804266 <Clock+0x2>
    4232:	81 11       	cpse	r24, r1
    4234:	21 c0       	rjmp	.+66     	; 0x4278 <__DATA_REGION_LENGTH__+0x278>
	
	INLN void MAXInternalClock(void)
	{
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    4236:	64 ea       	ldi	r22, 0xA4	; 164
    4238:	88 e6       	ldi	r24, 0x68	; 104
    423a:	90 e0       	ldi	r25, 0x00	; 0
    423c:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_FRQSEL_24M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		| 1 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);
		
		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    4240:	60 e0       	ldi	r22, 0x00	; 0
    4242:	80 e6       	ldi	r24, 0x60	; 96
    4244:	90 e0       	ldi	r25, 0x00	; 0
    4246:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK_MAX-1; /* Period: 0x100 */
    424a:	8f ef       	ldi	r24, 0xFF	; 255
    424c:	92 e0       	ldi	r25, 0x02	; 2
    424e:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    4252:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);		
    4256:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    425a:	80 fd       	sbrc	r24, 0
    425c:	fc cf       	rjmp	.-8      	; 0x4256 <__DATA_REGION_LENGTH__+0x256>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << (PINS + 3);
	}
	INLN bool setBaud_MAXFSPU(void)
	{
		UART.BAUD = UART.BAUD * (24000000/F_CPU);
    425e:	80 91 48 08 	lds	r24, 0x0848	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    4262:	90 91 49 08 	lds	r25, 0x0849	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
    4266:	9c 01       	movw	r18, r24
    4268:	22 0f       	add	r18, r18
    426a:	33 1f       	adc	r19, r19
    426c:	82 0f       	add	r24, r18
    426e:	93 1f       	adc	r25, r19
    4270:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    4274:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
	    memcpy(&buf[DATA_POS], src, n);
	    CRCSend(n+HEADER_LEN);
	}//*/
	INLN void noIntMode(void)
	{
		UART.CTRLA &= ~(
    4278:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    427c:	8f 71       	andi	r24, 0x1F	; 31
    427e:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4282:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4286:	8f 76       	andi	r24, 0x6F	; 111
    4288:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    428c:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    428e:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4292:	81 e0       	ldi	r24, 0x01	; 1
    4294:	80 93 06 0b 	sts	0x0B06, r24	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    4298:	90 91 45 08 	lds	r25, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    429c:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    429e:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    42a2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    42a6:	80 64       	ori	r24, 0x40	; 64
    42a8:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			//Clock.MAXInternalClock();
			//MX25L256_Uart.setBaud_MAXFSPU();
			MX25L256_Uart.noIntMode();
			MX25L256_Uart.disableRxD();
			MX25L256_Uart.enableTxD();			
			MX25L256_Uart.write(MX25L256_Uart.buf[0]);
    42ac:	60 91 38 40 	lds	r22, 0x4038	; 0x804038 <__data_end>
		while (!(UART.STATUS & USART_TXCIF_bm));
		//UART.STATUS = USART_TXCIF_bm;
	}
	INLN void write(const uint8_t data)
	{
		UART.TXDATAL = data;
    42b0:	60 93 42 08 	sts	0x0842, r22	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    42b4:	80 e4       	ldi	r24, 0x40	; 64
    42b6:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		while (!(UART.STATUS & USART_DREIF_bm));
    42ba:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    42be:	85 ff       	sbrs	r24, 5
    42c0:	fc cf       	rjmp	.-8      	; 0x42ba <__DATA_REGION_LENGTH__+0x2ba>
			SPI.DATA = 0;
    42c2:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			crc = crc16next(crc, MX25L256_Uart.buf[0]);
    42c6:	8f ef       	ldi	r24, 0xFF	; 255
    42c8:	9f ef       	ldi	r25, 0xFF	; 255
    42ca:	0e 94 73 12 	call	0x24e6	; 0x24e6 <crc16next>
	}
	INLN void writeFast(const uint8_t data)
	{
		UART.TXDATAL = data;
		UART.STATUS = USART_TXCIF_bm;
    42ce:	10 e4       	ldi	r17, 0x40	; 64
			#ifdef BT2
			MX25L256_Uart.write(MX25L256_Uart.buf[1]);
			crc = crc16next(crc, MX25L256_Uart.buf[1]);
			#endif
			do{
				while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    42d0:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    42d4:	27 ff       	sbrs	r18, 7
    42d6:	fc cf       	rjmp	.-8      	; 0x42d0 <__DATA_REGION_LENGTH__+0x2d0>
				uint8_t d = SPI.DATA;
    42d8:	60 91 64 09 	lds	r22, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				SPI.DATA = 0;
    42dc:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		UART.STATUS = USART_TXCIF_bm;
		while (!(UART.STATUS & USART_DREIF_bm));
	}
	INLN void writeFast(const uint8_t data)
	{
		UART.TXDATAL = data;
    42e0:	60 93 42 08 	sts	0x0842, r22	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    42e4:	10 93 44 08 	sts	0x0844, r17	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
				MX25L256_Uart.writeFast(d);
				crc = crc16next(crc, d);
    42e8:	0e 94 73 12 	call	0x24e6	; 0x24e6 <crc16next>
	}
	INLN void writeWait(void)
	{
//		UART.STATUS = USART_TXCIF_bm;
		while (!(UART.STATUS & USART_DREIF_bm));
    42ec:	20 91 44 08 	lds	r18, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    42f0:	25 ff       	sbrs	r18, 5
    42f2:	fc cf       	rjmp	.-8      	; 0x42ec <__DATA_REGION_LENGTH__+0x2ec>
			crc = crc16next(crc, MX25L256_Uart.buf[0]);
			#ifdef BT2
			MX25L256_Uart.write(MX25L256_Uart.buf[1]);
			crc = crc16next(crc, MX25L256_Uart.buf[1]);
			#endif
			do{
    42f4:	f1 e0       	ldi	r31, 0x01	; 1
    42f6:	cf 1a       	sub	r12, r31
    42f8:	d1 08       	sbc	r13, r1
    42fa:	e1 08       	sbc	r14, r1
    42fc:	f1 08       	sbc	r15, r1
    42fe:	41 f7       	brne	.-48     	; 0x42d0 <__DATA_REGION_LENGTH__+0x2d0>
		while (!(UART.STATUS & USART_TXCIF_bm));
		//UART.STATUS = USART_TXCIF_bm;
	}
	INLN void write(const uint8_t data)
	{
		UART.TXDATAL = data;
    4300:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    4304:	80 e4       	ldi	r24, 0x40	; 64
    4306:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		while (!(UART.STATUS & USART_DREIF_bm));
    430a:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    430e:	85 ff       	sbrs	r24, 5
    4310:	fc cf       	rjmp	.-8      	; 0x430a <__DATA_REGION_LENGTH__+0x30a>
		UART.TXDATAL = data;
		UART.STATUS = USART_TXCIF_bm;
	}
	INLN void writeTxC2(const uint8_t data)
	{
		while (!(UART.STATUS & USART_TXCIF_bm));
    4312:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    4316:	86 ff       	sbrs	r24, 6
    4318:	fc cf       	rjmp	.-8      	; 0x4312 <__DATA_REGION_LENGTH__+0x312>
		UART.STATUS = USART_TXCIF_bm;
    431a:	80 e4       	ldi	r24, 0x40	; 64
    431c:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.TXDATAL = data;
    4320:	90 93 42 08 	sts	0x0842, r25	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		while (!(UART.STATUS & USART_TXCIF_bm));
    4324:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    4328:	86 ff       	sbrs	r24, 6
    432a:	fc cf       	rjmp	.-8      	; 0x4324 <__DATA_REGION_LENGTH__+0x324>
		UART.STATUS = USART_TXCIF_bm;
    432c:	80 e4       	ldi	r24, 0x40	; 64
    432e:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    4332:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4336:	8f 7b       	andi	r24, 0xBF	; 191
    4338:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		if (!(UART.CTRLA & USART_LBME_bm))
    433c:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4340:	83 fd       	sbrc	r24, 3
    4342:	03 c0       	rjmp	.+6      	; 0x434a <__DATA_REGION_LENGTH__+0x34a>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    4344:	81 e0       	ldi	r24, 0x01	; 1
    4346:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <__TEXT_REGION_LENGTH__+0x7e04a2>
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    434a:	80 ed       	ldi	r24, 0xD0	; 208
    434c:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    4350:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4354:	80 6c       	ori	r24, 0xC0	; 192
    4356:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    435a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    435e:	80 69       	ori	r24, 0x90	; 144
    4360:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			MX25L256_Uart.write(crc);
			MX25L256_Uart.writeTxC2(crc >> 8);			
			MX25L256_Uart.disableTxD();
			MX25L256_Uart.intMode();
			MX25L256_Uart.enableRxD();
			if (!Clock.HiSpeedReady)
    4364:	80 91 66 42 	lds	r24, 0x4266	; 0x804266 <Clock+0x2>
    4368:	81 11       	cpse	r24, r1
    436a:	20 c0       	rjmp	.+64     	; 0x43ac <__DATA_REGION_LENGTH__+0x3ac>
		//ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
		//CLKCTRL_FRQSEL_24M_gc          /* 8 */
		//| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		//| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    436c:	64 e1       	ldi	r22, 0x14	; 20
    436e:	88 e6       	ldi	r24, 0x68	; 104
    4370:	90 e0       	ldi	r25, 0x00	; 0
    4372:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    4376:	63 e0       	ldi	r22, 0x03	; 3
    4378:	80 e6       	ldi	r24, 0x60	; 96
    437a:	90 e0       	ldi	r25, 0x00	; 0
    437c:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* ext clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    4380:	8f ef       	ldi	r24, 0xFF	; 255
    4382:	90 e0       	ldi	r25, 0x00	; 0
    4384:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    4388:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    438c:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    4390:	80 fd       	sbrc	r24, 0
    4392:	fc cf       	rjmp	.-8      	; 0x438c <__DATA_REGION_LENGTH__+0x38c>
		UART.BAUD = b;
	}
	
	INLN bool resetBaud_MAXFSPU(void)
	{
		UART.BAUD = UART.BAUD / (24000000/F_CPU);
    4394:	80 91 48 08 	lds	r24, 0x0848	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    4398:	90 91 49 08 	lds	r25, 0x0849	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
    439c:	63 e0       	ldi	r22, 0x03	; 3
    439e:	70 e0       	ldi	r23, 0x00	; 0
    43a0:	0e 94 20 27 	call	0x4e40	; 0x4e40 <__udivmodhi4>
    43a4:	60 93 48 08 	sts	0x0848, r22	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    43a8:	70 93 49 08 	sts	0x0849, r23	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    43ac:	80 e1       	ldi	r24, 0x10	; 16
    43ae:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    43b2:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    43b6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    43ba:	6a c3       	rjmp	.+1748   	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
		break;
		case CMD_ERAM:
			Ram.readAndSendUart(&Com.buf[DATA_POS]);
		break;
		case CMD_ERAM_WRITE:
			Com.buf[DATA_POS] = Ram.write(&Com.buf[DATA_POS+1], Com.buf[DATA_POS]);
    43bc:	10 91 39 40 	lds	r17, 0x4039	; 0x804039 <__data_end+0x1>
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
		if (pageCnt + cnt >= 0x100)
    43c0:	a0 90 52 42 	lds	r10, 0x4252	; 0x804252 <_ZL3Ram+0x104>
    43c4:	b0 90 53 42 	lds	r11, 0x4253	; 0x804253 <_ZL3Ram+0x105>
    43c8:	c5 01       	movw	r24, r10
    43ca:	81 0f       	add	r24, r17
    43cc:	91 1d       	adc	r25, r1
    43ce:	8f 3f       	cpi	r24, 0xFF	; 255
    43d0:	91 05       	cpc	r25, r1
    43d2:	09 f0       	breq	.+2      	; 0x43d6 <__DATA_REGION_LENGTH__+0x3d6>
    43d4:	08 f4       	brcc	.+2      	; 0x43d8 <__DATA_REGION_LENGTH__+0x3d8>
    43d6:	d3 c0       	rjmp	.+422    	; 0x457e <__DATA_REGION_LENGTH__+0x57e>
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
    43d8:	6a 2d       	mov	r22, r10
    43da:	61 95       	neg	r22
    43dc:	c6 2e       	mov	r12, r22
    43de:	d1 2c       	mov	r13, r1
    43e0:	a6 01       	movw	r20, r12
    43e2:	6a e3       	ldi	r22, 0x3A	; 58
    43e4:	70 e4       	ldi	r23, 0x40	; 64
    43e6:	c5 01       	movw	r24, r10
    43e8:	8e 5a       	subi	r24, 0xAE	; 174
    43ea:	9e 4b       	sbci	r25, 0xBE	; 190
    43ec:	0e 94 d8 29 	call	0x53b0	; 0x53b0 <memcpy>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    43f0:	81 e3       	ldi	r24, 0x31	; 49
    43f2:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    43f6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    43fa:	80 e1       	ldi	r24, 0x10	; 16
    43fc:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    4400:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4402:	95 e0       	ldi	r25, 0x05	; 5
    4404:	e7 ee       	ldi	r30, 0xE7	; 231
    4406:	f3 e0       	ldi	r31, 0x03	; 3
    4408:	31 97       	sbiw	r30, 0x01	; 1
    440a:	f1 f7       	brne	.-4      	; 0x4408 <__DATA_REGION_LENGTH__+0x408>
    440c:	00 c0       	rjmp	.+0      	; 0x440e <__DATA_REGION_LENGTH__+0x40e>
    440e:	00 00       	nop
    4410:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4414:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4418:	27 ff       	sbrs	r18, 7
    441a:	fc cf       	rjmp	.-8      	; 0x4414 <__DATA_REGION_LENGTH__+0x414>
		return SPI.DATA;
    441c:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4420:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4424:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4428:	27 ff       	sbrs	r18, 7
    442a:	fc cf       	rjmp	.-8      	; 0x4424 <__DATA_REGION_LENGTH__+0x424>
		return SPI.DATA;
    442c:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    4430:	21 11       	cpse	r18, r1
    4432:	09 c0       	rjmp	.+18     	; 0x4446 <__DATA_REGION_LENGTH__+0x446>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    4434:	80 e1       	ldi	r24, 0x10	; 16
    4436:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    443a:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    443e:	86 e0       	ldi	r24, 0x06	; 6
    4440:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    4444:	03 c0       	rjmp	.+6      	; 0x444c <__DATA_REGION_LENGTH__+0x44c>
    4446:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    4448:	e9 f6       	brne	.-70     	; 0x4404 <__DATA_REGION_LENGTH__+0x404>
    444a:	30 c0       	rjmp	.+96     	; 0x44ac <__DATA_REGION_LENGTH__+0x4ac>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    444c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4450:	87 ff       	sbrs	r24, 7
    4452:	fc cf       	rjmp	.-8      	; 0x444c <__DATA_REGION_LENGTH__+0x44c>
		return SPI.DATA;
    4454:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    4458:	80 e1       	ldi	r24, 0x10	; 16
    445a:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    445e:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    4462:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4464:	95 e0       	ldi	r25, 0x05	; 5
    4466:	e7 ee       	ldi	r30, 0xE7	; 231
    4468:	f3 e0       	ldi	r31, 0x03	; 3
    446a:	31 97       	sbiw	r30, 0x01	; 1
    446c:	f1 f7       	brne	.-4      	; 0x446a <__DATA_REGION_LENGTH__+0x46a>
    446e:	00 c0       	rjmp	.+0      	; 0x4470 <__DATA_REGION_LENGTH__+0x470>
    4470:	00 00       	nop
    4472:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4476:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    447a:	27 ff       	sbrs	r18, 7
    447c:	fc cf       	rjmp	.-8      	; 0x4476 <__DATA_REGION_LENGTH__+0x476>
		return SPI.DATA;
    447e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4482:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4486:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    448a:	27 ff       	sbrs	r18, 7
    448c:	fc cf       	rjmp	.-8      	; 0x4486 <__DATA_REGION_LENGTH__+0x486>
		return SPI.DATA;
    448e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    4492:	22 30       	cpi	r18, 0x02	; 2
    4494:	49 f4       	brne	.+18     	; 0x44a8 <__DATA_REGION_LENGTH__+0x4a8>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    4496:	80 e1       	ldi	r24, 0x10	; 16
    4498:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    449c:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    44a0:	82 e1       	ldi	r24, 0x12	; 18
    44a2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    44a6:	0b c0       	rjmp	.+22     	; 0x44be <__DATA_REGION_LENGTH__+0x4be>
    44a8:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    44aa:	e9 f6       	brne	.-70     	; 0x4466 <__DATA_REGION_LENGTH__+0x466>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    44ac:	80 e1       	ldi	r24, 0x10	; 16
    44ae:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    44b2:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    44b6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				
				return true;
			}
		}
		deinit();
		return false;
    44ba:	00 e0       	ldi	r16, 0x00	; 0
    44bc:	57 c0       	rjmp	.+174    	; 0x456c <__DATA_REGION_LENGTH__+0x56c>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    44be:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    44c2:	87 ff       	sbrs	r24, 7
    44c4:	fc cf       	rjmp	.-8      	; 0x44be <__DATA_REGION_LENGTH__+0x4be>
		return SPI.DATA;
    44c6:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			{
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
    44ca:	80 91 51 41 	lds	r24, 0x4151	; 0x804151 <_ZL3Ram+0x3>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    44ce:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    44d2:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    44d6:	87 ff       	sbrs	r24, 7
    44d8:	fc cf       	rjmp	.-8      	; 0x44d2 <__DATA_REGION_LENGTH__+0x4d2>
		return SPI.DATA;
    44da:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
    44de:	80 91 50 41 	lds	r24, 0x4150	; 0x804150 <_ZL3Ram+0x2>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    44e2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    44e6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    44ea:	87 ff       	sbrs	r24, 7
    44ec:	fc cf       	rjmp	.-8      	; 0x44e6 <__DATA_REGION_LENGTH__+0x4e6>
		return SPI.DATA;
    44ee:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
				spi(waddr.B[1]);
    44f2:	80 91 4f 41 	lds	r24, 0x414F	; 0x80414f <_ZL3Ram+0x1>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    44f6:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    44fa:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    44fe:	87 ff       	sbrs	r24, 7
    4500:	fc cf       	rjmp	.-8      	; 0x44fa <__DATA_REGION_LENGTH__+0x4fa>
		return SPI.DATA;
    4502:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4506:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    450a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    450e:	87 ff       	sbrs	r24, 7
    4510:	fc cf       	rjmp	.-8      	; 0x450a <__DATA_REGION_LENGTH__+0x50a>
		return SPI.DATA;
    4512:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    4516:	e2 e5       	ldi	r30, 0x52	; 82
    4518:	f1 e4       	ldi	r31, 0x41	; 65
    451a:	82 e5       	ldi	r24, 0x52	; 82
    451c:	92 e4       	ldi	r25, 0x42	; 66
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
		{
			spi(*buff++);
    451e:	21 91       	ld	r18, Z+

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4520:	20 93 64 09 	sts	0x0964, r18	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4524:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4528:	27 ff       	sbrs	r18, 7
    452a:	fc cf       	rjmp	.-8      	; 0x4524 <__DATA_REGION_LENGTH__+0x524>
		return SPI.DATA;
    452c:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			
		} while (--cnt > 0);
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
    4530:	8e 17       	cp	r24, r30
    4532:	9f 07       	cpc	r25, r31
    4534:	a1 f7       	brne	.-24     	; 0x451e <__DATA_REGION_LENGTH__+0x51e>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    4536:	80 e1       	ldi	r24, 0x10	; 16
    4538:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				
				SPI_write(page, 0);
				
				CS_off();
				
				waddr.u32 += 0x100;
    453c:	80 91 4e 41 	lds	r24, 0x414E	; 0x80414e <_ZL3Ram>
    4540:	90 91 4f 41 	lds	r25, 0x414F	; 0x80414f <_ZL3Ram+0x1>
    4544:	a0 91 50 41 	lds	r26, 0x4150	; 0x804150 <_ZL3Ram+0x2>
    4548:	b0 91 51 41 	lds	r27, 0x4151	; 0x804151 <_ZL3Ram+0x3>
    454c:	9f 5f       	subi	r25, 0xFF	; 255
    454e:	af 4f       	sbci	r26, 0xFF	; 255
    4550:	bf 4f       	sbci	r27, 0xFF	; 255
    4552:	80 93 4e 41 	sts	0x414E, r24	; 0x80414e <_ZL3Ram>
    4556:	90 93 4f 41 	sts	0x414F, r25	; 0x80414f <_ZL3Ram+0x1>
    455a:	a0 93 50 41 	sts	0x4150, r26	; 0x804150 <_ZL3Ram+0x2>
    455e:	b0 93 51 41 	sts	0x4151, r27	; 0x804151 <_ZL3Ram+0x3>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    4562:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    4566:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				
				waddr.u32 += 0x100;
				
				deinit();
				
				return true;
    456a:	01 e0       	ldi	r16, 0x01	; 1
		if (pageCnt + cnt >= 0x100)
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
			res = writePage();
			pageCnt = 0;
    456c:	10 92 52 42 	sts	0x4252, r1	; 0x804252 <_ZL3Ram+0x104>
    4570:	10 92 53 42 	sts	0x4253, r1	; 0x804253 <_ZL3Ram+0x105>
			cnt -= pc;
    4574:	1a 0d       	add	r17, r10
			buf += pc;					
    4576:	b6 01       	movw	r22, r12
    4578:	66 5c       	subi	r22, 0xC6	; 198
    457a:	7f 4b       	sbci	r23, 0xBF	; 191
    457c:	03 c0       	rjmp	.+6      	; 0x4584 <__DATA_REGION_LENGTH__+0x584>
		deinit();
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
    457e:	01 e0       	ldi	r16, 0x01	; 1
		if (pageCnt + cnt >= 0x100)
    4580:	6a e3       	ldi	r22, 0x3A	; 58
    4582:	70 e4       	ldi	r23, 0x40	; 64
			res = writePage();
			pageCnt = 0;
			cnt -= pc;
			buf += pc;					
		}
		memcpy( &page[pageCnt], buf,cnt);
    4584:	e1 2e       	mov	r14, r17
    4586:	f1 2c       	mov	r15, r1
    4588:	80 91 52 42 	lds	r24, 0x4252	; 0x804252 <_ZL3Ram+0x104>
    458c:	90 91 53 42 	lds	r25, 0x4253	; 0x804253 <_ZL3Ram+0x105>
    4590:	a7 01       	movw	r20, r14
    4592:	8e 5a       	subi	r24, 0xAE	; 174
    4594:	9e 4b       	sbci	r25, 0xBE	; 190
    4596:	0e 94 d8 29 	call	0x53b0	; 0x53b0 <memcpy>
		pageCnt += cnt;
    459a:	40 91 52 42 	lds	r20, 0x4252	; 0x804252 <_ZL3Ram+0x104>
    459e:	50 91 53 42 	lds	r21, 0x4253	; 0x804253 <_ZL3Ram+0x105>
    45a2:	4e 0d       	add	r20, r14
    45a4:	5f 1d       	adc	r21, r15
    45a6:	40 93 52 42 	sts	0x4252, r20	; 0x804252 <_ZL3Ram+0x104>
    45aa:	50 93 53 42 	sts	0x4253, r21	; 0x804253 <_ZL3Ram+0x105>
    45ae:	00 93 39 40 	sts	0x4039, r16	; 0x804039 <__data_end+0x1>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    45b2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    45b6:	8f 76       	andi	r24, 0x6F	; 111
    45b8:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    45bc:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    45be:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    45c2:	11 e0       	ldi	r17, 0x01	; 1
    45c4:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    45c8:	62 e0       	ldi	r22, 0x02	; 2
    45ca:	88 e3       	ldi	r24, 0x38	; 56
    45cc:	90 e4       	ldi	r25, 0x40	; 64
    45ce:	0e 94 61 12 	call	0x24c2	; 0x24c2 <crc16>
    45d2:	80 93 3a 40 	sts	0x403A, r24	; 0x80403a <__data_end+0x2>
    45d6:	90 93 3b 40 	sts	0x403B, r25	; 0x80403b <__data_end+0x3>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    45da:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    45de:	8f 76       	andi	r24, 0x6F	; 111
    45e0:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    45e4:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    45e6:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    45ea:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    45ee:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    45f0:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    45f4:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    45f6:	10 93 a1 04 	sts	0x04A1, r17	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    45fa:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    45fe:	80 64       	ori	r24, 0x40	; 64
    4600:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4604:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4606:	81 e0       	ldi	r24, 0x01	; 1
    4608:	80 93 37 41 	sts	0x4137, r24	; 0x804137 <__data_end+0xff>
			Count = count;
    460c:	84 e0       	ldi	r24, 0x04	; 4
    460e:	3a c2       	rjmp	.+1140   	; 0x4a84 <__DATA_REGION_LENGTH__+0xa84>
			//| 0 << SPI_BUFEN_bp   /* Buffer Mode Enable: disabled */
			//| 0 << SPI_BUFWR_bp /* Buffer Write Mode: disabled */
			//| SPI_MODE_3_gc     /* SPI Mode 3 */
			| 1 << SPI_SSD_bp;  /* Slave Select Disable: disabled */		
	}
	INLN void SetWritePage(uint8_t* page) {waddr.u32 = * (uint32_t*) page;}	
    4610:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <__data_end+0x1>
    4614:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <__data_end+0x2>
    4618:	a0 91 3b 40 	lds	r26, 0x403B	; 0x80403b <__data_end+0x3>
    461c:	b0 91 3c 40 	lds	r27, 0x403C	; 0x80403c <__data_end+0x4>
    4620:	80 93 4e 41 	sts	0x414E, r24	; 0x80414e <_ZL3Ram>
    4624:	90 93 4f 41 	sts	0x414F, r25	; 0x80414f <_ZL3Ram+0x1>
    4628:	a0 93 50 41 	sts	0x4150, r26	; 0x804150 <_ZL3Ram+0x2>
    462c:	b0 93 51 41 	sts	0x4151, r27	; 0x804151 <_ZL3Ram+0x3>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4630:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4634:	8f 76       	andi	r24, 0x6F	; 111
    4636:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    463a:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    463c:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4640:	11 e0       	ldi	r17, 0x01	; 1
    4642:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    4646:	61 e0       	ldi	r22, 0x01	; 1
    4648:	88 e3       	ldi	r24, 0x38	; 56
    464a:	90 e4       	ldi	r25, 0x40	; 64
    464c:	0e 94 61 12 	call	0x24c2	; 0x24c2 <crc16>
    4650:	80 93 39 40 	sts	0x4039, r24	; 0x804039 <__data_end+0x1>
    4654:	90 93 3a 40 	sts	0x403A, r25	; 0x80403a <__data_end+0x2>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4658:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    465c:	8f 76       	andi	r24, 0x6F	; 111
    465e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4662:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4664:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4668:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    466c:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    466e:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4672:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4674:	10 93 a1 04 	sts	0x04A1, r17	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    4678:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    467c:	80 64       	ori	r24, 0x40	; 64
    467e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4682:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4684:	81 e0       	ldi	r24, 0x01	; 1
    4686:	80 93 37 41 	sts	0x4137, r24	; 0x804137 <__data_end+0xff>
			Count = count;
    468a:	83 e0       	ldi	r24, 0x03	; 3
    468c:	fb c1       	rjmp	.+1014   	; 0x4a84 <__DATA_REGION_LENGTH__+0xa84>
			Com.CRCSend(HEADER_LEN);
		break;

		case CMD_READ_EE:
		{
			uint8_t n = Com.buf[DATA_POS+2];
    468e:	10 91 3b 40 	lds	r17, 0x403B	; 0x80403b <__data_end+0x3>
			uint16_t from = *(uint16_t*)(&Com.buf[DATA_POS]);
    4692:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <__data_end+0x1>
    4696:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <__data_end+0x2>
			uint8_t* dptr = &Com.buf[DATA_POS];
			
			if (from == 0) // newbat flash 0x8000
    469a:	00 97       	sbiw	r24, 0x00	; 0
    469c:	29 f4       	brne	.+10     	; 0x46a8 <__DATA_REGION_LENGTH__+0x6a8>
			{
				memcpy(dptr, (const void*) 0x8000, n);
    469e:	41 2f       	mov	r20, r17
    46a0:	50 e0       	ldi	r21, 0x00	; 0
    46a2:	60 e0       	ldi	r22, 0x00	; 0
    46a4:	70 e8       	ldi	r23, 0x80	; 128
    46a6:	21 c0       	rjmp	.+66     	; 0x46ea <__DATA_REGION_LENGTH__+0x6ea>
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 8)// vat_vol 
    46a8:	88 30       	cpi	r24, 0x08	; 8
    46aa:	91 05       	cpc	r25, r1
    46ac:	29 f4       	brne	.+10     	; 0x46b8 <__DATA_REGION_LENGTH__+0x6b8>
		return true;
	}
    INLN void Read(uint16_t eeprom_adr, uint8_t *data, uint8_t size)
    {
        // Read operation will be stalled by hardware if any write is in progress
        memcpy(data, (uint8_t *)(EEPROM_START + eeprom_adr), size);
    46ae:	41 2f       	mov	r20, r17
    46b0:	50 e0       	ldi	r21, 0x00	; 0
    46b2:	68 e0       	ldi	r22, 0x08	; 8
    46b4:	74 e1       	ldi	r23, 0x14	; 20
    46b6:	19 c0       	rjmp	.+50     	; 0x46ea <__DATA_REGION_LENGTH__+0x6ea>
			{
				eep.Read(EEP_OFFSET_VOLUME, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 16)// eep_errors_t
    46b8:	80 31       	cpi	r24, 0x10	; 16
    46ba:	91 05       	cpc	r25, r1
    46bc:	29 f4       	brne	.+10     	; 0x46c8 <__DATA_REGION_LENGTH__+0x6c8>
    46be:	41 2f       	mov	r20, r17
    46c0:	50 e0       	ldi	r21, 0x00	; 0
    46c2:	60 e1       	ldi	r22, 0x10	; 16
    46c4:	74 e1       	ldi	r23, 0x14	; 20
    46c6:	11 c0       	rjmp	.+34     	; 0x46ea <__DATA_REGION_LENGTH__+0x6ea>
			{
				eep.Read(EEP_OFFSET_ERR, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 512) // eep_save_state_t + charge_t
    46c8:	81 15       	cp	r24, r1
    46ca:	f2 e0       	ldi	r31, 0x02	; 2
    46cc:	9f 07       	cpc	r25, r31
    46ce:	29 f4       	brne	.+10     	; 0x46da <__DATA_REGION_LENGTH__+0x6da>
    46d0:	41 2f       	mov	r20, r17
    46d2:	50 e0       	ldi	r21, 0x00	; 0
    46d4:	60 e2       	ldi	r22, 0x20	; 32
    46d6:	74 e1       	ldi	r23, 0x14	; 20
    46d8:	08 c0       	rjmp	.+16     	; 0x46ea <__DATA_REGION_LENGTH__+0x6ea>
			{
				eep.Read(EEP_OFFSET_KADR_CHARGE, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 1024) // daclevel (*(eep_nnk_dac_t*)0x8200) 
    46da:	81 15       	cp	r24, r1
    46dc:	94 40       	sbci	r25, 0x04	; 4
    46de:	09 f0       	breq	.+2      	; 0x46e2 <__DATA_REGION_LENGTH__+0x6e2>
    46e0:	d7 c1       	rjmp	.+942    	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
			{
				memcpy(dptr, (const void*) 0x8200, n);
    46e2:	41 2f       	mov	r20, r17
    46e4:	50 e0       	ldi	r21, 0x00	; 0
    46e6:	60 e0       	ldi	r22, 0x00	; 0
    46e8:	72 e8       	ldi	r23, 0x82	; 130
    46ea:	89 e3       	ldi	r24, 0x39	; 57
    46ec:	90 e4       	ldi	r25, 0x40	; 64
    46ee:	0e 94 d8 29 	call	0x53b0	; 0x53b0 <memcpy>
				Com.CRCSend(n+HEADER_LEN);
    46f2:	01 e0       	ldi	r16, 0x01	; 1
    46f4:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    46f6:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    46fa:	8f 76       	andi	r24, 0x6F	; 111
    46fc:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4700:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4702:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4706:	ff 24       	eor	r15, r15
    4708:	f3 94       	inc	r15
    470a:	4c c1       	rjmp	.+664    	; 0x49a4 <__DATA_REGION_LENGTH__+0x9a4>
		}
		break;

		case CMD_WRITE_EE:
		{
			uint16_t from = *(uint16_t*)(&Com.buf[DATA_POS]);
    470c:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <__data_end+0x1>
    4710:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <__data_end+0x2>
			uint8_t n = Com.Count-(HEADER_LEN+2+CRC_LEN);
    4714:	10 91 38 41 	lds	r17, 0x4138	; 0x804138 <__data_end+0x100>
			uint8_t* dptr = &Com.buf[DATA_POS+2];
			
			wdt_disable();
    4718:	28 ed       	ldi	r18, 0xD8	; 216
    471a:	a8 95       	wdr
    471c:	24 bf       	out	0x34, r18	; 52
    471e:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    4722:	20 7f       	andi	r18, 0xF0	; 240
    4724:	20 93 00 01 	sts	0x0100, r18	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
			
			if (from == 0) // newbat flash 0x8000
    4728:	00 97       	sbiw	r24, 0x00	; 0
    472a:	89 f5       	brne	.+98     	; 0x478e <__DATA_REGION_LENGTH__+0x78e>
			{
				eep_new_bat_t* b = (eep_new_bat_t*) dptr;
				if (b->ResetFlag == 1)
    472c:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x3>
    4730:	81 30       	cpi	r24, 0x01	; 1
    4732:	09 f0       	breq	.+2      	; 0x4736 <__DATA_REGION_LENGTH__+0x736>
    4734:	74 c0       	rjmp	.+232    	; 0x481e <__DATA_REGION_LENGTH__+0x81e>
				{
				//	ltc2942.ResetCharge();
					float data = 0;					
    4736:	19 82       	std	Y+1, r1	; 0x01
    4738:	1a 82       	std	Y+2, r1	; 0x02
    473a:	1b 82       	std	Y+3, r1	; 0x03
    473c:	1c 82       	std	Y+4, r1	; 0x04
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    473e:	ef 99       	sbic	0x1d, 7	; 29
    4740:	1c c0       	rjmp	.+56     	; 0x477a <__DATA_REGION_LENGTH__+0x77a>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    4742:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    4744:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4748:	83 70       	andi	r24, 0x03	; 3
    474a:	e1 f7       	brne	.-8      	; 0x4744 <__DATA_REGION_LENGTH__+0x744>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    474c:	83 e1       	ldi	r24, 0x13	; 19
    474e:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    4752:	89 81       	ldd	r24, Y+1	; 0x01
    4754:	80 93 26 14 	sts	0x1426, r24	; 0x801426 <__TEXT_REGION_LENGTH__+0x7e1426>
    4758:	8a 81       	ldd	r24, Y+2	; 0x02
    475a:	80 93 27 14 	sts	0x1427, r24	; 0x801427 <__TEXT_REGION_LENGTH__+0x7e1427>
    475e:	8b 81       	ldd	r24, Y+3	; 0x03
    4760:	80 93 28 14 	sts	0x1428, r24	; 0x801428 <__TEXT_REGION_LENGTH__+0x7e1428>
    4764:	8c 81       	ldd	r24, Y+4	; 0x04
    4766:	80 93 29 14 	sts	0x1429, r24	; 0x801429 <__TEXT_REGION_LENGTH__+0x7e1429>
            cnt--;
        } while (cnt != 0);

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    476a:	80 e0       	ldi	r24, 0x00	; 0
    476c:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    4770:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4774:	83 70       	andi	r24, 0x03	; 3
    4776:	e1 f7       	brne	.-8      	; 0x4770 <__DATA_REGION_LENGTH__+0x770>

        GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4778:	ef 98       	cbi	0x1d, 7	; 29
					eep.SaveBytes(EEP_OFFSET_KADR_CHARGE + sizeof(save_state_t)
					 + offsetof(charge_t,AccCharge) ,&data, sizeof(float));					
					b->ResetFlag = 0;
    477a:	10 92 3b 40 	sts	0x403B, r1	; 0x80403b <__data_end+0x3>
					FLASH_write_flash_n(0, dptr, n+2);					
    477e:	4d ef       	ldi	r20, 0xFD	; 253
    4780:	41 0f       	add	r20, r17
    4782:	21 e0       	ldi	r18, 0x01	; 1
    4784:	6b e3       	ldi	r22, 0x3B	; 59
    4786:	70 e4       	ldi	r23, 0x40	; 64
    4788:	80 e0       	ldi	r24, 0x00	; 0
    478a:	90 e0       	ldi	r25, 0x00	; 0
    478c:	46 c0       	rjmp	.+140    	; 0x481a <__DATA_REGION_LENGTH__+0x81a>
		break;

		case CMD_WRITE_EE:
		{
			uint16_t from = *(uint16_t*)(&Com.buf[DATA_POS]);
			uint8_t n = Com.Count-(HEADER_LEN+2+CRC_LEN);
    478e:	15 50       	subi	r17, 0x05	; 5
					 + offsetof(charge_t,AccCharge) ,&data, sizeof(float));					
					b->ResetFlag = 0;
					FLASH_write_flash_n(0, dptr, n+2);					
				}
			}
			else if (from == 8) // vat_vol 
    4790:	88 30       	cpi	r24, 0x08	; 8
    4792:	91 05       	cpc	r25, r1
    4794:	d1 f4       	brne	.+52     	; 0x47ca <__DATA_REGION_LENGTH__+0x7ca>
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4796:	ef 99       	sbic	0x1d, 7	; 29
    4798:	42 c0       	rjmp	.+132    	; 0x481e <__DATA_REGION_LENGTH__+0x81e>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    479a:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    479c:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    47a0:	83 70       	andi	r24, 0x03	; 3
    47a2:	e1 f7       	brne	.-8      	; 0x479c <__DATA_REGION_LENGTH__+0x79c>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    47a4:	83 e1       	ldi	r24, 0x13	; 19
    47a6:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
    47aa:	ab e3       	ldi	r26, 0x3B	; 59
    47ac:	b0 e4       	ldi	r27, 0x40	; 64
    47ae:	e8 e0       	ldi	r30, 0x08	; 8
    47b0:	f4 e1       	ldi	r31, 0x14	; 20

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    47b2:	8d 91       	ld	r24, X+
    47b4:	81 93       	st	Z+, r24
            cnt--;
    47b6:	11 50       	subi	r17, 0x01	; 1
        } while (cnt != 0);
    47b8:	e1 f7       	brne	.-8      	; 0x47b2 <__DATA_REGION_LENGTH__+0x7b2>

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    47ba:	80 e0       	ldi	r24, 0x00	; 0
    47bc:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    47c0:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    47c4:	83 70       	andi	r24, 0x03	; 3
    47c6:	e1 f7       	brne	.-8      	; 0x47c0 <__DATA_REGION_LENGTH__+0x7c0>
    47c8:	1d c0       	rjmp	.+58     	; 0x4804 <__DATA_REGION_LENGTH__+0x804>
			{
				eep.SaveBytes(EEP_OFFSET_VOLUME, dptr, n);
			}
			else if (from == 512) // charge_t
    47ca:	81 15       	cp	r24, r1
    47cc:	e2 e0       	ldi	r30, 0x02	; 2
    47ce:	9e 07       	cpc	r25, r30
    47d0:	d9 f4       	brne	.+54     	; 0x4808 <__DATA_REGION_LENGTH__+0x808>
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    47d2:	ef 99       	sbic	0x1d, 7	; 29
    47d4:	24 c0       	rjmp	.+72     	; 0x481e <__DATA_REGION_LENGTH__+0x81e>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    47d6:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    47d8:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    47dc:	83 70       	andi	r24, 0x03	; 3
    47de:	e1 f7       	brne	.-8      	; 0x47d8 <__DATA_REGION_LENGTH__+0x7d8>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    47e0:	83 e1       	ldi	r24, 0x13	; 19
    47e2:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>
    47e6:	ab e3       	ldi	r26, 0x3B	; 59
    47e8:	b0 e4       	ldi	r27, 0x40	; 64
    47ea:	e0 e2       	ldi	r30, 0x20	; 32
    47ec:	f4 e1       	ldi	r31, 0x14	; 20

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    47ee:	8d 91       	ld	r24, X+
    47f0:	81 93       	st	Z+, r24
            cnt--;
    47f2:	11 50       	subi	r17, 0x01	; 1
        } while (cnt != 0);
    47f4:	e1 f7       	brne	.-8      	; 0x47ee <__DATA_REGION_LENGTH__+0x7ee>

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    47f6:	80 e0       	ldi	r24, 0x00	; 0
    47f8:	0e 94 19 14 	call	0x2832	; 0x2832 <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    47fc:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4800:	83 70       	andi	r24, 0x03	; 3
    4802:	e1 f7       	brne	.-8      	; 0x47fc <__DATA_REGION_LENGTH__+0x7fc>

        GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4804:	ef 98       	cbi	0x1d, 7	; 29
    4806:	0b c0       	rjmp	.+22     	; 0x481e <__DATA_REGION_LENGTH__+0x81e>
			{
				eep.SaveBytes(EEP_OFFSET_KADR_CHARGE, dptr, n);
			}
			else if (from == 1024) // daclevel (*(eep_nnk_dac_t*)0x8200) 
    4808:	81 15       	cp	r24, r1
    480a:	94 40       	sbci	r25, 0x04	; 4
    480c:	41 f4       	brne	.+16     	; 0x481e <__DATA_REGION_LENGTH__+0x81e>
			{
				FLASH_write_flash_n(0x200, dptr, n);
    480e:	21 e0       	ldi	r18, 0x01	; 1
    4810:	41 2f       	mov	r20, r17
    4812:	6b e3       	ldi	r22, 0x3B	; 59
    4814:	70 e4       	ldi	r23, 0x40	; 64
    4816:	80 e0       	ldi	r24, 0x00	; 0
    4818:	92 e0       	ldi	r25, 0x02	; 2
    481a:	0e 94 8f 14 	call	0x291e	; 0x291e <_Z19FLASH_write_flash_njPhhb>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    481e:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4822:	8f 76       	andi	r24, 0x6F	; 111
    4824:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4828:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    482a:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    482e:	11 e0       	ldi	r17, 0x01	; 1
    4830:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    4834:	61 e0       	ldi	r22, 0x01	; 1
    4836:	88 e3       	ldi	r24, 0x38	; 56
    4838:	90 e4       	ldi	r25, 0x40	; 64
    483a:	0e 94 61 12 	call	0x24c2	; 0x24c2 <crc16>
    483e:	80 93 39 40 	sts	0x4039, r24	; 0x804039 <__data_end+0x1>
    4842:	90 93 3a 40 	sts	0x403A, r25	; 0x80403a <__data_end+0x2>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4846:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    484a:	8f 76       	andi	r24, 0x6F	; 111
    484c:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4850:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4852:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4856:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    485a:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    485c:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4860:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4862:	10 93 a1 04 	sts	0x04A1, r17	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    4866:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    486a:	80 64       	ori	r24, 0x40	; 64
    486c:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4870:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4872:	81 e0       	ldi	r24, 0x01	; 1
    4874:	80 93 37 41 	sts	0x4137, r24	; 0x804137 <__data_end+0xff>
			Count = count;
    4878:	83 e0       	ldi	r24, 0x03	; 3
    487a:	80 93 38 41 	sts	0x4138, r24	; 0x804138 <__data_end+0x100>
			UART.TXDATAL = buf[0];
    487e:	80 91 38 40 	lds	r24, 0x4038	; 0x804038 <__data_end>
    4882:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
			}
			Com.CRCSend(HEADER_LEN);
			
			UpdateFromEEP();
    4886:	0e 94 0b 18 	call	0x3016	; 0x3016 <_ZL13UpdateFromEEPv>
    488a:	02 c1       	rjmp	.+516    	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
		}
		break;
		
		case CMD_WORK:
		{
			uint8_t saveLen = Com.buf[DATA_POS];
    488c:	10 91 39 40 	lds	r17, 0x4039	; 0x804039 <__data_end+0x1>
			TestModeTimer = 5;
    4890:	80 93 3e 41 	sts	0x413E, r24	; 0x80413e <_ZL13TestModeTimer>
	{
		PINOUTDEF.OUTCLR = 1 << bit;
	}
	INLN bool IsOn(void)
	{
		return PINOUTDEF.OUT & (1 << bit);
    4894:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
			if (saveLen > NO_POWER_LEN)
    4898:	1e 31       	cpi	r17, 0x1E	; 30
    489a:	08 f4       	brcc	.+2      	; 0x489e <__DATA_REGION_LENGTH__+0x89e>
    489c:	5e c0       	rjmp	.+188    	; 0x495a <__DATA_REGION_LENGTH__+0x95a>
			{
				if (!Powered())
    489e:	84 fd       	sbrc	r24, 4
    48a0:	06 c0       	rjmp	.+12     	; 0x48ae <__DATA_REGION_LENGTH__+0x8ae>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    48a2:	80 e8       	ldi	r24, 0x80	; 128
    48a4:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    48a8:	80 e1       	ldi	r24, 0x10	; 16
    48aa:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
				}
				//if (workData.AppState != APP_WORK)
				//{
				//UpdateWorkData();
				//}
				workData.AppState |= 0x80;
    48ae:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    48b2:	80 68       	ori	r24, 0x80	; 128
    48b4:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    48b8:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    48bc:	8f 76       	andi	r24, 0x6F	; 111
    48be:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    48c2:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    48c4:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    48c8:	ff 24       	eor	r15, r15
    48ca:	f3 94       	inc	r15
    48cc:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	    startTxD(n+2);
    }
    INLN void CRCSend(void* src, uint8_t n)
    {
		disableRxD();
	    memcpy(&buf[DATA_POS], src, n);
    48d0:	41 2f       	mov	r20, r17
    48d2:	50 e0       	ldi	r21, 0x00	; 0
    48d4:	60 e0       	ldi	r22, 0x00	; 0
    48d6:	70 e4       	ldi	r23, 0x40	; 64
    48d8:	89 e3       	ldi	r24, 0x39	; 57
    48da:	90 e4       	ldi	r25, 0x40	; 64
    48dc:	0e 94 d8 29 	call	0x53b0	; 0x53b0 <memcpy>
	    CRCSend(n+HEADER_LEN);
    48e0:	01 e0       	ldi	r16, 0x01	; 1
    48e2:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    48e4:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    48e8:	8f 76       	andi	r24, 0x6F	; 111
    48ea:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    48ee:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    48f0:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    48f4:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    48f8:	60 2f       	mov	r22, r16
    48fa:	88 e3       	ldi	r24, 0x38	; 56
    48fc:	90 e4       	ldi	r25, 0x40	; 64
    48fe:	0e 94 61 12 	call	0x24c2	; 0x24c2 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    4902:	e0 2f       	mov	r30, r16
    4904:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    4906:	e8 5c       	subi	r30, 0xC8	; 200
    4908:	ff 4b       	sbci	r31, 0xBF	; 191
    490a:	80 83       	st	Z, r24
    490c:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    490e:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4910:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4914:	8f 76       	andi	r24, 0x6F	; 111
    4916:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    491a:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    491c:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4920:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    4924:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    4926:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    492a:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    492c:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    4930:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4934:	80 64       	ori	r24, 0x40	; 64
    4936:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    493a:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    493c:	81 e0       	ldi	r24, 0x01	; 1
    493e:	80 93 37 41 	sts	0x4137, r24	; 0x804137 <__data_end+0xff>
			Count = count;
    4942:	10 93 38 41 	sts	0x4138, r17	; 0x804138 <__data_end+0x100>
			UART.TXDATAL = buf[0];
    4946:	80 91 38 40 	lds	r24, 0x4038	; 0x804038 <__data_end>
    494a:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
				Com.CRCSend(&workData, saveLen);
				workData.AppState &= ~0x80;
    494e:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    4952:	8f 77       	andi	r24, 0x7F	; 127
    4954:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
    4958:	9b c0       	rjmp	.+310    	; 0x4a90 <__DATA_REGION_LENGTH__+0xa90>
			}
			else
			{
				if (Powered() && (workData.AppState != APP_WORK))
    495a:	84 ff       	sbrs	r24, 4
    495c:	05 c0       	rjmp	.+10     	; 0x4968 <__DATA_REGION_LENGTH__+0x968>
    495e:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    4962:	83 30       	cpi	r24, 0x03	; 3
    4964:	09 f0       	breq	.+2      	; 0x4968 <__DATA_REGION_LENGTH__+0x968>
    4966:	99 c0       	rjmp	.+306    	; 0x4a9a <__DATA_REGION_LENGTH__+0xa9a>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4968:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    496c:	8f 76       	andi	r24, 0x6F	; 111
    496e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4972:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4974:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4978:	ff 24       	eor	r15, r15
    497a:	f3 94       	inc	r15
    497c:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	    startTxD(n+2);
    }
    INLN void CRCSend(void* src, uint8_t n)
    {
		disableRxD();
	    memcpy(&buf[DATA_POS], src, n);
    4980:	41 2f       	mov	r20, r17
    4982:	50 e0       	ldi	r21, 0x00	; 0
    4984:	60 e0       	ldi	r22, 0x00	; 0
    4986:	70 e4       	ldi	r23, 0x40	; 64
    4988:	89 e3       	ldi	r24, 0x39	; 57
    498a:	90 e4       	ldi	r25, 0x40	; 64
    498c:	0e 94 d8 29 	call	0x53b0	; 0x53b0 <memcpy>
	    CRCSend(n+HEADER_LEN);
    4990:	01 e0       	ldi	r16, 0x01	; 1
    4992:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4994:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4998:	8f 76       	andi	r24, 0x6F	; 111
    499a:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    499e:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    49a0:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    49a4:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    49a8:	60 2f       	mov	r22, r16
    49aa:	88 e3       	ldi	r24, 0x38	; 56
    49ac:	90 e4       	ldi	r25, 0x40	; 64
    49ae:	0e 94 61 12 	call	0x24c2	; 0x24c2 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    49b2:	e0 2f       	mov	r30, r16
    49b4:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    49b6:	e8 5c       	subi	r30, 0xC8	; 200
    49b8:	ff 4b       	sbci	r31, 0xBF	; 191
    49ba:	80 83       	st	Z, r24
    49bc:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    49be:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    49c0:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    49c4:	8f 76       	andi	r24, 0x6F	; 111
    49c6:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    49ca:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    49cc:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    49d0:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    49d4:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    49d6:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    49da:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    49dc:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    49e0:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    49e4:	80 64       	ori	r24, 0x40	; 64
    49e6:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    49ea:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    49ec:	81 e0       	ldi	r24, 0x01	; 1
    49ee:	80 93 37 41 	sts	0x4137, r24	; 0x804137 <__data_end+0xff>
			Count = count;
    49f2:	10 93 38 41 	sts	0x4138, r17	; 0x804138 <__data_end+0x100>
    49f6:	48 c0       	rjmp	.+144    	; 0x4a88 <__DATA_REGION_LENGTH__+0xa88>
				Com.CRCSend(&workData, saveLen);
			}			
		}
		break;
		case CMD_INFO:
		Com.CRCSend(ReadMetaData(&Com.buf[DATA_POS], Com.buf[DATA_POS], (Com.Count == HEADER_LEN+1+2+2)? *(uint16_t*)(&Com.buf[DATA_POS+1]): 0)+HEADER_LEN);
    49f8:	80 91 38 41 	lds	r24, 0x4138	; 0x804138 <__data_end+0x100>
    49fc:	86 30       	cpi	r24, 0x06	; 6
    49fe:	21 f4       	brne	.+8      	; 0x4a08 <__DATA_REGION_LENGTH__+0xa08>
    4a00:	60 91 3a 40 	lds	r22, 0x403A	; 0x80403a <__data_end+0x2>
    4a04:	70 91 3b 40 	lds	r23, 0x403B	; 0x80403b <__data_end+0x3>
    4a08:	00 91 39 40 	lds	r16, 0x4039	; 0x804039 <__data_end+0x1>
32,80,97,115,115,119,111,114,100,32,81,122,84,115,116,32,69,101,112,83,118,83,116,
73,78,84,0,145,6,160,1,0,162,250,0,146,10,132,7,11,129,7,12,161,0,1,130,7,8,131};

inline uint8_t ReadMetaData(uint8_t* p, uint8_t n, uint16_t from)
{
	memcpy_P(p, (uint8_t*) &cmetaAll + from, n);	
    4a0c:	40 2f       	mov	r20, r16
    4a0e:	50 e0       	ldi	r21, 0x00	; 0
    4a10:	6c 50       	subi	r22, 0x0C	; 12
    4a12:	7f 4d       	sbci	r23, 0xDF	; 223
    4a14:	89 e3       	ldi	r24, 0x39	; 57
    4a16:	90 e4       	ldi	r25, 0x40	; 64
    4a18:	0e 94 cf 29 	call	0x539e	; 0x539e <memcpy_P>
    4a1c:	11 e0       	ldi	r17, 0x01	; 1
    4a1e:	10 0f       	add	r17, r16
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4a20:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4a24:	8f 76       	andi	r24, 0x6F	; 111
    4a26:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4a2a:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4a2c:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4a30:	ff 24       	eor	r15, r15
    4a32:	f3 94       	inc	r15
    4a34:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    4a38:	61 2f       	mov	r22, r17
    4a3a:	88 e3       	ldi	r24, 0x38	; 56
    4a3c:	90 e4       	ldi	r25, 0x40	; 64
    4a3e:	0e 94 61 12 	call	0x24c2	; 0x24c2 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    4a42:	e1 2f       	mov	r30, r17
    4a44:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    4a46:	e8 5c       	subi	r30, 0xC8	; 200
    4a48:	ff 4b       	sbci	r31, 0xBF	; 191
    4a4a:	80 83       	st	Z, r24
    4a4c:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    4a4e:	83 e0       	ldi	r24, 0x03	; 3
    4a50:	80 0f       	add	r24, r16
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4a52:	90 91 46 08 	lds	r25, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4a56:	9f 76       	andi	r25, 0x6F	; 111
    4a58:	90 93 46 08 	sts	0x0846, r25	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4a5c:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4a5e:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4a62:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    4a66:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    4a68:	90 91 45 08 	lds	r25, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4a6c:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4a6e:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    4a72:	90 91 46 08 	lds	r25, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4a76:	90 64       	ori	r25, 0x40	; 64
    4a78:	90 93 46 08 	sts	0x0846, r25	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4a7c:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4a7e:	91 e0       	ldi	r25, 0x01	; 1
    4a80:	90 93 37 41 	sts	0x4137, r25	; 0x804137 <__data_end+0xff>
			Count = count;
    4a84:	80 93 38 41 	sts	0x4138, r24	; 0x804138 <__data_end+0x100>
			UART.TXDATAL = buf[0];
    4a88:	80 91 38 40 	lds	r24, 0x4038	; 0x804038 <__data_end>
    4a8c:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
			if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
			{
				if (TurboTimer > 0) TurboTimer = 4;
				ResetFunction = 5;												
				RunCmd();
				ResetFunction = 50;
    4a90:	82 e3       	ldi	r24, 0x32	; 50
    4a92:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <__bss_end>
    4a96:	0c 94 26 1a 	jmp	0x344c	; 0x344c <main+0x3c0>
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    4a9a:	80 e1       	ldi	r24, 0x10	; 16
    4a9c:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    4aa0:	80 e8       	ldi	r24, 0x80	; 128
    4aa2:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    4aa6:	60 cf       	rjmp	.-320    	; 0x4968 <__DATA_REGION_LENGTH__+0x968>

00004aa8 <_ZN8twi_im_tILh0ELh2EE14I2C_EVENT_STOPEv>:
	retEventState = I2C_EVENT_RESET();
	
	return retEventState;
}

 i2c_event_states_t I2C_EVENT_STOP(void)
    4aa8:	dc 01       	movw	r26, r24
	return I2C_STATE_IDLE;
}

INLN void CommandUpdate(TWI_MCMD_t cmd)
{
	TWI.MCTRLB = (TWI.MCTRLB & ~TWI_MCMD_gm) | cmd;
    4aaa:	e0 e0       	ldi	r30, 0x00	; 0
    4aac:	f9 e0       	ldi	r31, 0x09	; 9
    4aae:	84 81       	ldd	r24, Z+4	; 0x04
    4ab0:	83 60       	ori	r24, 0x03	; 3
    4ab2:	84 83       	std	Z+4, r24	; 0x04
	{
		GPR.GPR1 |= (1 << (twiNo+5));
	}
	INLN void _busy_off(void)
	{
		GPR.GPR1 &= ~ (1 << (twiNo+5));
    4ab4:	ed 98       	cbi	0x1d, 5	; 29
private:

void Close(void)
{
	_busy_off(); //busy = false;
	address = 0xFF;
    4ab6:	8f ef       	ldi	r24, 0xFF	; 255
    4ab8:	90 e0       	ldi	r25, 0x00	; 0
    4aba:	8d 93       	st	X+, r24
    4abc:	9c 93       	st	X, r25
    4abe:	11 97       	sbiw	r26, 0x01	; 1
	writePtr = NULL;
    4ac0:	12 96       	adiw	r26, 0x02	; 2
    4ac2:	1d 92       	st	X+, r1
    4ac4:	1c 92       	st	X, r1
    4ac6:	13 97       	sbiw	r26, 0x03	; 3
	readPtr = NULL;
    4ac8:	15 96       	adiw	r26, 0x05	; 5
    4aca:	1d 92       	st	X+, r1
    4acc:	1c 92       	st	X, r1
    4ace:	16 97       	sbiw	r26, 0x06	; 6
	state = I2C_STATE_IDLE;
    4ad0:	1a 96       	adiw	r26, 0x0a	; 10
    4ad2:	1c 92       	st	X, r1
	// Clear interrupt status
	TWI.MSTATUS = (TWI_RIF_bm | TWI_WIF_bm);
    4ad4:	80 ec       	ldi	r24, 0xC0	; 192
    4ad6:	85 83       	std	Z+5, r24	; 0x05
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    4ad8:	81 e0       	ldi	r24, 0x01	; 1
    4ada:	85 83       	std	Z+5, r24	; 0x05
	// Send stop
	CommandUpdate(TWI_MCMD_STOP_gc);
	Close();
	
	return I2C_STATE_IDLE;
}
    4adc:	80 e0       	ldi	r24, 0x00	; 0
    4ade:	08 95       	ret

00004ae0 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>:
 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
}

i2c_event_states_t TWI_eventTable(i2c_event_states_t s)
    4ae0:	dc 01       	movw	r26, r24
{
	switch (s)
    4ae2:	46 2f       	mov	r20, r22
    4ae4:	50 e0       	ldi	r21, 0x00	; 0
    4ae6:	49 30       	cpi	r20, 0x09	; 9
    4ae8:	51 05       	cpc	r21, r1
    4aea:	08 f0       	brcs	.+2      	; 0x4aee <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xe>
    4aec:	83 c0       	rjmp	.+262    	; 0x4bf4 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x114>
    4aee:	fa 01       	movw	r30, r20
    4af0:	e6 5f       	subi	r30, 0xF6	; 246
    4af2:	fd 4e       	sbci	r31, 0xED	; 237
    4af4:	0c 94 53 27 	jmp	0x4ea6	; 0x4ea6 <__tablejump2__>
	{
		GPR.GPR1 |= (1 << (twiNo+5));
	}
	INLN void _busy_off(void)
	{
		GPR.GPR1 &= ~ (1 << (twiNo+5));
    4af8:	ed 98       	cbi	0x1d, 5	; 29
/* I2C Event interfaces */
 i2c_event_states_t I2C_EVENT_IDLE(void)
{
	_busy_off(); //busy = false;
	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    4afa:	81 e0       	ldi	r24, 0x01	; 1
    4afc:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>

i2c_event_states_t TWI_eventTable(i2c_event_states_t s)
{
	switch (s)
	{
     case I2C_STATE_IDLE: return I2C_EVENT_IDLE();
    4b00:	88 e0       	ldi	r24, 0x08	; 8
    4b02:	08 95       	ret
	return I2C_STATE_RESET;
}

 i2c_event_states_t I2C_EVENT_SEND_RD_ADDR(void)
{
	TWI.MADDR = (uint8_t) ((address << 1) | 1U);
    4b04:	8c 91       	ld	r24, X
    4b06:	88 0f       	add	r24, r24
    4b08:	81 60       	ori	r24, 0x01	; 1
    4b0a:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    4b0e:	57 c0       	rjmp	.+174    	; 0x4bbe <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xde>
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    4b10:	8c 91       	ld	r24, X
    4b12:	88 0f       	add	r24, r24
    4b14:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    4b18:	19 c0       	rjmp	.+50     	; 0x4b4c <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x6c>

 i2c_event_states_t I2C_EVENT_TX(void)
{
	i2c_event_states_t retEventState = I2C_STATE_TX;

	if (0U != writeLength)
    4b1a:	14 96       	adiw	r26, 0x04	; 4
    4b1c:	8c 91       	ld	r24, X
    4b1e:	14 97       	sbiw	r26, 0x04	; 4
    4b20:	88 23       	and	r24, r24
    4b22:	b1 f0       	breq	.+44     	; 0x4b50 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x70>
	{
		writeLength--;
    4b24:	81 50       	subi	r24, 0x01	; 1
    4b26:	14 96       	adiw	r26, 0x04	; 4
    4b28:	8c 93       	st	X, r24
    4b2a:	14 97       	sbiw	r26, 0x04	; 4
		TWI.MDATA = *writePtr;
    4b2c:	12 96       	adiw	r26, 0x02	; 2
    4b2e:	ed 91       	ld	r30, X+
    4b30:	fc 91       	ld	r31, X
    4b32:	13 97       	sbiw	r26, 0x03	; 3
    4b34:	80 81       	ld	r24, Z
    4b36:	80 93 08 09 	sts	0x0908, r24	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
		writePtr++;
    4b3a:	12 96       	adiw	r26, 0x02	; 2
    4b3c:	8d 91       	ld	r24, X+
    4b3e:	9c 91       	ld	r25, X
    4b40:	13 97       	sbiw	r26, 0x03	; 3
    4b42:	01 96       	adiw	r24, 0x01	; 1
    4b44:	12 96       	adiw	r26, 0x02	; 2
    4b46:	8d 93       	st	X+, r24
    4b48:	9c 93       	st	X, r25
    4b4a:	13 97       	sbiw	r26, 0x03	; 3
		retEventState = I2C_STATE_TX;
    4b4c:	83 e0       	ldi	r24, 0x03	; 3
    4b4e:	08 95       	ret
	}
	else
	{
		if (switchToRead)
    4b50:	18 96       	adiw	r26, 0x08	; 8
    4b52:	8c 91       	ld	r24, X
    4b54:	18 97       	sbiw	r26, 0x08	; 8
    4b56:	88 23       	and	r24, r24
    4b58:	09 f4       	brne	.+2      	; 0x4b5c <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x7c>
    4b5a:	44 c0       	rjmp	.+136    	; 0x4be4 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x104>
		{
			switchToRead = false;
    4b5c:	18 96       	adiw	r26, 0x08	; 8
    4b5e:	1c 92       	st	X, r1
			retEventState = I2C_STATE_SEND_RD_ADDR;
    4b60:	81 e0       	ldi	r24, 0x01	; 1
    4b62:	08 95       	ret

 i2c_event_states_t I2C_EVENT_RX(void)
{
	i2c_event_states_t retEventState = I2C_STATE_RX;

	if (readLength == 1U)
    4b64:	17 96       	adiw	r26, 0x07	; 7
    4b66:	8c 91       	ld	r24, X
    4b68:	17 97       	sbiw	r26, 0x07	; 7
    4b6a:	81 30       	cpi	r24, 0x01	; 1
    4b6c:	21 f4       	brne	.+8      	; 0x4b76 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x96>
	{
		// Next byte will be last to be received, setup NACK
		TWI.MCTRLB |= TWI_ACKACT_bm;
    4b6e:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    4b72:	84 60       	ori	r24, 0x04	; 4
    4b74:	03 c0       	rjmp	.+6      	; 0x4b7c <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x9c>
	}
	else
	{
		// More bytes to receive, setup ACK
		TWI.MCTRLB &= ~TWI_ACKACT_bm;
    4b76:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    4b7a:	8b 7f       	andi	r24, 0xFB	; 251
    4b7c:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
	}

	if (0U != --readLength)
    4b80:	17 96       	adiw	r26, 0x07	; 7
    4b82:	8c 91       	ld	r24, X
    4b84:	17 97       	sbiw	r26, 0x07	; 7
    4b86:	81 50       	subi	r24, 0x01	; 1
    4b88:	17 96       	adiw	r26, 0x07	; 7
    4b8a:	8c 93       	st	X, r24
    4b8c:	17 97       	sbiw	r26, 0x07	; 7
    4b8e:	15 96       	adiw	r26, 0x05	; 5
    4b90:	ed 91       	ld	r30, X+
    4b92:	fc 91       	ld	r31, X
    4b94:	16 97       	sbiw	r26, 0x06	; 6
    4b96:	88 23       	and	r24, r24
    4b98:	a1 f0       	breq	.+40     	; 0x4bc2 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xe2>
	{
		*readPtr = TWI.MDATA;
    4b9a:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    4b9e:	80 83       	st	Z, r24
		readPtr++;
    4ba0:	15 96       	adiw	r26, 0x05	; 5
    4ba2:	8d 91       	ld	r24, X+
    4ba4:	9c 91       	ld	r25, X
    4ba6:	16 97       	sbiw	r26, 0x06	; 6
    4ba8:	01 96       	adiw	r24, 0x01	; 1
    4baa:	15 96       	adiw	r26, 0x05	; 5
    4bac:	8d 93       	st	X+, r24
    4bae:	9c 93       	st	X, r25
    4bb0:	16 97       	sbiw	r26, 0x06	; 6
	return I2C_STATE_IDLE;
}

INLN void CommandUpdate(TWI_MCMD_t cmd)
{
	TWI.MCTRLB = (TWI.MCTRLB & ~TWI_MCMD_gm) | cmd;
    4bb2:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    4bb6:	8c 7f       	andi	r24, 0xFC	; 252
    4bb8:	82 60       	ori	r24, 0x02	; 2
    4bba:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
	{
		*readPtr = TWI.MDATA;
		readPtr++;
		// Execute Acknowledge Action followed by a byte read operation
		CommandUpdate(TWI_MCMD_RECVTRANS_gc);
		retEventState = I2C_STATE_RX;
    4bbe:	84 e0       	ldi	r24, 0x04	; 4
    4bc0:	08 95       	ret
	}
	else
	{
		*readPtr = TWI.MDATA;
    4bc2:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    4bc6:	80 83       	st	Z, r24
		readPtr++;
    4bc8:	15 96       	adiw	r26, 0x05	; 5
    4bca:	8d 91       	ld	r24, X+
    4bcc:	9c 91       	ld	r25, X
    4bce:	16 97       	sbiw	r26, 0x06	; 6
    4bd0:	01 96       	adiw	r24, 0x01	; 1
    4bd2:	15 96       	adiw	r26, 0x05	; 5
    4bd4:	8d 93       	st	X+, r24
    4bd6:	9c 93       	st	X, r25
    4bd8:	16 97       	sbiw	r26, 0x06	; 6
		// Next byte will be last to be received, setup NACK
		TWI.MCTRLB |= TWI_ACKACT_bm;
    4bda:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    4bde:	84 60       	ori	r24, 0x04	; 4
    4be0:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
		retEventState = I2C_EVENT_STOP();
    4be4:	cd 01       	movw	r24, r26
    4be6:	0c 94 54 25 	jmp	0x4aa8	; 0x4aa8 <_ZN8twi_im_tILh0ELh2EE14I2C_EVENT_STOPEv>
 i2c_event_states_t I2C_EVENT_ERROR(void)
{
	// Clear bus collision status flag
	i2c_event_states_t retEventState = I2C_STATE_ERROR;
	// Clear interrupt status
	TWI.MSTATUS = (TWI_RIF_bm | TWI_WIF_bm);
    4bea:	80 ec       	ldi	r24, 0xC0	; 192
    4bec:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
     case I2C_STATE_TX: return I2C_EVENT_TX();
     case I2C_STATE_RX: return I2C_EVENT_RX();
     case I2C_STATE_NACK: return I2C_EVENT_NACK();
     case I2C_STATE_ERROR: return I2C_EVENT_ERROR();
     case I2C_STATE_STOP: return I2C_EVENT_STOP();
     case I2C_STATE_RESET: return I2C_EVENT_RESET();
    4bf0:	0c 94 0e 14 	jmp	0x281c	; 0x281c <_ZN8twi_im_tILh0ELh2EE15I2C_EVENT_RESETEv.isra.24>
	 default: return I2C_STATE_IDLE;		
    4bf4:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    4bf6:	08 95       	ret

00004bf8 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv>:
 void EventHandler(void)
{
	state = TWI_eventTable(state);
}

 void ErrorEventHandler(void)
    4bf8:	cf 93       	push	r28
    4bfa:	df 93       	push	r29
    4bfc:	ec 01       	movw	r28, r24
{
	// Check the bus error
	if ((TWI.MSTATUS & TWI_BUSERR_bm) || (TWI.MSTATUS & TWI_ARBLOST_bm))
    4bfe:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4c02:	82 fd       	sbrc	r24, 2
    4c04:	10 c0       	rjmp	.+32     	; 0x4c26 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x2e>
    4c06:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4c0a:	83 fd       	sbrc	r24, 3
    4c0c:	0c c0       	rjmp	.+24     	; 0x4c26 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x2e>
		
		// Clear the error flags
		TWI.MSTATUS = (TWI_BUSERR_bm | TWI_ARBLOST_bm);
	}
	// Check if address NAK
	else if ((TWI.MADDR) && (TWI.MSTATUS & TWI_RXACK_bm))
    4c0e:	80 91 07 09 	lds	r24, 0x0907	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    4c12:	88 23       	and	r24, r24
    4c14:	f1 f0       	breq	.+60     	; 0x4c52 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x5a>
    4c16:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4c1a:	84 ff       	sbrs	r24, 4
    4c1c:	1a c0       	rjmp	.+52     	; 0x4c52 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x5a>
	{
		state = I2C_STATE_NACK;
    4c1e:	85 e0       	ldi	r24, 0x05	; 5
    4c20:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_ADDR_NACK;
    4c22:	81 e0       	ldi	r24, 0x01	; 1
    4c24:	21 c0       	rjmp	.+66     	; 0x4c68 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x70>
 void ErrorEventHandler(void)
{
	// Check the bus error
	if ((TWI.MSTATUS & TWI_BUSERR_bm) || (TWI.MSTATUS & TWI_ARBLOST_bm))
	{
		state = I2C_STATE_ERROR;
    4c26:	86 e0       	ldi	r24, 0x06	; 6
    4c28:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_BUS_COLLISION;
    4c2a:	83 e0       	ldi	r24, 0x03	; 3
    4c2c:	89 87       	std	Y+9, r24	; 0x09
		
		// Clear the error flags
		TWI.MSTATUS = (TWI_BUSERR_bm | TWI_ARBLOST_bm);
    4c2e:	8c e0       	ldi	r24, 0x0C	; 12
    4c30:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
	else
	{
		// No action required
	}
	
	state = TWI_eventTable(state);
    4c34:	6a 85       	ldd	r22, Y+10	; 0x0a
    4c36:	ce 01       	movw	r24, r28
    4c38:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>
    4c3c:	8a 87       	std	Y+10, r24	; 0x0a
	
	if(errorState != I2C_ERROR_NONE)
    4c3e:	89 85       	ldd	r24, Y+9	; 0x09
    4c40:	88 23       	and	r24, r24
    4c42:	a1 f0       	breq	.+40     	; 0x4c6c <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x74>
	{
		if (Callback != NULL)
    4c44:	eb 85       	ldd	r30, Y+11	; 0x0b
    4c46:	fc 85       	ldd	r31, Y+12	; 0x0c
    4c48:	30 97       	sbiw	r30, 0x00	; 0
    4c4a:	81 f0       	breq	.+32     	; 0x4c6c <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x74>
		{
			Callback();
		}
	}
}
    4c4c:	df 91       	pop	r29
    4c4e:	cf 91       	pop	r28
	
	if(errorState != I2C_ERROR_NONE)
	{
		if (Callback != NULL)
		{
			Callback();
    4c50:	09 94       	ijmp
	{
		state = I2C_STATE_NACK;
		errorState = I2C_ERROR_ADDR_NACK;
	}
	// Check if data NAK
	else if ((TWI.MDATA) && (TWI.MSTATUS & TWI_RXACK_bm))
    4c52:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    4c56:	88 23       	and	r24, r24
    4c58:	69 f3       	breq	.-38     	; 0x4c34 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
    4c5a:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4c5e:	84 ff       	sbrs	r24, 4
    4c60:	e9 cf       	rjmp	.-46     	; 0x4c34 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
	{
		state = I2C_STATE_NACK;
    4c62:	85 e0       	ldi	r24, 0x05	; 5
    4c64:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_DATA_NACK;
    4c66:	82 e0       	ldi	r24, 0x02	; 2
    4c68:	89 87       	std	Y+9, r24	; 0x09
    4c6a:	e4 cf       	rjmp	.-56     	; 0x4c34 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
		if (Callback != NULL)
		{
			Callback();
		}
	}
}
    4c6c:	df 91       	pop	r29
    4c6e:	cf 91       	pop	r28
    4c70:	08 95       	ret

00004c72 <__vector_19>:
#define EEP_UPDATE_KADRS 900 //30min
#define DEFAULT_KADR -100000000
#define WDTO_N WDTO_250MS

EEPROM_T(eep);
INSTATCE_LTC2942C(LTC2942);
    4c72:	1f 92       	push	r1
    4c74:	0f 92       	push	r0
    4c76:	0f b6       	in	r0, 0x3f	; 63
    4c78:	0f 92       	push	r0
    4c7a:	11 24       	eor	r1, r1
    4c7c:	0b b6       	in	r0, 0x3b	; 59
    4c7e:	0f 92       	push	r0
    4c80:	2f 93       	push	r18
    4c82:	3f 93       	push	r19
    4c84:	4f 93       	push	r20
    4c86:	5f 93       	push	r21
    4c88:	6f 93       	push	r22
    4c8a:	7f 93       	push	r23
    4c8c:	8f 93       	push	r24
    4c8e:	9f 93       	push	r25
    4c90:	af 93       	push	r26
    4c92:	bf 93       	push	r27
    4c94:	ef 93       	push	r30
    4c96:	ff 93       	push	r31
		Callback = callbackHandler;
	}
}
INLN void _isr(void)
{/* cppcheck-suppress misra-c2012-5.5 */
	if (0U != (TWI0.MSTATUS & (TWI_RXACK_bm | TWI_BUSERR_bm | TWI_ARBLOST_bm)))
    4c98:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4c9c:	8c 71       	andi	r24, 0x1C	; 28
    4c9e:	29 f0       	breq	.+10     	; 0x4caa <__vector_19+0x38>
	{
		ErrorEventHandler();
    4ca0:	8d e8       	ldi	r24, 0x8D	; 141
    4ca2:	92 e4       	ldi	r25, 0x42	; 66
    4ca4:	0e 94 fc 25 	call	0x4bf8	; 0x4bf8 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv>
    4ca8:	0c c0       	rjmp	.+24     	; 0x4cc2 <__vector_19+0x50>
	}
	else if (0U != (TWI0.MSTATUS & (TWI_RIF_bm | TWI_WIF_bm | TWI_CLKHOLD_bm)))
    4caa:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4cae:	80 7e       	andi	r24, 0xE0	; 224
    4cb0:	41 f0       	breq	.+16     	; 0x4cc2 <__vector_19+0x50>
	}
}

 void EventHandler(void)
{
	state = TWI_eventTable(state);
    4cb2:	60 91 97 42 	lds	r22, 0x4297	; 0x804297 <_ZN8ltc2942c3twiE+0xa>
    4cb6:	8d e8       	ldi	r24, 0x8D	; 141
    4cb8:	92 e4       	ldi	r25, 0x42	; 66
    4cba:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>
    4cbe:	80 93 97 42 	sts	0x4297, r24	; 0x804297 <_ZN8ltc2942c3twiE+0xa>
    4cc2:	ff 91       	pop	r31
    4cc4:	ef 91       	pop	r30
    4cc6:	bf 91       	pop	r27
    4cc8:	af 91       	pop	r26
    4cca:	9f 91       	pop	r25
    4ccc:	8f 91       	pop	r24
    4cce:	7f 91       	pop	r23
    4cd0:	6f 91       	pop	r22
    4cd2:	5f 91       	pop	r21
    4cd4:	4f 91       	pop	r20
    4cd6:	3f 91       	pop	r19
    4cd8:	2f 91       	pop	r18
    4cda:	0f 90       	pop	r0
    4cdc:	0b be       	out	0x3b, r0	; 59
    4cde:	0f 90       	pop	r0
    4ce0:	0f be       	out	0x3f, r0	; 63
    4ce2:	0f 90       	pop	r0
    4ce4:	1f 90       	pop	r1
    4ce6:	18 95       	reti

00004ce8 <_GLOBAL__sub_I__Z5init3v>:
		return (twiNo == 0) ? (altNo == ALT2 ? &PORTC : &PORTA) : (altNo == ALT2 ? &PORTB : &PORTF);
	}
public:
		INLN twi_im_t(void)
		{
			PORTMUX.TWIROUTEA |= altNo << (twiNo*2);	   
    4ce8:	80 91 e5 05 	lds	r24, 0x05E5	; 0x8005e5 <__TEXT_REGION_LENGTH__+0x7e05e5>
    4cec:	82 60       	ori	r24, 0x02	; 2
    4cee:	80 93 e5 05 	sts	0x05E5, r24	; 0x8005e5 <__TEXT_REGION_LENGTH__+0x7e05e5>
			PORT_t* p = Port();
			p->PIN2CTRL = PORT_ISC_INTDISABLE_gc;
    4cf2:	10 92 52 04 	sts	0x0452, r1	; 0x800452 <__TEXT_REGION_LENGTH__+0x7e0452>
			p->PIN3CTRL = PORT_ISC_INTDISABLE_gc;		
    4cf6:	10 92 53 04 	sts	0x0453, r1	; 0x800453 <__TEXT_REGION_LENGTH__+0x7e0453>
			
			Deinitialize();
    4cfa:	0e 94 66 13 	call	0x26cc	; 0x26cc <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>
public:	
	bool HiSpeedReady;

	INLN clock_t (void)
  {
	s2cnt = (clkSel == CLKRTC)? 69 : 64;
    4cfe:	80 e4       	ldi	r24, 0x40	; 64
    4d00:	80 93 64 42 	sts	0x4264, r24	; 0x804264 <Clock>
	  
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.XOSCHFCTRLA),
    4d04:	61 ea       	ldi	r22, 0xA1	; 161
    4d06:	80 e8       	ldi	r24, 0x80	; 128
    4d08:	90 e0       	ldi	r25, 0x00	; 0
    4d0a:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		| CLKCTRL_CSUTHF_4K_gc  /* 4k XOSCHF cycles */
		| CLKCTRL_FRQRANGE_8M_gc /* Max 8 MHz XTAL Frequency */
		| 0 << CLKCTRL_SEL_bp    /* Source Select: disabled */
		| 1 << CLKCTRL_ENABLE_bp /* External high-frequency Oscillator: enabled */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    4d0e:	64 e1       	ldi	r22, 0x14	; 20
    4d10:	88 e6       	ldi	r24, 0x68	; 104
    4d12:	90 e0       	ldi	r25, 0x00	; 0
    4d14:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc       /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		
		/* Clear Main Clock Prescaler */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLB, 0x00);		
    4d18:	60 e0       	ldi	r22, 0x00	; 0
    4d1a:	81 e6       	ldi	r24, 0x61	; 97
    4d1c:	90 e0       	ldi	r25, 0x00	; 0
    4d1e:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    4d22:	63 e0       	ldi	r22, 0x03	; 3
    4d24:	80 e6       	ldi	r24, 0x60	; 96
    4d26:	90 e0       	ldi	r25, 0x00	; 0
    4d28:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* External clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out */);

		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    4d2c:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    4d30:	80 fd       	sbrc	r24, 0
    4d32:	fc cf       	rjmp	.-8      	; 0x4d2c <_GLOBAL__sub_I__Z5init3v+0x44>
	
		/* Enable Clock Failure Detection on main clock */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLC, CLKCTRL_CFDSRC_CLKMAIN_gc
    4d34:	61 e0       	ldi	r22, 0x01	; 1
    4d36:	82 e6       	ldi	r24, 0x62	; 98
    4d38:	90 e0       	ldi	r25, 0x00	; 0
    4d3a:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		| CLKCTRL_CFDEN_bm);

		/* Enable interrupt for CFD */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKINTCTRL, CLKCTRL_INTTYPE_bm
    4d3e:	61 e8       	ldi	r22, 0x81	; 129
    4d40:	83 e6       	ldi	r24, 0x63	; 99
    4d42:	90 e0       	ldi	r25, 0x00	; 0
    4d44:	0e 94 2f 13 	call	0x265e	; 0x265e <ccp_write_io>
		| CLKCTRL_CFD_bm);	
		
		if (timerANo <= 1)
		{
			TCA.SINGLE.INTCTRL = 0 << TCA_SINGLE_CMP0_bp   /* Compare 0 Interrupt: disabled */
    4d48:	21 e0       	ldi	r18, 0x01	; 1
    4d4a:	20 93 0a 0a 	sts	0x0A0A, r18	; 0x800a0a <__TEXT_REGION_LENGTH__+0x7e0a0a>
			| 0 << TCA_SINGLE_CMP1_bp /* Compare 1 Interrupt: disabled */
			| 0 << TCA_SINGLE_CMP2_bp /* Compare 2 Interrupt: disabled */
			| 1 << TCA_SINGLE_OVF_bp; /* Overflow Interrupt: enabled */

			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    4d4e:	8f ef       	ldi	r24, 0xFF	; 255
    4d50:	90 e0       	ldi	r25, 0x00	; 0
    4d52:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    4d56:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>

			TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    4d5a:	8f e8       	ldi	r24, 0x8F	; 143
    4d5c:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
	bool Error2;
	bool Error1;
	
	INLN indicator_t(void)
	{
		data.u64 = IND_BEGIN; 
    4d60:	8f ef       	ldi	r24, 0xFF	; 255
    4d62:	80 93 54 42 	sts	0x4254, r24	; 0x804254 <Indicator>
    4d66:	80 93 55 42 	sts	0x4255, r24	; 0x804255 <Indicator+0x1>
    4d6a:	80 93 56 42 	sts	0x4256, r24	; 0x804256 <Indicator+0x2>
    4d6e:	80 93 57 42 	sts	0x4257, r24	; 0x804257 <Indicator+0x3>
    4d72:	80 93 58 42 	sts	0x4258, r24	; 0x804258 <Indicator+0x4>
    4d76:	80 93 59 42 	sts	0x4259, r24	; 0x804259 <Indicator+0x5>
    4d7a:	80 93 5a 42 	sts	0x425A, r24	; 0x80425a <Indicator+0x6>
    4d7e:	80 93 5b 42 	sts	0x425B, r24	; 0x80425b <Indicator+0x7>
		appSatate = 0xFF;
    4d82:	80 93 5f 42 	sts	0x425F, r24	; 0x80425f <Indicator+0xb>
		PINDIC.DIRSET = 1 << pin;
    4d86:	84 e0       	ldi	r24, 0x04	; 4
    4d88:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    4d8c:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
	}	
public:
	INLN ram_t(void)
	{
		//CHIP SELECT
	    SPI.CTRLB = 3;
    4d90:	93 e0       	ldi	r25, 0x03	; 3
    4d92:	90 93 61 09 	sts	0x0961, r25	; 0x800961 <__TEXT_REGION_LENGTH__+0x7e0961>
		PCS.DIRSET = 1 << bitCS;
    4d96:	90 e1       	ldi	r25, 0x10	; 16
    4d98:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    4d9c:	90 93 a5 04 	sts	0x04A5, r25	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
		PCS.DIRSET = 1 << bitCS;
		CS_off();
		
		// spi pins
		// mux
		PORTMUX.SPIROUTEA &= ~(3 << (spiNo*2)); //clr mux
    4da0:	30 91 e4 05 	lds	r19, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    4da4:	33 7f       	andi	r19, 0xF3	; 243
    4da6:	30 93 e4 05 	sts	0x05E4, r19	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		PORTMUX.SPIROUTEA |= (pmuxAlt << (spiNo*2)); //set mux
    4daa:	30 91 e4 05 	lds	r19, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    4dae:	34 60       	ori	r19, 0x04	; 4
    4db0:	30 93 e4 05 	sts	0x05E4, r19	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		// MOSI MISO SCK
		uint8_t bit = getSPIbit();
		PORT_t* port = getSPIPort();
		volatile uint8_t *port_pin_ctrl = ((uint8_t *) port + 0x10 + bit+1);
		// MISO
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    4db4:	48 e0       	ldi	r20, 0x08	; 8
    4db6:	40 93 55 04 	sts	0x0455, r20	; 0x800455 <__TEXT_REGION_LENGTH__+0x7e0455>
		// MOSI, SCK
		port->DIRSET = 5 << bit;
    4dba:	30 e5       	ldi	r19, 0x50	; 80
    4dbc:	30 93 41 04 	sts	0x0441, r19	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>

			SPI.CTRLB = 0
    4dc0:	80 93 61 09 	sts	0x0961, r24	; 0x800961 <__TEXT_REGION_LENGTH__+0x7e0961>
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    4dc4:	90 93 66 04 	sts	0x0466, r25	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
public:
	
	INLN pinout_t(void)
	{
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
    4dc8:	90 93 61 04 	sts	0x0461, r25	; 0x800461 <__TEXT_REGION_LENGTH__+0x7e0461>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    4dcc:	30 e8       	ldi	r19, 0x80	; 128
    4dce:	30 93 66 04 	sts	0x0466, r19	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
public:
	
	INLN pinout_t(void)
	{
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
    4dd2:	30 93 61 04 	sts	0x0461, r19	; 0x800461 <__TEXT_REGION_LENGTH__+0x7e0461>
			#define nnkTB1 (*(TCB_t*) (0x0B00 + 0x10 * timerB1))
			#define nnkTB2 (*(TCB_t*) (0x0B00 + 0x10 * timerB2))
public:			
	INLN nnk_t(void)
	{
		nnkAC1.CTRLA =
    4dd6:	31 e8       	ldi	r19, 0x81	; 129
    4dd8:	30 93 80 06 	sts	0x0680, r19	; 0x800680 <__TEXT_REGION_LENGTH__+0x7e0680>
		| AC_HYSMODE_NONE_gc				/* No hysteresis */
		| AC_POWER_PROFILE0_gc				/* Power profile 0, Shortest response time, highest consumption */
		| 0 << AC_OUTEN_bp					/* Output Buffer Enable: disabled */
		| 1 << AC_RUNSTDBY_bp;				/* Run in Standby Mode: enabled */
		
		nnkAC2.CTRLA =
    4ddc:	30 93 90 06 	sts	0x0690, r19	; 0x800690 <__TEXT_REGION_LENGTH__+0x7e0690>
		| AC_HYSMODE_NONE_gc				/* No hysteresis */
		| AC_POWER_PROFILE0_gc				/* Power profile 0, Shortest response time, highest consumption */
		| 0 << AC_OUTEN_bp					/* Output Buffer Enable: disabled */
		| 1 << AC_RUNSTDBY_bp;				/* Run in Standby Mode: enabled */
		
		nnkAC1.MUXCTRL = (inpPlus1 << 3) | DACREF_bm;
    4de0:	3b e0       	ldi	r19, 0x0B	; 11
    4de2:	30 93 82 06 	sts	0x0682, r19	; 0x800682 <__TEXT_REGION_LENGTH__+0x7e0682>
		nnkAC2.MUXCTRL = (inpPlus2 << 3) | DACREF_bm;
    4de6:	33 e1       	ldi	r19, 0x13	; 19
    4de8:	30 93 92 06 	sts	0x0692, r19	; 0x800692 <__TEXT_REGION_LENGTH__+0x7e0692>
		
		EVSYS.CHANNEL0 = EVSYS_CHANNEL0_AC0_OUT_gc+comparator1;
    4dec:	30 e2       	ldi	r19, 0x20	; 32
    4dee:	30 93 10 02 	sts	0x0210, r19	; 0x800210 <__TEXT_REGION_LENGTH__+0x7e0210>
		EVSYS.CHANNEL1 = EVSYS_CHANNEL0_AC0_OUT_gc+comparator2;
    4df2:	32 e2       	ldi	r19, 0x22	; 34
    4df4:	30 93 11 02 	sts	0x0211, r19	; 0x800211 <__TEXT_REGION_LENGTH__+0x7e0211>
		
		register8_t* user=&EVSYS.USERTCB0COUNT;
		user += 2*timerB1;
		*user = EVSYS_USER_CHANNEL0_gc;
    4df8:	20 93 41 02 	sts	0x0241, r18	; 0x800241 <__TEXT_REGION_LENGTH__+0x7e0241>
		
		user=&EVSYS.USERTCB0COUNT;
		user += 2*timerB2;
		*user = EVSYS_USER_CHANNEL1_gc;
    4dfc:	32 e0       	ldi	r19, 0x02	; 2
    4dfe:	30 93 43 02 	sts	0x0243, r19	; 0x800243 <__TEXT_REGION_LENGTH__+0x7e0243>
		
		nnkTB1.CNT = 0x0; /* Count: 0x0 */
    4e02:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    4e06:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		nnkTB2.CNT = 0x0; /* Count: 0x0 */
    4e0a:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    4e0e:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
		
		nnkTB1.CTRLA = TCB_CLKSEL_EVENT_gc     /* CLK_PER */
    4e12:	3f e4       	ldi	r19, 0x4F	; 79
    4e14:	30 93 10 0b 	sts	0x0B10, r19	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		| 1 << TCB_ENABLE_bp   /* Enable: enabled */
		| 1 << TCB_RUNSTDBY_bp /* Run Standby: enabled */
		| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
		| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */
		
		nnkTB2.CTRLA = TCB_CLKSEL_EVENT_gc     /* CLK_PER */
    4e18:	30 93 20 0b 	sts	0x0B20, r19	; 0x800b20 <__TEXT_REGION_LENGTH__+0x7e0b20>

	public:
	
	ais328_t() 
	{				
		cs.DIRSET |= csm;
    4e1c:	30 91 21 04 	lds	r19, 0x0421	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
    4e20:	30 61       	ori	r19, 0x10	; 16
    4e22:	30 93 21 04 	sts	0x0421, r19	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    4e26:	90 93 25 04 	sts	0x0425, r25	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
	ais328_t() 
	{				
		cs.DIRSET |= csm;
		cs_hi();

		mosi.DIRSET = mosim;
    4e2a:	20 93 21 04 	sts	0x0421, r18	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
		mosi.OUTCLR = mosim;		
    4e2e:	20 93 26 04 	sts	0x0426, r18	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
		clk.DIRSET = clkm;
    4e32:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
		clk.OUTCLR = clkm;
    4e36:	80 93 26 04 	sts	0x0426, r24	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>

		volatile uint8_t* port_pin_ctrl = &miso.PIN0CTRL;
		port_pin_ctrl += MISOPIN;
		// MISO
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;					
    4e3a:	40 93 31 04 	sts	0x0431, r20	; 0x800431 <__TEXT_REGION_LENGTH__+0x7e0431>
    4e3e:	08 95       	ret

00004e40 <__udivmodhi4>:
    4e40:	aa 1b       	sub	r26, r26
    4e42:	bb 1b       	sub	r27, r27
    4e44:	51 e1       	ldi	r21, 0x11	; 17
    4e46:	07 c0       	rjmp	.+14     	; 0x4e56 <__udivmodhi4_ep>

00004e48 <__udivmodhi4_loop>:
    4e48:	aa 1f       	adc	r26, r26
    4e4a:	bb 1f       	adc	r27, r27
    4e4c:	a6 17       	cp	r26, r22
    4e4e:	b7 07       	cpc	r27, r23
    4e50:	10 f0       	brcs	.+4      	; 0x4e56 <__udivmodhi4_ep>
    4e52:	a6 1b       	sub	r26, r22
    4e54:	b7 0b       	sbc	r27, r23

00004e56 <__udivmodhi4_ep>:
    4e56:	88 1f       	adc	r24, r24
    4e58:	99 1f       	adc	r25, r25
    4e5a:	5a 95       	dec	r21
    4e5c:	a9 f7       	brne	.-22     	; 0x4e48 <__udivmodhi4_loop>
    4e5e:	80 95       	com	r24
    4e60:	90 95       	com	r25
    4e62:	bc 01       	movw	r22, r24
    4e64:	cd 01       	movw	r24, r26
    4e66:	08 95       	ret

00004e68 <__divmodsi4>:
    4e68:	05 2e       	mov	r0, r21
    4e6a:	97 fb       	bst	r25, 7
    4e6c:	1e f4       	brtc	.+6      	; 0x4e74 <__divmodsi4+0xc>
    4e6e:	00 94       	com	r0
    4e70:	0e 94 4b 27 	call	0x4e96	; 0x4e96 <__negsi2>
    4e74:	57 fd       	sbrc	r21, 7
    4e76:	07 d0       	rcall	.+14     	; 0x4e86 <__divmodsi4_neg2>
    4e78:	0e 94 67 27 	call	0x4ece	; 0x4ece <__udivmodsi4>
    4e7c:	07 fc       	sbrc	r0, 7
    4e7e:	03 d0       	rcall	.+6      	; 0x4e86 <__divmodsi4_neg2>
    4e80:	4e f4       	brtc	.+18     	; 0x4e94 <__divmodsi4_exit>
    4e82:	0c 94 4b 27 	jmp	0x4e96	; 0x4e96 <__negsi2>

00004e86 <__divmodsi4_neg2>:
    4e86:	50 95       	com	r21
    4e88:	40 95       	com	r20
    4e8a:	30 95       	com	r19
    4e8c:	21 95       	neg	r18
    4e8e:	3f 4f       	sbci	r19, 0xFF	; 255
    4e90:	4f 4f       	sbci	r20, 0xFF	; 255
    4e92:	5f 4f       	sbci	r21, 0xFF	; 255

00004e94 <__divmodsi4_exit>:
    4e94:	08 95       	ret

00004e96 <__negsi2>:
    4e96:	90 95       	com	r25
    4e98:	80 95       	com	r24
    4e9a:	70 95       	com	r23
    4e9c:	61 95       	neg	r22
    4e9e:	7f 4f       	sbci	r23, 0xFF	; 255
    4ea0:	8f 4f       	sbci	r24, 0xFF	; 255
    4ea2:	9f 4f       	sbci	r25, 0xFF	; 255
    4ea4:	08 95       	ret

00004ea6 <__tablejump2__>:
    4ea6:	ee 0f       	add	r30, r30
    4ea8:	ff 1f       	adc	r31, r31
    4eaa:	00 24       	eor	r0, r0
    4eac:	00 1c       	adc	r0, r0
    4eae:	0b be       	out	0x3b, r0	; 59
    4eb0:	07 90       	elpm	r0, Z+
    4eb2:	f6 91       	elpm	r31, Z
    4eb4:	e0 2d       	mov	r30, r0
    4eb6:	09 94       	ijmp

00004eb8 <__muluhisi3>:
    4eb8:	0e 94 89 27 	call	0x4f12	; 0x4f12 <__umulhisi3>
    4ebc:	a5 9f       	mul	r26, r21
    4ebe:	90 0d       	add	r25, r0
    4ec0:	b4 9f       	mul	r27, r20
    4ec2:	90 0d       	add	r25, r0
    4ec4:	a4 9f       	mul	r26, r20
    4ec6:	80 0d       	add	r24, r0
    4ec8:	91 1d       	adc	r25, r1
    4eca:	11 24       	eor	r1, r1
    4ecc:	08 95       	ret

00004ece <__udivmodsi4>:
    4ece:	a1 e2       	ldi	r26, 0x21	; 33
    4ed0:	1a 2e       	mov	r1, r26
    4ed2:	aa 1b       	sub	r26, r26
    4ed4:	bb 1b       	sub	r27, r27
    4ed6:	fd 01       	movw	r30, r26
    4ed8:	0d c0       	rjmp	.+26     	; 0x4ef4 <__udivmodsi4_ep>

00004eda <__udivmodsi4_loop>:
    4eda:	aa 1f       	adc	r26, r26
    4edc:	bb 1f       	adc	r27, r27
    4ede:	ee 1f       	adc	r30, r30
    4ee0:	ff 1f       	adc	r31, r31
    4ee2:	a2 17       	cp	r26, r18
    4ee4:	b3 07       	cpc	r27, r19
    4ee6:	e4 07       	cpc	r30, r20
    4ee8:	f5 07       	cpc	r31, r21
    4eea:	20 f0       	brcs	.+8      	; 0x4ef4 <__udivmodsi4_ep>
    4eec:	a2 1b       	sub	r26, r18
    4eee:	b3 0b       	sbc	r27, r19
    4ef0:	e4 0b       	sbc	r30, r20
    4ef2:	f5 0b       	sbc	r31, r21

00004ef4 <__udivmodsi4_ep>:
    4ef4:	66 1f       	adc	r22, r22
    4ef6:	77 1f       	adc	r23, r23
    4ef8:	88 1f       	adc	r24, r24
    4efa:	99 1f       	adc	r25, r25
    4efc:	1a 94       	dec	r1
    4efe:	69 f7       	brne	.-38     	; 0x4eda <__udivmodsi4_loop>
    4f00:	60 95       	com	r22
    4f02:	70 95       	com	r23
    4f04:	80 95       	com	r24
    4f06:	90 95       	com	r25
    4f08:	9b 01       	movw	r18, r22
    4f0a:	ac 01       	movw	r20, r24
    4f0c:	bd 01       	movw	r22, r26
    4f0e:	cf 01       	movw	r24, r30
    4f10:	08 95       	ret

00004f12 <__umulhisi3>:
    4f12:	a2 9f       	mul	r26, r18
    4f14:	b0 01       	movw	r22, r0
    4f16:	b3 9f       	mul	r27, r19
    4f18:	c0 01       	movw	r24, r0
    4f1a:	a3 9f       	mul	r26, r19
    4f1c:	70 0d       	add	r23, r0
    4f1e:	81 1d       	adc	r24, r1
    4f20:	11 24       	eor	r1, r1
    4f22:	91 1d       	adc	r25, r1
    4f24:	b2 9f       	mul	r27, r18
    4f26:	70 0d       	add	r23, r0
    4f28:	81 1d       	adc	r24, r1
    4f2a:	11 24       	eor	r1, r1
    4f2c:	91 1d       	adc	r25, r1
    4f2e:	08 95       	ret

00004f30 <__subsf3>:
    4f30:	50 58       	subi	r21, 0x80	; 128

00004f32 <__addsf3>:
    4f32:	bb 27       	eor	r27, r27
    4f34:	aa 27       	eor	r26, r26
    4f36:	0e 94 b0 27 	call	0x4f60	; 0x4f60 <__addsf3x>
    4f3a:	0c 94 23 29 	jmp	0x5246	; 0x5246 <__fp_round>
    4f3e:	0e 94 15 29 	call	0x522a	; 0x522a <__fp_pscA>
    4f42:	38 f0       	brcs	.+14     	; 0x4f52 <__addsf3+0x20>
    4f44:	0e 94 1c 29 	call	0x5238	; 0x5238 <__fp_pscB>
    4f48:	20 f0       	brcs	.+8      	; 0x4f52 <__addsf3+0x20>
    4f4a:	39 f4       	brne	.+14     	; 0x4f5a <__addsf3+0x28>
    4f4c:	9f 3f       	cpi	r25, 0xFF	; 255
    4f4e:	19 f4       	brne	.+6      	; 0x4f56 <__addsf3+0x24>
    4f50:	26 f4       	brtc	.+8      	; 0x4f5a <__addsf3+0x28>
    4f52:	0c 94 12 29 	jmp	0x5224	; 0x5224 <__fp_nan>
    4f56:	0e f4       	brtc	.+2      	; 0x4f5a <__addsf3+0x28>
    4f58:	e0 95       	com	r30
    4f5a:	e7 fb       	bst	r30, 7
    4f5c:	0c 94 0c 29 	jmp	0x5218	; 0x5218 <__fp_inf>

00004f60 <__addsf3x>:
    4f60:	e9 2f       	mov	r30, r25
    4f62:	0e 94 34 29 	call	0x5268	; 0x5268 <__fp_split3>
    4f66:	58 f3       	brcs	.-42     	; 0x4f3e <__addsf3+0xc>
    4f68:	ba 17       	cp	r27, r26
    4f6a:	62 07       	cpc	r22, r18
    4f6c:	73 07       	cpc	r23, r19
    4f6e:	84 07       	cpc	r24, r20
    4f70:	95 07       	cpc	r25, r21
    4f72:	20 f0       	brcs	.+8      	; 0x4f7c <__addsf3x+0x1c>
    4f74:	79 f4       	brne	.+30     	; 0x4f94 <__addsf3x+0x34>
    4f76:	a6 f5       	brtc	.+104    	; 0x4fe0 <__addsf3x+0x80>
    4f78:	0c 94 56 29 	jmp	0x52ac	; 0x52ac <__fp_zero>
    4f7c:	0e f4       	brtc	.+2      	; 0x4f80 <__addsf3x+0x20>
    4f7e:	e0 95       	com	r30
    4f80:	0b 2e       	mov	r0, r27
    4f82:	ba 2f       	mov	r27, r26
    4f84:	a0 2d       	mov	r26, r0
    4f86:	0b 01       	movw	r0, r22
    4f88:	b9 01       	movw	r22, r18
    4f8a:	90 01       	movw	r18, r0
    4f8c:	0c 01       	movw	r0, r24
    4f8e:	ca 01       	movw	r24, r20
    4f90:	a0 01       	movw	r20, r0
    4f92:	11 24       	eor	r1, r1
    4f94:	ff 27       	eor	r31, r31
    4f96:	59 1b       	sub	r21, r25
    4f98:	99 f0       	breq	.+38     	; 0x4fc0 <__addsf3x+0x60>
    4f9a:	59 3f       	cpi	r21, 0xF9	; 249
    4f9c:	50 f4       	brcc	.+20     	; 0x4fb2 <__addsf3x+0x52>
    4f9e:	50 3e       	cpi	r21, 0xE0	; 224
    4fa0:	68 f1       	brcs	.+90     	; 0x4ffc <__addsf3x+0x9c>
    4fa2:	1a 16       	cp	r1, r26
    4fa4:	f0 40       	sbci	r31, 0x00	; 0
    4fa6:	a2 2f       	mov	r26, r18
    4fa8:	23 2f       	mov	r18, r19
    4faa:	34 2f       	mov	r19, r20
    4fac:	44 27       	eor	r20, r20
    4fae:	58 5f       	subi	r21, 0xF8	; 248
    4fb0:	f3 cf       	rjmp	.-26     	; 0x4f98 <__addsf3x+0x38>
    4fb2:	46 95       	lsr	r20
    4fb4:	37 95       	ror	r19
    4fb6:	27 95       	ror	r18
    4fb8:	a7 95       	ror	r26
    4fba:	f0 40       	sbci	r31, 0x00	; 0
    4fbc:	53 95       	inc	r21
    4fbe:	c9 f7       	brne	.-14     	; 0x4fb2 <__addsf3x+0x52>
    4fc0:	7e f4       	brtc	.+30     	; 0x4fe0 <__addsf3x+0x80>
    4fc2:	1f 16       	cp	r1, r31
    4fc4:	ba 0b       	sbc	r27, r26
    4fc6:	62 0b       	sbc	r22, r18
    4fc8:	73 0b       	sbc	r23, r19
    4fca:	84 0b       	sbc	r24, r20
    4fcc:	ba f0       	brmi	.+46     	; 0x4ffc <__addsf3x+0x9c>
    4fce:	91 50       	subi	r25, 0x01	; 1
    4fd0:	a1 f0       	breq	.+40     	; 0x4ffa <__addsf3x+0x9a>
    4fd2:	ff 0f       	add	r31, r31
    4fd4:	bb 1f       	adc	r27, r27
    4fd6:	66 1f       	adc	r22, r22
    4fd8:	77 1f       	adc	r23, r23
    4fda:	88 1f       	adc	r24, r24
    4fdc:	c2 f7       	brpl	.-16     	; 0x4fce <__addsf3x+0x6e>
    4fde:	0e c0       	rjmp	.+28     	; 0x4ffc <__addsf3x+0x9c>
    4fe0:	ba 0f       	add	r27, r26
    4fe2:	62 1f       	adc	r22, r18
    4fe4:	73 1f       	adc	r23, r19
    4fe6:	84 1f       	adc	r24, r20
    4fe8:	48 f4       	brcc	.+18     	; 0x4ffc <__addsf3x+0x9c>
    4fea:	87 95       	ror	r24
    4fec:	77 95       	ror	r23
    4fee:	67 95       	ror	r22
    4ff0:	b7 95       	ror	r27
    4ff2:	f7 95       	ror	r31
    4ff4:	9e 3f       	cpi	r25, 0xFE	; 254
    4ff6:	08 f0       	brcs	.+2      	; 0x4ffa <__addsf3x+0x9a>
    4ff8:	b0 cf       	rjmp	.-160    	; 0x4f5a <__addsf3+0x28>
    4ffa:	93 95       	inc	r25
    4ffc:	88 0f       	add	r24, r24
    4ffe:	08 f0       	brcs	.+2      	; 0x5002 <__addsf3x+0xa2>
    5000:	99 27       	eor	r25, r25
    5002:	ee 0f       	add	r30, r30
    5004:	97 95       	ror	r25
    5006:	87 95       	ror	r24
    5008:	08 95       	ret

0000500a <__cmpsf2>:
    500a:	0e 94 e8 28 	call	0x51d0	; 0x51d0 <__fp_cmp>
    500e:	08 f4       	brcc	.+2      	; 0x5012 <__cmpsf2+0x8>
    5010:	81 e0       	ldi	r24, 0x01	; 1
    5012:	08 95       	ret

00005014 <__divsf3>:
    5014:	0e 94 1e 28 	call	0x503c	; 0x503c <__divsf3x>
    5018:	0c 94 23 29 	jmp	0x5246	; 0x5246 <__fp_round>
    501c:	0e 94 1c 29 	call	0x5238	; 0x5238 <__fp_pscB>
    5020:	58 f0       	brcs	.+22     	; 0x5038 <__divsf3+0x24>
    5022:	0e 94 15 29 	call	0x522a	; 0x522a <__fp_pscA>
    5026:	40 f0       	brcs	.+16     	; 0x5038 <__divsf3+0x24>
    5028:	29 f4       	brne	.+10     	; 0x5034 <__divsf3+0x20>
    502a:	5f 3f       	cpi	r21, 0xFF	; 255
    502c:	29 f0       	breq	.+10     	; 0x5038 <__divsf3+0x24>
    502e:	0c 94 0c 29 	jmp	0x5218	; 0x5218 <__fp_inf>
    5032:	51 11       	cpse	r21, r1
    5034:	0c 94 57 29 	jmp	0x52ae	; 0x52ae <__fp_szero>
    5038:	0c 94 12 29 	jmp	0x5224	; 0x5224 <__fp_nan>

0000503c <__divsf3x>:
    503c:	0e 94 34 29 	call	0x5268	; 0x5268 <__fp_split3>
    5040:	68 f3       	brcs	.-38     	; 0x501c <__divsf3+0x8>

00005042 <__divsf3_pse>:
    5042:	99 23       	and	r25, r25
    5044:	b1 f3       	breq	.-20     	; 0x5032 <__divsf3+0x1e>
    5046:	55 23       	and	r21, r21
    5048:	91 f3       	breq	.-28     	; 0x502e <__divsf3+0x1a>
    504a:	95 1b       	sub	r25, r21
    504c:	55 0b       	sbc	r21, r21
    504e:	bb 27       	eor	r27, r27
    5050:	aa 27       	eor	r26, r26
    5052:	62 17       	cp	r22, r18
    5054:	73 07       	cpc	r23, r19
    5056:	84 07       	cpc	r24, r20
    5058:	38 f0       	brcs	.+14     	; 0x5068 <__divsf3_pse+0x26>
    505a:	9f 5f       	subi	r25, 0xFF	; 255
    505c:	5f 4f       	sbci	r21, 0xFF	; 255
    505e:	22 0f       	add	r18, r18
    5060:	33 1f       	adc	r19, r19
    5062:	44 1f       	adc	r20, r20
    5064:	aa 1f       	adc	r26, r26
    5066:	a9 f3       	breq	.-22     	; 0x5052 <__divsf3_pse+0x10>
    5068:	35 d0       	rcall	.+106    	; 0x50d4 <__divsf3_pse+0x92>
    506a:	0e 2e       	mov	r0, r30
    506c:	3a f0       	brmi	.+14     	; 0x507c <__divsf3_pse+0x3a>
    506e:	e0 e8       	ldi	r30, 0x80	; 128
    5070:	32 d0       	rcall	.+100    	; 0x50d6 <__divsf3_pse+0x94>
    5072:	91 50       	subi	r25, 0x01	; 1
    5074:	50 40       	sbci	r21, 0x00	; 0
    5076:	e6 95       	lsr	r30
    5078:	00 1c       	adc	r0, r0
    507a:	ca f7       	brpl	.-14     	; 0x506e <__divsf3_pse+0x2c>
    507c:	2b d0       	rcall	.+86     	; 0x50d4 <__divsf3_pse+0x92>
    507e:	fe 2f       	mov	r31, r30
    5080:	29 d0       	rcall	.+82     	; 0x50d4 <__divsf3_pse+0x92>
    5082:	66 0f       	add	r22, r22
    5084:	77 1f       	adc	r23, r23
    5086:	88 1f       	adc	r24, r24
    5088:	bb 1f       	adc	r27, r27
    508a:	26 17       	cp	r18, r22
    508c:	37 07       	cpc	r19, r23
    508e:	48 07       	cpc	r20, r24
    5090:	ab 07       	cpc	r26, r27
    5092:	b0 e8       	ldi	r27, 0x80	; 128
    5094:	09 f0       	breq	.+2      	; 0x5098 <__divsf3_pse+0x56>
    5096:	bb 0b       	sbc	r27, r27
    5098:	80 2d       	mov	r24, r0
    509a:	bf 01       	movw	r22, r30
    509c:	ff 27       	eor	r31, r31
    509e:	93 58       	subi	r25, 0x83	; 131
    50a0:	5f 4f       	sbci	r21, 0xFF	; 255
    50a2:	3a f0       	brmi	.+14     	; 0x50b2 <__divsf3_pse+0x70>
    50a4:	9e 3f       	cpi	r25, 0xFE	; 254
    50a6:	51 05       	cpc	r21, r1
    50a8:	78 f0       	brcs	.+30     	; 0x50c8 <__divsf3_pse+0x86>
    50aa:	0c 94 0c 29 	jmp	0x5218	; 0x5218 <__fp_inf>
    50ae:	0c 94 57 29 	jmp	0x52ae	; 0x52ae <__fp_szero>
    50b2:	5f 3f       	cpi	r21, 0xFF	; 255
    50b4:	e4 f3       	brlt	.-8      	; 0x50ae <__divsf3_pse+0x6c>
    50b6:	98 3e       	cpi	r25, 0xE8	; 232
    50b8:	d4 f3       	brlt	.-12     	; 0x50ae <__divsf3_pse+0x6c>
    50ba:	86 95       	lsr	r24
    50bc:	77 95       	ror	r23
    50be:	67 95       	ror	r22
    50c0:	b7 95       	ror	r27
    50c2:	f7 95       	ror	r31
    50c4:	9f 5f       	subi	r25, 0xFF	; 255
    50c6:	c9 f7       	brne	.-14     	; 0x50ba <__divsf3_pse+0x78>
    50c8:	88 0f       	add	r24, r24
    50ca:	91 1d       	adc	r25, r1
    50cc:	96 95       	lsr	r25
    50ce:	87 95       	ror	r24
    50d0:	97 f9       	bld	r25, 7
    50d2:	08 95       	ret
    50d4:	e1 e0       	ldi	r30, 0x01	; 1
    50d6:	66 0f       	add	r22, r22
    50d8:	77 1f       	adc	r23, r23
    50da:	88 1f       	adc	r24, r24
    50dc:	bb 1f       	adc	r27, r27
    50de:	62 17       	cp	r22, r18
    50e0:	73 07       	cpc	r23, r19
    50e2:	84 07       	cpc	r24, r20
    50e4:	ba 07       	cpc	r27, r26
    50e6:	20 f0       	brcs	.+8      	; 0x50f0 <__divsf3_pse+0xae>
    50e8:	62 1b       	sub	r22, r18
    50ea:	73 0b       	sbc	r23, r19
    50ec:	84 0b       	sbc	r24, r20
    50ee:	ba 0b       	sbc	r27, r26
    50f0:	ee 1f       	adc	r30, r30
    50f2:	88 f7       	brcc	.-30     	; 0x50d6 <__divsf3_pse+0x94>
    50f4:	e0 95       	com	r30
    50f6:	08 95       	ret

000050f8 <__fixunssfsi>:
    50f8:	0e 94 3c 29 	call	0x5278	; 0x5278 <__fp_splitA>
    50fc:	88 f0       	brcs	.+34     	; 0x5120 <__fixunssfsi+0x28>
    50fe:	9f 57       	subi	r25, 0x7F	; 127
    5100:	98 f0       	brcs	.+38     	; 0x5128 <__fixunssfsi+0x30>
    5102:	b9 2f       	mov	r27, r25
    5104:	99 27       	eor	r25, r25
    5106:	b7 51       	subi	r27, 0x17	; 23
    5108:	b0 f0       	brcs	.+44     	; 0x5136 <__fixunssfsi+0x3e>
    510a:	e1 f0       	breq	.+56     	; 0x5144 <__fixunssfsi+0x4c>
    510c:	66 0f       	add	r22, r22
    510e:	77 1f       	adc	r23, r23
    5110:	88 1f       	adc	r24, r24
    5112:	99 1f       	adc	r25, r25
    5114:	1a f0       	brmi	.+6      	; 0x511c <__fixunssfsi+0x24>
    5116:	ba 95       	dec	r27
    5118:	c9 f7       	brne	.-14     	; 0x510c <__fixunssfsi+0x14>
    511a:	14 c0       	rjmp	.+40     	; 0x5144 <__fixunssfsi+0x4c>
    511c:	b1 30       	cpi	r27, 0x01	; 1
    511e:	91 f0       	breq	.+36     	; 0x5144 <__fixunssfsi+0x4c>
    5120:	0e 94 56 29 	call	0x52ac	; 0x52ac <__fp_zero>
    5124:	b1 e0       	ldi	r27, 0x01	; 1
    5126:	08 95       	ret
    5128:	0c 94 56 29 	jmp	0x52ac	; 0x52ac <__fp_zero>
    512c:	67 2f       	mov	r22, r23
    512e:	78 2f       	mov	r23, r24
    5130:	88 27       	eor	r24, r24
    5132:	b8 5f       	subi	r27, 0xF8	; 248
    5134:	39 f0       	breq	.+14     	; 0x5144 <__fixunssfsi+0x4c>
    5136:	b9 3f       	cpi	r27, 0xF9	; 249
    5138:	cc f3       	brlt	.-14     	; 0x512c <__fixunssfsi+0x34>
    513a:	86 95       	lsr	r24
    513c:	77 95       	ror	r23
    513e:	67 95       	ror	r22
    5140:	b3 95       	inc	r27
    5142:	d9 f7       	brne	.-10     	; 0x513a <__fixunssfsi+0x42>
    5144:	3e f4       	brtc	.+14     	; 0x5154 <__fixunssfsi+0x5c>
    5146:	90 95       	com	r25
    5148:	80 95       	com	r24
    514a:	70 95       	com	r23
    514c:	61 95       	neg	r22
    514e:	7f 4f       	sbci	r23, 0xFF	; 255
    5150:	8f 4f       	sbci	r24, 0xFF	; 255
    5152:	9f 4f       	sbci	r25, 0xFF	; 255
    5154:	08 95       	ret

00005156 <__floatunsisf>:
    5156:	e8 94       	clt
    5158:	09 c0       	rjmp	.+18     	; 0x516c <__floatsisf+0x12>

0000515a <__floatsisf>:
    515a:	97 fb       	bst	r25, 7
    515c:	3e f4       	brtc	.+14     	; 0x516c <__floatsisf+0x12>
    515e:	90 95       	com	r25
    5160:	80 95       	com	r24
    5162:	70 95       	com	r23
    5164:	61 95       	neg	r22
    5166:	7f 4f       	sbci	r23, 0xFF	; 255
    5168:	8f 4f       	sbci	r24, 0xFF	; 255
    516a:	9f 4f       	sbci	r25, 0xFF	; 255
    516c:	99 23       	and	r25, r25
    516e:	a9 f0       	breq	.+42     	; 0x519a <__floatsisf+0x40>
    5170:	f9 2f       	mov	r31, r25
    5172:	96 e9       	ldi	r25, 0x96	; 150
    5174:	bb 27       	eor	r27, r27
    5176:	93 95       	inc	r25
    5178:	f6 95       	lsr	r31
    517a:	87 95       	ror	r24
    517c:	77 95       	ror	r23
    517e:	67 95       	ror	r22
    5180:	b7 95       	ror	r27
    5182:	f1 11       	cpse	r31, r1
    5184:	f8 cf       	rjmp	.-16     	; 0x5176 <__floatsisf+0x1c>
    5186:	fa f4       	brpl	.+62     	; 0x51c6 <__floatsisf+0x6c>
    5188:	bb 0f       	add	r27, r27
    518a:	11 f4       	brne	.+4      	; 0x5190 <__floatsisf+0x36>
    518c:	60 ff       	sbrs	r22, 0
    518e:	1b c0       	rjmp	.+54     	; 0x51c6 <__floatsisf+0x6c>
    5190:	6f 5f       	subi	r22, 0xFF	; 255
    5192:	7f 4f       	sbci	r23, 0xFF	; 255
    5194:	8f 4f       	sbci	r24, 0xFF	; 255
    5196:	9f 4f       	sbci	r25, 0xFF	; 255
    5198:	16 c0       	rjmp	.+44     	; 0x51c6 <__floatsisf+0x6c>
    519a:	88 23       	and	r24, r24
    519c:	11 f0       	breq	.+4      	; 0x51a2 <__floatsisf+0x48>
    519e:	96 e9       	ldi	r25, 0x96	; 150
    51a0:	11 c0       	rjmp	.+34     	; 0x51c4 <__floatsisf+0x6a>
    51a2:	77 23       	and	r23, r23
    51a4:	21 f0       	breq	.+8      	; 0x51ae <__floatsisf+0x54>
    51a6:	9e e8       	ldi	r25, 0x8E	; 142
    51a8:	87 2f       	mov	r24, r23
    51aa:	76 2f       	mov	r23, r22
    51ac:	05 c0       	rjmp	.+10     	; 0x51b8 <__floatsisf+0x5e>
    51ae:	66 23       	and	r22, r22
    51b0:	71 f0       	breq	.+28     	; 0x51ce <__floatsisf+0x74>
    51b2:	96 e8       	ldi	r25, 0x86	; 134
    51b4:	86 2f       	mov	r24, r22
    51b6:	70 e0       	ldi	r23, 0x00	; 0
    51b8:	60 e0       	ldi	r22, 0x00	; 0
    51ba:	2a f0       	brmi	.+10     	; 0x51c6 <__floatsisf+0x6c>
    51bc:	9a 95       	dec	r25
    51be:	66 0f       	add	r22, r22
    51c0:	77 1f       	adc	r23, r23
    51c2:	88 1f       	adc	r24, r24
    51c4:	da f7       	brpl	.-10     	; 0x51bc <__floatsisf+0x62>
    51c6:	88 0f       	add	r24, r24
    51c8:	96 95       	lsr	r25
    51ca:	87 95       	ror	r24
    51cc:	97 f9       	bld	r25, 7
    51ce:	08 95       	ret

000051d0 <__fp_cmp>:
    51d0:	99 0f       	add	r25, r25
    51d2:	00 08       	sbc	r0, r0
    51d4:	55 0f       	add	r21, r21
    51d6:	aa 0b       	sbc	r26, r26
    51d8:	e0 e8       	ldi	r30, 0x80	; 128
    51da:	fe ef       	ldi	r31, 0xFE	; 254
    51dc:	16 16       	cp	r1, r22
    51de:	17 06       	cpc	r1, r23
    51e0:	e8 07       	cpc	r30, r24
    51e2:	f9 07       	cpc	r31, r25
    51e4:	c0 f0       	brcs	.+48     	; 0x5216 <__fp_cmp+0x46>
    51e6:	12 16       	cp	r1, r18
    51e8:	13 06       	cpc	r1, r19
    51ea:	e4 07       	cpc	r30, r20
    51ec:	f5 07       	cpc	r31, r21
    51ee:	98 f0       	brcs	.+38     	; 0x5216 <__fp_cmp+0x46>
    51f0:	62 1b       	sub	r22, r18
    51f2:	73 0b       	sbc	r23, r19
    51f4:	84 0b       	sbc	r24, r20
    51f6:	95 0b       	sbc	r25, r21
    51f8:	39 f4       	brne	.+14     	; 0x5208 <__fp_cmp+0x38>
    51fa:	0a 26       	eor	r0, r26
    51fc:	61 f0       	breq	.+24     	; 0x5216 <__fp_cmp+0x46>
    51fe:	23 2b       	or	r18, r19
    5200:	24 2b       	or	r18, r20
    5202:	25 2b       	or	r18, r21
    5204:	21 f4       	brne	.+8      	; 0x520e <__fp_cmp+0x3e>
    5206:	08 95       	ret
    5208:	0a 26       	eor	r0, r26
    520a:	09 f4       	brne	.+2      	; 0x520e <__fp_cmp+0x3e>
    520c:	a1 40       	sbci	r26, 0x01	; 1
    520e:	a6 95       	lsr	r26
    5210:	8f ef       	ldi	r24, 0xFF	; 255
    5212:	81 1d       	adc	r24, r1
    5214:	81 1d       	adc	r24, r1
    5216:	08 95       	ret

00005218 <__fp_inf>:
    5218:	97 f9       	bld	r25, 7
    521a:	9f 67       	ori	r25, 0x7F	; 127
    521c:	80 e8       	ldi	r24, 0x80	; 128
    521e:	70 e0       	ldi	r23, 0x00	; 0
    5220:	60 e0       	ldi	r22, 0x00	; 0
    5222:	08 95       	ret

00005224 <__fp_nan>:
    5224:	9f ef       	ldi	r25, 0xFF	; 255
    5226:	80 ec       	ldi	r24, 0xC0	; 192
    5228:	08 95       	ret

0000522a <__fp_pscA>:
    522a:	00 24       	eor	r0, r0
    522c:	0a 94       	dec	r0
    522e:	16 16       	cp	r1, r22
    5230:	17 06       	cpc	r1, r23
    5232:	18 06       	cpc	r1, r24
    5234:	09 06       	cpc	r0, r25
    5236:	08 95       	ret

00005238 <__fp_pscB>:
    5238:	00 24       	eor	r0, r0
    523a:	0a 94       	dec	r0
    523c:	12 16       	cp	r1, r18
    523e:	13 06       	cpc	r1, r19
    5240:	14 06       	cpc	r1, r20
    5242:	05 06       	cpc	r0, r21
    5244:	08 95       	ret

00005246 <__fp_round>:
    5246:	09 2e       	mov	r0, r25
    5248:	03 94       	inc	r0
    524a:	00 0c       	add	r0, r0
    524c:	11 f4       	brne	.+4      	; 0x5252 <__fp_round+0xc>
    524e:	88 23       	and	r24, r24
    5250:	52 f0       	brmi	.+20     	; 0x5266 <__fp_round+0x20>
    5252:	bb 0f       	add	r27, r27
    5254:	40 f4       	brcc	.+16     	; 0x5266 <__fp_round+0x20>
    5256:	bf 2b       	or	r27, r31
    5258:	11 f4       	brne	.+4      	; 0x525e <__fp_round+0x18>
    525a:	60 ff       	sbrs	r22, 0
    525c:	04 c0       	rjmp	.+8      	; 0x5266 <__fp_round+0x20>
    525e:	6f 5f       	subi	r22, 0xFF	; 255
    5260:	7f 4f       	sbci	r23, 0xFF	; 255
    5262:	8f 4f       	sbci	r24, 0xFF	; 255
    5264:	9f 4f       	sbci	r25, 0xFF	; 255
    5266:	08 95       	ret

00005268 <__fp_split3>:
    5268:	57 fd       	sbrc	r21, 7
    526a:	90 58       	subi	r25, 0x80	; 128
    526c:	44 0f       	add	r20, r20
    526e:	55 1f       	adc	r21, r21
    5270:	59 f0       	breq	.+22     	; 0x5288 <__fp_splitA+0x10>
    5272:	5f 3f       	cpi	r21, 0xFF	; 255
    5274:	71 f0       	breq	.+28     	; 0x5292 <__fp_splitA+0x1a>
    5276:	47 95       	ror	r20

00005278 <__fp_splitA>:
    5278:	88 0f       	add	r24, r24
    527a:	97 fb       	bst	r25, 7
    527c:	99 1f       	adc	r25, r25
    527e:	61 f0       	breq	.+24     	; 0x5298 <__fp_splitA+0x20>
    5280:	9f 3f       	cpi	r25, 0xFF	; 255
    5282:	79 f0       	breq	.+30     	; 0x52a2 <__fp_splitA+0x2a>
    5284:	87 95       	ror	r24
    5286:	08 95       	ret
    5288:	12 16       	cp	r1, r18
    528a:	13 06       	cpc	r1, r19
    528c:	14 06       	cpc	r1, r20
    528e:	55 1f       	adc	r21, r21
    5290:	f2 cf       	rjmp	.-28     	; 0x5276 <__fp_split3+0xe>
    5292:	46 95       	lsr	r20
    5294:	f1 df       	rcall	.-30     	; 0x5278 <__fp_splitA>
    5296:	08 c0       	rjmp	.+16     	; 0x52a8 <__fp_splitA+0x30>
    5298:	16 16       	cp	r1, r22
    529a:	17 06       	cpc	r1, r23
    529c:	18 06       	cpc	r1, r24
    529e:	99 1f       	adc	r25, r25
    52a0:	f1 cf       	rjmp	.-30     	; 0x5284 <__fp_splitA+0xc>
    52a2:	86 95       	lsr	r24
    52a4:	71 05       	cpc	r23, r1
    52a6:	61 05       	cpc	r22, r1
    52a8:	08 94       	sec
    52aa:	08 95       	ret

000052ac <__fp_zero>:
    52ac:	e8 94       	clt

000052ae <__fp_szero>:
    52ae:	bb 27       	eor	r27, r27
    52b0:	66 27       	eor	r22, r22
    52b2:	77 27       	eor	r23, r23
    52b4:	cb 01       	movw	r24, r22
    52b6:	97 f9       	bld	r25, 7
    52b8:	08 95       	ret

000052ba <__gesf2>:
    52ba:	0e 94 e8 28 	call	0x51d0	; 0x51d0 <__fp_cmp>
    52be:	08 f4       	brcc	.+2      	; 0x52c2 <__gesf2+0x8>
    52c0:	8f ef       	ldi	r24, 0xFF	; 255
    52c2:	08 95       	ret

000052c4 <__mulsf3>:
    52c4:	0e 94 75 29 	call	0x52ea	; 0x52ea <__mulsf3x>
    52c8:	0c 94 23 29 	jmp	0x5246	; 0x5246 <__fp_round>
    52cc:	0e 94 15 29 	call	0x522a	; 0x522a <__fp_pscA>
    52d0:	38 f0       	brcs	.+14     	; 0x52e0 <__mulsf3+0x1c>
    52d2:	0e 94 1c 29 	call	0x5238	; 0x5238 <__fp_pscB>
    52d6:	20 f0       	brcs	.+8      	; 0x52e0 <__mulsf3+0x1c>
    52d8:	95 23       	and	r25, r21
    52da:	11 f0       	breq	.+4      	; 0x52e0 <__mulsf3+0x1c>
    52dc:	0c 94 0c 29 	jmp	0x5218	; 0x5218 <__fp_inf>
    52e0:	0c 94 12 29 	jmp	0x5224	; 0x5224 <__fp_nan>
    52e4:	11 24       	eor	r1, r1
    52e6:	0c 94 57 29 	jmp	0x52ae	; 0x52ae <__fp_szero>

000052ea <__mulsf3x>:
    52ea:	0e 94 34 29 	call	0x5268	; 0x5268 <__fp_split3>
    52ee:	70 f3       	brcs	.-36     	; 0x52cc <__mulsf3+0x8>

000052f0 <__mulsf3_pse>:
    52f0:	95 9f       	mul	r25, r21
    52f2:	c1 f3       	breq	.-16     	; 0x52e4 <__mulsf3+0x20>
    52f4:	95 0f       	add	r25, r21
    52f6:	50 e0       	ldi	r21, 0x00	; 0
    52f8:	55 1f       	adc	r21, r21
    52fa:	62 9f       	mul	r22, r18
    52fc:	f0 01       	movw	r30, r0
    52fe:	72 9f       	mul	r23, r18
    5300:	bb 27       	eor	r27, r27
    5302:	f0 0d       	add	r31, r0
    5304:	b1 1d       	adc	r27, r1
    5306:	63 9f       	mul	r22, r19
    5308:	aa 27       	eor	r26, r26
    530a:	f0 0d       	add	r31, r0
    530c:	b1 1d       	adc	r27, r1
    530e:	aa 1f       	adc	r26, r26
    5310:	64 9f       	mul	r22, r20
    5312:	66 27       	eor	r22, r22
    5314:	b0 0d       	add	r27, r0
    5316:	a1 1d       	adc	r26, r1
    5318:	66 1f       	adc	r22, r22
    531a:	82 9f       	mul	r24, r18
    531c:	22 27       	eor	r18, r18
    531e:	b0 0d       	add	r27, r0
    5320:	a1 1d       	adc	r26, r1
    5322:	62 1f       	adc	r22, r18
    5324:	73 9f       	mul	r23, r19
    5326:	b0 0d       	add	r27, r0
    5328:	a1 1d       	adc	r26, r1
    532a:	62 1f       	adc	r22, r18
    532c:	83 9f       	mul	r24, r19
    532e:	a0 0d       	add	r26, r0
    5330:	61 1d       	adc	r22, r1
    5332:	22 1f       	adc	r18, r18
    5334:	74 9f       	mul	r23, r20
    5336:	33 27       	eor	r19, r19
    5338:	a0 0d       	add	r26, r0
    533a:	61 1d       	adc	r22, r1
    533c:	23 1f       	adc	r18, r19
    533e:	84 9f       	mul	r24, r20
    5340:	60 0d       	add	r22, r0
    5342:	21 1d       	adc	r18, r1
    5344:	82 2f       	mov	r24, r18
    5346:	76 2f       	mov	r23, r22
    5348:	6a 2f       	mov	r22, r26
    534a:	11 24       	eor	r1, r1
    534c:	9f 57       	subi	r25, 0x7F	; 127
    534e:	50 40       	sbci	r21, 0x00	; 0
    5350:	9a f0       	brmi	.+38     	; 0x5378 <__mulsf3_pse+0x88>
    5352:	f1 f0       	breq	.+60     	; 0x5390 <__mulsf3_pse+0xa0>
    5354:	88 23       	and	r24, r24
    5356:	4a f0       	brmi	.+18     	; 0x536a <__mulsf3_pse+0x7a>
    5358:	ee 0f       	add	r30, r30
    535a:	ff 1f       	adc	r31, r31
    535c:	bb 1f       	adc	r27, r27
    535e:	66 1f       	adc	r22, r22
    5360:	77 1f       	adc	r23, r23
    5362:	88 1f       	adc	r24, r24
    5364:	91 50       	subi	r25, 0x01	; 1
    5366:	50 40       	sbci	r21, 0x00	; 0
    5368:	a9 f7       	brne	.-22     	; 0x5354 <__mulsf3_pse+0x64>
    536a:	9e 3f       	cpi	r25, 0xFE	; 254
    536c:	51 05       	cpc	r21, r1
    536e:	80 f0       	brcs	.+32     	; 0x5390 <__mulsf3_pse+0xa0>
    5370:	0c 94 0c 29 	jmp	0x5218	; 0x5218 <__fp_inf>
    5374:	0c 94 57 29 	jmp	0x52ae	; 0x52ae <__fp_szero>
    5378:	5f 3f       	cpi	r21, 0xFF	; 255
    537a:	e4 f3       	brlt	.-8      	; 0x5374 <__mulsf3_pse+0x84>
    537c:	98 3e       	cpi	r25, 0xE8	; 232
    537e:	d4 f3       	brlt	.-12     	; 0x5374 <__mulsf3_pse+0x84>
    5380:	86 95       	lsr	r24
    5382:	77 95       	ror	r23
    5384:	67 95       	ror	r22
    5386:	b7 95       	ror	r27
    5388:	f7 95       	ror	r31
    538a:	e7 95       	ror	r30
    538c:	9f 5f       	subi	r25, 0xFF	; 255
    538e:	c1 f7       	brne	.-16     	; 0x5380 <__mulsf3_pse+0x90>
    5390:	fe 2b       	or	r31, r30
    5392:	88 0f       	add	r24, r24
    5394:	91 1d       	adc	r25, r1
    5396:	96 95       	lsr	r25
    5398:	87 95       	ror	r24
    539a:	97 f9       	bld	r25, 7
    539c:	08 95       	ret

0000539e <memcpy_P>:
    539e:	fb 01       	movw	r30, r22
    53a0:	dc 01       	movw	r26, r24
    53a2:	02 c0       	rjmp	.+4      	; 0x53a8 <memcpy_P+0xa>
    53a4:	05 90       	lpm	r0, Z+
    53a6:	0d 92       	st	X+, r0
    53a8:	41 50       	subi	r20, 0x01	; 1
    53aa:	50 40       	sbci	r21, 0x00	; 0
    53ac:	d8 f7       	brcc	.-10     	; 0x53a4 <memcpy_P+0x6>
    53ae:	08 95       	ret

000053b0 <memcpy>:
    53b0:	fb 01       	movw	r30, r22
    53b2:	dc 01       	movw	r26, r24
    53b4:	02 c0       	rjmp	.+4      	; 0x53ba <memcpy+0xa>
    53b6:	01 90       	ld	r0, Z+
    53b8:	0d 92       	st	X+, r0
    53ba:	41 50       	subi	r20, 0x01	; 1
    53bc:	50 40       	sbci	r21, 0x00	; 0
    53be:	d8 f7       	brcc	.-10     	; 0x53b6 <memcpy+0x6>
    53c0:	08 95       	ret

000053c2 <_exit>:
    53c2:	f8 94       	cli

000053c4 <__stop_program>:
    53c4:	ff cf       	rjmp	.-2      	; 0x53c4 <__stop_program>
