// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module dct_top (
input_r_Clk_A,
input_r_Rst_A,
input_r_EN_A,
input_r_WEN_A,
input_r_Addr_A,
input_r_Dout_A,
input_r_Din_A,
input_r_Clk_B,
input_r_Rst_B,
input_r_EN_B,
input_r_WEN_B,
input_r_Addr_B,
input_r_Dout_B,
input_r_Din_B,
output_r_Clk_A,
output_r_Rst_A,
output_r_EN_A,
output_r_WEN_A,
output_r_Addr_A,
output_r_Dout_A,
output_r_Din_A,
output_r_Clk_B,
output_r_Rst_B,
output_r_EN_B,
output_r_WEN_B,
output_r_Addr_B,
output_r_Dout_B,
output_r_Din_B,
aresetn,
aclk,
ap_start,
ap_ready,
ap_done,
ap_idle
);

parameter RESET_ACTIVE_LOW = 1;

output input_r_Clk_A ;
output input_r_Rst_A ;
output input_r_EN_A ;
output [2 - 1:0] input_r_WEN_A ;
output [32 - 1:0] input_r_Addr_A ;
output [16 - 1:0] input_r_Dout_A ;
input [16 - 1:0] input_r_Din_A ;
output input_r_Clk_B ;
output input_r_Rst_B ;
output input_r_EN_B ;
output [2 - 1:0] input_r_WEN_B ;
output [32 - 1:0] input_r_Addr_B ;
output [16 - 1:0] input_r_Dout_B ;
input [16 - 1:0] input_r_Din_B ;


output output_r_Clk_A ;
output output_r_Rst_A ;
output output_r_EN_A ;
output [2 - 1:0] output_r_WEN_A ;
output [32 - 1:0] output_r_Addr_A ;
output [16 - 1:0] output_r_Dout_A ;
input [16 - 1:0] output_r_Din_A ;
output output_r_Clk_B ;
output output_r_Rst_B ;
output output_r_EN_B ;
output [2 - 1:0] output_r_WEN_B ;
output [32 - 1:0] output_r_Addr_B ;
output [16 - 1:0] output_r_Dout_B ;
input [16 - 1:0] output_r_Din_B ;

input aresetn ;

input aclk ;

input ap_start ;
output ap_ready ;
output ap_done ;
output ap_idle ;


wire input_r_Clk_A;
wire input_r_Rst_A;
wire input_r_EN_A;
wire [2 - 1:0] input_r_WEN_A;
wire [32 - 1:0] input_r_Addr_A;
wire [16 - 1:0] input_r_Dout_A;
wire [16 - 1:0] input_r_Din_A;
wire input_r_Clk_B;
wire input_r_Rst_B;
wire input_r_EN_B;
wire [2 - 1:0] input_r_WEN_B;
wire [32 - 1:0] input_r_Addr_B;
wire [16 - 1:0] input_r_Dout_B;
wire [16 - 1:0] input_r_Din_B;


wire output_r_Clk_A;
wire output_r_Rst_A;
wire output_r_EN_A;
wire [2 - 1:0] output_r_WEN_A;
wire [32 - 1:0] output_r_Addr_A;
wire [16 - 1:0] output_r_Dout_A;
wire [16 - 1:0] output_r_Din_A;
wire output_r_Clk_B;
wire output_r_Rst_B;
wire output_r_EN_B;
wire [2 - 1:0] output_r_WEN_B;
wire [32 - 1:0] output_r_Addr_B;
wire [16 - 1:0] output_r_Dout_B;
wire [16 - 1:0] output_r_Din_B;

wire aresetn;



wire [6 - 1:0] sig_dct_input_r_address0;
wire sig_dct_input_r_ce0;
wire [16 - 1:0] sig_dct_input_r_d0;
wire [16 - 1:0] sig_dct_input_r_q0;
wire sig_dct_input_r_we0;
wire [6 - 1:0] sig_dct_input_r_address1;
wire sig_dct_input_r_ce1;
wire [16 - 1:0] sig_dct_input_r_d1;
wire [16 - 1:0] sig_dct_input_r_q1;
wire sig_dct_input_r_we1;


wire [6 - 1:0] sig_dct_output_r_address0;
wire sig_dct_output_r_ce0;
wire [16 - 1:0] sig_dct_output_r_d0;
wire [16 - 1:0] sig_dct_output_r_q0;
wire sig_dct_output_r_we0;
wire [6 - 1:0] sig_dct_output_r_address1;
wire sig_dct_output_r_ce1;
wire [16 - 1:0] sig_dct_output_r_d1;
wire [16 - 1:0] sig_dct_output_r_q1;
wire sig_dct_output_r_we1;

wire sig_dct_ap_rst;



dct dct_U(
    .input_r_address0(sig_dct_input_r_address0),
    .input_r_ce0(sig_dct_input_r_ce0),
    .input_r_d0(sig_dct_input_r_d0),
    .input_r_q0(sig_dct_input_r_q0),
    .input_r_we0(sig_dct_input_r_we0),
    .input_r_address1(sig_dct_input_r_address1),
    .input_r_ce1(sig_dct_input_r_ce1),
    .input_r_d1(sig_dct_input_r_d1),
    .input_r_q1(sig_dct_input_r_q1),
    .input_r_we1(sig_dct_input_r_we1),
    .output_r_address0(sig_dct_output_r_address0),
    .output_r_ce0(sig_dct_output_r_ce0),
    .output_r_d0(sig_dct_output_r_d0),
    .output_r_q0(sig_dct_output_r_q0),
    .output_r_we0(sig_dct_output_r_we0),
    .output_r_address1(sig_dct_output_r_address1),
    .output_r_ce1(sig_dct_output_r_ce1),
    .output_r_d1(sig_dct_output_r_d1),
    .output_r_q1(sig_dct_output_r_q1),
    .output_r_we1(sig_dct_output_r_we1),
    .ap_rst(sig_dct_ap_rst),
    .ap_clk(aclk),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

dct_input_r_if dct_input_r_if_U(
    .clk(aclk),
    .reset(sig_dct_ap_rst),
    .input_r_address0(sig_dct_input_r_address0),
    .input_r_ce0(sig_dct_input_r_ce0),
    .input_r_d0(sig_dct_input_r_d0),
    .input_r_q0(sig_dct_input_r_q0),
    .input_r_we0(sig_dct_input_r_we0),
    .input_r_address1(sig_dct_input_r_address1),
    .input_r_ce1(sig_dct_input_r_ce1),
    .input_r_d1(sig_dct_input_r_d1),
    .input_r_q1(sig_dct_input_r_q1),
    .input_r_we1(sig_dct_input_r_we1),
    .Clk_A(input_r_Clk_A),
    .Rst_A(input_r_Rst_A),
    .EN_A(input_r_EN_A),
    .WEN_A(input_r_WEN_A),
    .Addr_A(input_r_Addr_A),
    .Dout_A(input_r_Dout_A),
    .Din_A(input_r_Din_A),
    .Clk_B(input_r_Clk_B),
    .Rst_B(input_r_Rst_B),
    .EN_B(input_r_EN_B),
    .WEN_B(input_r_WEN_B),
    .Addr_B(input_r_Addr_B),
    .Dout_B(input_r_Dout_B),
    .Din_B(input_r_Din_B));

dct_output_r_if dct_output_r_if_U(
    .clk(aclk),
    .reset(sig_dct_ap_rst),
    .output_r_address0(sig_dct_output_r_address0),
    .output_r_ce0(sig_dct_output_r_ce0),
    .output_r_d0(sig_dct_output_r_d0),
    .output_r_q0(sig_dct_output_r_q0),
    .output_r_we0(sig_dct_output_r_we0),
    .output_r_address1(sig_dct_output_r_address1),
    .output_r_ce1(sig_dct_output_r_ce1),
    .output_r_d1(sig_dct_output_r_d1),
    .output_r_q1(sig_dct_output_r_q1),
    .output_r_we1(sig_dct_output_r_we1),
    .Clk_A(output_r_Clk_A),
    .Rst_A(output_r_Rst_A),
    .EN_A(output_r_EN_A),
    .WEN_A(output_r_WEN_A),
    .Addr_A(output_r_Addr_A),
    .Dout_A(output_r_Dout_A),
    .Din_A(output_r_Din_A),
    .Clk_B(output_r_Clk_B),
    .Rst_B(output_r_Rst_B),
    .EN_B(output_r_EN_B),
    .WEN_B(output_r_WEN_B),
    .Addr_B(output_r_Addr_B),
    .Dout_B(output_r_Dout_B),
    .Din_B(output_r_Din_B));

dct_ap_rst_if #(
    .RESET_ACTIVE_LOW(RESET_ACTIVE_LOW))
ap_rst_if_U(
    .dout(sig_dct_ap_rst),
    .din(aresetn));

endmodule
