Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40037000,0x40037000,PIT Module Control Register (PIT_MCR)32R/W0000_0006,CR,DR,0,1,NO,
0x40037000,0x40037100,Timer Load Value Register (PIT_LDVAL0)32R/W0000_0000,CR,DR,0,1,NO,
0x40037000,0x40037108,Timer Control Register (PIT_TCTRL0)32R/W0000_0000,CR,DR,0,1,NO,
0x40037000,0x40037110,Timer Load Value Register (PIT_LDVAL1)32R/W0000_0000,CR,DR,0,1,NO,
0x40037000,0x40037114,Current Timer Value Register (PIT_CVAL1)32R0000_0000,DR,DR,1,0,Yes,
0x40037000,0x40037118,Timer Control Register (PIT_TCTRL1)32R/W0000_0000,CR,DR,0,1,NO,
0x40037000,0x4003711c,Timer Flag Register (PIT_TFLG1)32R/W0000_0000,SR,DR,1,1,NO,Hybrid it could be write to generate an interrupt
0x4003d000,0x4003d010,RTC Control Register (RTC_CR),CR,CR,1,1,Yes,
0x40047000,0x40047000,System Options Register 1 (SIM_SOPT1)32R/WSee sectio,CR,CR,1,1,Yes,Hybrid some bits are read only to determine RAM size on device
0x40048000,0x40048034,System Clock Gating Control Register 4 (SIM_SCGC4)32R/WF010_0030,CR,CR,1,1,Yes,
0x40048000,0x40048038,System Clock Gating Control Register 5 (SIM_SCGC5)32R/W0004_0182,CR,CR,1,1,Yes,
0x40048000,0x4004803c,System Clock Gating Control Register 6 (SIM_SCGC6)32R/W4000_0001,CR,CR,1,1,Yes,
0x40048000,0x40048040,System Clock Gating Control Register 7 (SIM_SCGC7)32R/W0000_0006,CR,CR,1,1,Yes,
0x40048000,0x40048044,System Clock Divider Register 1 (SIM_CLKDIV1)32R/WSee sectio,CR,DR,0,1,NO,
0x40049000,0x40049048,Pin Control Register n (PORTA_PCR18)32R/WSee sectio,CR,CR,1,1,Yes,
0x4004a000,0x4004a040,Pin Control Register n (PORTB_PCR16)32R/WSee sectio,CR,DR,0,1,NO,
0x4004a000,0x4004a044,Pin Control Register n (PORTB_PCR17)32R/WSee sectio,CR,DR,0,1,NO,
0x4004a000,0x4004a054,Pin Control Register n (PORTB_PCR21)32R/WSee sectio,CR,DR,0,1,NO,
0x4004a000,0x4004a058,Pin Control Register n (PORTB_PCR22)32R/WSee sectio,CR,DR,0,1,NO,
0x4004d000,0x4004d068,Pin Control Register n (PORTE_PCR26)32R/WSee sectio,CR,DR,0,1,NO,
0x40052000,0x40052000,Watchdog Status and Control Register High(WDOG_STCTRLH)16R/W01D3,SR,DR,0,1,NO,Hybrid
0x40052000,0x4005200e,Watchdog Unlock register (WDOG_UNLOCK)16R/WD928,CR,DR,0,1,NO,
0x40064000,0x40064000,MCG Control 1 Register (MCG_C1)8R/W04,CR,CR,1,1,Yes,
0x40064000,0x40064001,MCG Control 2 Register (MCG_C2)8R/W80,CR,CR,1,1,Yes,
0x40064000,0x40064003,MCG Control 4 Register (MCG_C4)8R/WSee sectio,CR,CR,1,1,Yes,
0x40064000,0x40064004,MCG Control 5 Register (MCG_C5)8R/W00,CR,DR,0,1,NO,
0x40064000,0x40064005,MCG Control 6 Register (MCG_C6)8R/W00,CR,CR,1,1,Yes,
0x40064000,0x40064006,MCG Status Register (MCG_S)8R10h25.3.7/601,SR,SR,1,0,Yes,
0x40064000,0x40064008,MCG Status and Control Register (MCG_SC)8R/W02,SR,CR,1,1,NO,Hybrid
0x40064000,0x4006400c,MCG Control 7 Register (MCG_C7)8R/W00,CR,DR,0,1,NO,
0x4006a000,0x4006a000,UART Baud Rate Registers: High (UART0_BDH)8R/W00,CR,DR,0,1,NO,
0x4006a000,0x4006a001,UART Baud Rate Registers: Low (UART0_BDL)8R/W04,CR,DR,0,1,NO,
0x4006a000,0x4006a002,UART Control Register 1 (UART0_C1)8R/W00,CR,DR,0,1,NO,
0x4006a000,0x4006a003,UART Control Register 2 (UART0_C2)8R/W00,CR,CR,1,1,Yes,
0x4006a000,0x4006a004,UART Status Register 1 (UART0_S1)8RC0h52.3.5/1584,SR,SR,1,0,Yes,
0x4006a000,0x4006a007,UART Data Register (UART0_D)8R/W00,DR,DR,1,1,Yes,
0x4006a000,0x4006a00a,UART Control Register 4 (UART0_C4)8R/W00,CR,DR,0,1,NO,
0x4006a000,0x4006a010,UART FIFO Parameters (UART0_PFIFO)8R/WSee sectio,CR,CR,1,1,Yes,
0x4006a000,0x4006a011,UART FIFO Control Register (UART0_CFIFO)8R/W00,CR,DR,0,1,NO,
0x4006a000,0x4006a013,UART FIFO Transmit Watermark (UART0_TWFIFO)8R/W00,CR,DR,0,1,NO,
0x4006a000,0x4006a015,UART FIFO Receive Watermark (UART0_RWFIFO)8R/W01,CR,DR,0,1,NO,CHECK
0x4007e000,0x4007e000,Power Mode Protection register,CR,CR,1,1,Yes,HYBRID REGISTER
0x400ff000,0x400ff044,Port Set Output Register (GPIOB_PSOR)32W(alwaysreads 0)0000_0000,DR,DR,0,1,Yes,
0x400ff000,0x400ff054,Port Data Direction Register (GPIOB_PDDR)32R/W0000_0000,CR,CR,1,1,Yes,
0x400ff000,0x400ff104,Port Set Output Register (GPIOE_PSOR)32W(alwaysreads 0)0000_0000,DR,DR,0,1,Yes,
0x400ff000,0x400ff114,Port Data Direction Register (GPIOE_PDDR)32R/W0000_0000,DR,CR,1,1,NO,
