

================================================================
== Vitis HLS Report for 'ControlMemInterface'
================================================================
* Date:           Mon Dec  1 17:47:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mask_allowed
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.977 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     862|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     327|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|    1189|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |select_ln132_fu_1108_p3  |    select|   0|  0|  860|           1|         864|
    |xor_ln132_fu_1071_p2     |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  862|           2|         866|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_phi_mux_data_out_flag_0_phi_fu_666_p116  |   14|          3|    1|          3|
    |ap_phi_mux_data_out_new_0_phi_fu_845_p116   |  145|         29|   32|        928|
    |ap_phi_mux_mem_flag_3_phi_fu_365_p116       |   14|          3|    1|          3|
    |ap_phi_mux_mem_new_3_phi_fu_513_p116        |  145|         29|  864|      25056|
    |mem_o                                       |    9|          2|  864|       1728|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  327|         66| 1762|      27718|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------+-----+-----+------------+---------------------+--------------+
|ap_start         |   in|    1|  ap_ctrl_hs|  ControlMemInterface|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  ControlMemInterface|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  ControlMemInterface|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  ControlMemInterface|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  ControlMemInterface|  return value|
|mem_i            |   in|  864|     ap_ovld|                  mem|       pointer|
|mem_o            |  out|  864|     ap_ovld|                  mem|       pointer|
|mem_o_ap_vld     |  out|    1|     ap_ovld|                  mem|       pointer|
|address          |   in|   32|     ap_none|              address|        scalar|
|data_in          |   in|   32|     ap_none|              data_in|        scalar|
|data_out         |  out|   32|      ap_vld|             data_out|       pointer|
|data_out_ap_vld  |  out|    1|      ap_vld|             data_out|       pointer|
|read_control     |   in|    1|     ap_none|         read_control|        scalar|
|write_control    |   in|    1|     ap_none|        write_control|        scalar|
|chip_enable      |   in|    1|     ap_none|          chip_enable|        scalar|
|reset_n          |   in|    1|     ap_none|              reset_n|        scalar|
+-----------------+-----+-----+------------+---------------------+--------------+

