[options]
isa rv32imc

[depth]
insn_add 20
insn_sub 20

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define SYNTHESIS

[defines liveness]
`define CV32P_FAIRNESS

[verilog-files]
@basedir@/cores/@core@/ips/fpnew/src/fpnew_pkg.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
@basedir@/cores/@core@/design/rtl/register_file_test_wrap.sv
@basedir@/cores/@core@/design/rtl/riscv_register_file_latch.sv
@basedir@/cores/@core@/design/rtl/include/apu_core_package.sv
@basedir@/cores/@core@/design/rtl/include/riscv_defines.sv
@basedir@/cores/@core@/design/rtl/include/riscv_tracer_defines.sv
@basedir@/cores/@core@/design/rtl/riscv_alu.sv
@basedir@/cores/@core@/design/rtl/riscv_alu_basic.sv
@basedir@/cores/@core@/design/rtl/riscv_alu_div.sv
@basedir@/cores/@core@/design/rtl/riscv_compressed_decoder.sv
@basedir@/cores/@core@/design/rtl/riscv_controller.sv
@basedir@/cores/@core@/design/rtl/riscv_cs_registers.sv
@basedir@/cores/@core@/design/rtl/riscv_decoder.sv
@basedir@/cores/@core@/design/rtl/riscv_int_controller.sv
@basedir@/cores/@core@/design/rtl/riscv_ex_stage.sv
@basedir@/cores/@core@/design/rtl/riscv_hwloop_controller.sv
@basedir@/cores/@core@/design/rtl/riscv_hwloop_regs.sv
@basedir@/cores/@core@/design/rtl/riscv_id_stage.sv
@basedir@/cores/@core@/design/rtl/riscv_if_stage.sv
@basedir@/cores/@core@/design/rtl/riscv_load_store_unit.sv
@basedir@/cores/@core@/design/rtl/riscv_mult.sv
@basedir@/cores/@core@/design/rtl/riscv_prefetch_buffer.sv
@basedir@/cores/@core@/design/rtl/riscv_prefetch_L0_buffer.sv
@basedir@/cores/@core@/design/rtl/riscv_core.sv
@basedir@/cores/@core@/design/rtl/riscv_apu_disp.sv
@basedir@/cores/@core@/design/rtl/riscv_fetch_fifo.sv
@basedir@/cores/@core@/design/rtl/riscv_L0_buffer.sv
@basedir@/cores/@core@/design/rtl/riscv_pmp.sv
@basedir@/cores/@core@/design/rtl/riscv_tracer.sv
@basedir@/cores/@core@/design/tb/tb_riscv/include/perturbation_defines.sv
@basedir@/cores/@core@/design/tb/tb_riscv/riscv_simchecker.sv
@basedir@/cores/@core@/design/tb/tb_riscv/tb_riscv_core.sv
@basedir@/cores/@core@/design/tb/tb_riscv/riscv_perturbation.sv
@basedir@/cores/@core@/design/tb/tb_riscv/riscv_random_interrupt_generator.sv
@basedir@/cores/@core@/design/tb/tb_riscv/riscv_random_stall.sv

[incdirs]
@basedir@/cores/@core@/design/rtl/include
@basedir@/cores/@core@/design/../../rtl/includes
@basedir@/cores/@core@/design/tb/tb_riscv/include
