

**************************************************
Mi Apr 12 17:34:59 CEST 2023
****Executing test case examples/gaussian ****
filename examples/gaussian
/home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis.tcl
Done 
set input file: gaussian.cpp
current input filename: ./src/gaussian.cpp
Done 
Synthesize
compile gaussian.cpp . -simple-buffers=true Andrea: arg1:  gaussian.cpp arg2: . arg3 -simple-buffers=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/gaussian.cpp -o .gaussian.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 1.9e-05s.
; ModuleID = '.gaussian.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/gaussian.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define void @_Z8gaussianPiPA20_i(i32* %c, [20 x i32]* %A) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block7, %block1
  %j.04 = phi i32 [ 1, %block1 ], [ %inc23, %block7 ]
  %add = add nuw nsw i32 %j.04, 1
  %cmp22 = icmp ult i32 %add, 19
  br i1 %cmp22, label %block3, label %block7

block3:                                           ; preds = %block2
  br label %block4

block4:                                           ; preds = %block6, %block3
  %i.03 = phi i32 [ %add, %block3 ], [ %inc20, %block6 ]
  br label %block5

block5:                                           ; preds = %block5, %block4
  %k.01 = phi i32 [ 1, %block4 ], [ %inc, %block5 ]
  %idxprom = sext i32 %i.03 to i64
  %"5" = zext i32 %k.01 to i64
  %arrayidx8 = getelementptr inbounds [20 x i32], [20 x i32]* %A, i64 %idxprom, i64 %"5"
  %"6" = load i32, i32* %arrayidx8, align 4
  %"7" = zext i32 %j.04 to i64
  %arrayidx10 = getelementptr inbounds i32, i32* %c, i64 %"7"
  %"8" = load i32, i32* %arrayidx10, align 4
  %"9" = zext i32 %j.04 to i64
  %"10" = zext i32 %k.01 to i64
  %arrayidx14 = getelementptr inbounds [20 x i32], [20 x i32]* %A, i64 %"9", i64 %"10"
  %"11" = load i32, i32* %arrayidx14, align 4
  %mul = mul nsw i32 %"8", %"11"
  %sub = sub nsw i32 %"6", %mul
  %idxprom15 = sext i32 %i.03 to i64
  %"12" = zext i32 %k.01 to i64
  %arrayidx18 = getelementptr inbounds [20 x i32], [20 x i32]* %A, i64 %idxprom15, i64 %"12"
  store i32 %sub, i32* %arrayidx18, align 4
  %inc = add nuw nsw i32 %k.01, 1
  %cmp5 = icmp ult i32 %inc, 20
  br i1 %cmp5, label %block5, label %block6

block6:                                           ; preds = %block5
  %inc20 = add nsw i32 %i.03, 1
  %cmp2 = icmp slt i32 %i.03, 18
  br i1 %cmp2, label %block4, label %block7

block7:                                           ; preds = %block6, %block2
  %inc23 = add nuw nsw i32 %j.04, 1
  %cmp = icmp ult i32 %inc23, 19
  br i1 %cmp, label %block2, label %block8

block8:                                           ; preds = %block7
  ret void
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %c = alloca [1 x [20 x i32]], align 16
  %A = alloca [1 x [20 x [20 x i32]]], align 16
  call void @srand(i32 13) #3
  br label %for.body

for.body:                                         ; preds = %for.inc18, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc15, %for.body
  %y.02 = phi i32 [ 0, %for.body ], [ %inc16, %for.inc15 ]
  %0 = zext i32 %y.02 to i64
  %1 = getelementptr inbounds [1 x [20 x i32]], [1 x [20 x i32]]* %c, i64 0, i64 0, i64 %0
  store i32 1, i32* %1, align 4
  br label %for.body8

for.body8:                                        ; preds = %for.body8, %for.body3
  %x.01 = phi i32 [ 0, %for.body3 ], [ %inc, %for.body8 ]
  %2 = zext i32 %y.02 to i64
  %3 = zext i32 %x.01 to i64
  %4 = getelementptr inbounds [1 x [20 x [20 x i32]]], [1 x [20 x [20 x i32]]]* %A, i64 0, i64 0, i64 %2, i64 %3
  store i32 1, i32* %4, align 4
  %inc = add nuw nsw i32 %x.01, 1
  %cmp7 = icmp ult i32 %inc, 20
  br i1 %cmp7, label %for.body8, label %for.inc15

for.inc15:                                        ; preds = %for.body8
  %inc16 = add nuw nsw i32 %y.02, 1
  %cmp2 = icmp ult i32 %inc16, 20
  br i1 %cmp2, label %for.body3, label %for.inc18

for.inc18:                                        ; preds = %for.inc15
  br i1 false, label %for.body, label %for.end20

for.end20:                                        ; preds = %for.inc18
  %arraydecay = getelementptr inbounds [1 x [20 x i32]], [1 x [20 x i32]]* %c, i64 0, i64 0, i64 0
  %arraydecay26 = getelementptr inbounds [1 x [20 x [20 x i32]]], [1 x [20 x [20 x i32]]]* %A, i64 0, i64 0, i64 0
  call void @_Z8gaussianPiPA20_i(i32* nonnull %arraydecay, [20 x i32]* nonnull %arraydecay26)
  ret i32 0
}

; Function Attrs: nounwind
declare void @srand(i32) #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z8gaussianPiPA20_i finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 377
Saved bits during backward passes : 0
Saved bits in constants : 112
Used bits after OB : 443, vs. Originaly used bits : 932
 => Reduction of used bits : 4.753219e+01


Done 
Write hdl
write_hdl  . ./reports/gaussian

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/gaussian.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|        brCst_block1|            Constant|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|               phi_1|                 Mux|         3|         1|
|         3|               cst_1|            Constant|         1|         1|
|         4|               add_2|            Operator|         2|         1|
|         5|               cst_2|            Constant|         1|         1|
|         6|              icmp_3|            Operator|         2|         1|
|         7|        brCst_block3|            Constant|         1|         1|
|         8|               phi_6|                 Mux|         3|         1|
|         9|        brCst_block4|            Constant|         1|         1|
|        10|               cst_3|            Constant|         1|         1|
|        11|               phi_8|                 Mux|         3|         1|
|        12|              sext_9|            Operator|         1|         1|
|        13|             zext_10|            Operator|         1|         1|
|        14|    getelementptr_11|            Operator|         3|         1|
|        15|             load_12|            Operator|         2|         2|
|        16|             load_15|            Operator|         2|         2|
|        17|             zext_16|            Operator|         1|         1|
|        18|             zext_17|            Operator|         1|         1|
|        19|    getelementptr_18|            Operator|         3|         1|
|        20|             load_19|            Operator|         2|         2|
|        21|              mul_20|            Operator|         2|         1|
|        22|              sub_21|            Operator|         2|         1|
|        23|             sext_22|            Operator|         1|         1|
|        24|             zext_23|            Operator|         1|         1|
|        25|    getelementptr_24|            Operator|         3|         1|
|        26|             store_0|            Operator|         2|         2|
|        27|               cst_4|            Constant|         1|         1|
|        28|              add_25|            Operator|         2|         1|
|        29|               cst_5|            Constant|         1|         1|
|        30|             icmp_26|            Operator|         2|         1|
|        31|               cst_6|            Constant|         1|         1|
|        32|              add_28|            Operator|         2|         1|
|        33|               cst_7|            Constant|         1|         1|
|        34|             icmp_29|            Operator|         2|         1|
|        35|               cst_8|            Constant|         1|         1|
|        36|              add_31|            Operator|         2|         1|
|        37|               cst_9|            Constant|         1|         1|
|        38|             icmp_32|            Operator|         2|         1|
|        39|               ret_0|            Operator|         1|         1|
|        40|              cst_10|            Constant|         1|         1|
|        41|              cst_11|            Constant|         1|         1|
|        42|              cst_12|            Constant|         1|         1|
|        43|              phi_n0|               Merge|         2|         1|
|        44|              phi_n1|               Merge|         1|         1|
|        45|              phi_n2|               Merge|         1|         1|
|        46|              phi_n3|               Merge|         2|         1|
|        47|              phi_n4|               Merge|         1|         1|
|        48|              phi_n5|               Merge|         1|         1|
|        49|              phi_n6|               Merge|         2|         1|
|        50|              phi_n7|               Merge|         2|         1|
|        51|              fork_0|                Fork|         1|         2|
|        52|              fork_1|                Fork|         1|         2|
|        53|              fork_2|                Fork|         1|         4|
|        54|              fork_3|                Fork|         1|         2|
|        55|              fork_4|                Fork|         1|         2|
|        56|              fork_5|                Fork|         1|         2|
|        57|              fork_7|                Fork|         1|         3|
|        58|              fork_8|                Fork|         1|         3|
|        59|            branch_0|              Branch|         2|         2|
|        60|            branch_1|              Branch|         2|         2|
|        61|            branch_2|              Branch|         2|         2|
|        62|             fork_10|                Fork|         1|         3|
|        63|            branch_3|              Branch|         2|         2|
|        64|            branch_4|              Branch|         2|         2|
|        65|             fork_11|                Fork|         1|         3|
|        66|            branch_5|              Branch|         2|         2|
|        67|            branch_6|              Branch|         2|         2|
|        68|            branch_7|              Branch|         2|         2|
|        69|             fork_12|                Fork|         1|         4|
|        70|            branch_8|              Branch|         2|         2|
|        71|            branch_9|              Branch|         2|         2|
|        72|           branch_10|              Branch|         2|         2|
|        73|             fork_13|                Fork|         1|         4|
|        74|           branch_11|              Branch|         2|         2|
|        75|           branch_12|              Branch|         2|         2|
|        76|             fork_14|                Fork|         1|         3|
|        77|           branch_13|              Branch|         2|         2|
|        78|               LSQ_A|                 LSQ|         5|         3|
|        79|                MC_c|                  MC|         4|         2|
|        80|               end_0|                Exit|         3|         1|
|        81|             start_0|               Entry|         1|         1|
|        82|            forkC_17|                Fork|         1|         3|
|        83|          branchC_14|              Branch|         2|         2|
|        84|             fork_18|                Fork|         1|         2|
|        85|              phiC_8|          CntrlMerge|         2|         2|
|        86|          branchC_15|              Branch|         2|         2|
|        87|              phiC_9|               Merge|         1|         1|
|        88|            forkC_20|                Fork|         1|         2|
|        89|          branchC_16|              Branch|         2|         2|
|        90|             phiC_10|          CntrlMerge|         2|         2|
|        91|            forkC_21|                Fork|         1|         3|
|        92|          branchC_17|              Branch|         2|         2|
|        93|             phiC_11|          CntrlMerge|         2|         2|
|        94|            forkC_22|                Fork|         1|         2|
|        95|          branchC_18|              Branch|         2|         2|
|        96|             phiC_12|               Merge|         1|         1|
|        97|          branchC_19|              Branch|         2|         2|
|        98|             phiC_13|               Merge|         2|         1|
|        99|          branchC_20|              Branch|         2|         2|
|       100|             fork_25|                Fork|         1|         2|
|       101|             phiC_14|               Merge|         1|         1|
|       102|              sink_0|                Sink|         1|         0|
|       103|              sink_1|                Sink|         1|         0|
|       104|              sink_2|                Sink|         1|         0|
|       105|              sink_3|                Sink|         1|         0|
|       106|              sink_4|                Sink|         1|         0|
|       107|              sink_5|                Sink|         1|         0|
|       108|              sink_6|                Sink|         1|         0|
|       109|              sink_7|                Sink|         1|         0|
|       110|              sink_8|                Sink|         1|         0|
|       111|              sink_9|                Sink|         1|         0|
|       112|             sink_10|                Sink|         1|         0|
|       113|             sink_11|                Sink|         1|         0|
|       114|             sink_12|                Sink|         1|         0|
|       115|            source_0|              Source|         0|         1|
|       116|            source_1|              Source|         0|         1|
|       117|            source_2|              Source|         0|         1|
|       118|            source_3|              Source|         0|         1|
|       119|            source_4|              Source|         0|         1|
|       120|            source_5|              Source|         0|         1|
|       121|            source_6|              Source|         0|         1|
|       122|            source_7|              Source|         0|         1|
|       123|            source_8|              Source|         0|         1|
|       124|            source_9|              Source|         0|         1|
|       125|           source_10|              Source|         0|         1|
|       126|             buffI_0|              Buffer|         1|         1|
|       127|             buffI_1|              Buffer|         1|         1|
|       128|             buffI_2|              Buffer|         1|         1|
|       129|             buffI_3|              Buffer|         1|         1|
|       130|             buffI_4|              Buffer|         1|         1|
|       131|             buffI_5|              Buffer|         1|         1|
|       132|             buffI_6|              Buffer|         1|         1|
|       133|             buffA_7|              Buffer|         1|         1|
|       134|             buffA_8|              Buffer|         1|         1|
|       135|             buffA_9|              Buffer|         1|         1|
|       136|            buffA_10|              Buffer|         1|         1|
+--------------------------------------------------------------------------+
Generating ./reports/gaussian.vhd
Generating LSQ 0 component...
lsq_generate ./reports/gaussian_lsq0_configuration.json
[[35minfo[0m] [0.010] Elaborating design...
[[35minfo[0m] [6.780] Done elaborating.
Total FIRRTL Compile Time: 20914.2 ms

Done



Done 
Exit...
Goodbye!


examples/gaussian
gaussian
[INFO  CAnalyzer] Function does not return any value.
[INFO  CAnalyzer] Parsing parameter in_int_t c[20]
array length 20
[INFO  CAnalyzer] Parameter identified: c of type in_int_t[20].
[INFO  CAnalyzer] Parsing parameter inout_int_t A[20][20]
array length 400
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[400].
i0
[INFO  CAnalyzer] Actual type of "c" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_gaussian.c -I../C_SRC -o ../C_SRC/hls_verify_gaussian.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_gaussian.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity gaussian
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:42 on Apr 12,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 17:35:43 on Apr 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:43 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 17:35:43 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:43 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 17:35:43 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:43 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 17:35:43 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:43 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(13): VHDL Compiler exiting
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gaussian
# -- Compiling architecture behavioral of gaussian
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2683): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2683): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2710): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2710): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2797): (vcom-1195) Cannot find expanded name "work.sext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2797): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2809): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2809): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.getelementptr_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2821): (vcom-1195) Cannot find expanded name "work.getelementptr_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2821): Unknown expanded name.
# -- Loading entity lsq_load_op
# -- Loading entity mc_load_op
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2875): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2875): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2887): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2887): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.getelementptr_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2899): (vcom-1195) Cannot find expanded name "work.getelementptr_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2899): Unknown expanded name.
# -- Loading entity mul_op
# ** Error: (vcom-11) Could not find work.sub_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2950): (vcom-1195) Cannot find expanded name "work.sub_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2950): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2965): (vcom-1195) Cannot find expanded name "work.sext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2965): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2977): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2977): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.getelementptr_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2989): (vcom-1195) Cannot find expanded name "work.getelementptr_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(2989): Unknown expanded name.
# -- Loading entity lsq_store_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3037): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3037): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3064): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3064): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3091): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3091): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_slt_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3118): (vcom-1195) Cannot find expanded name "work.icmp_slt_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3118): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3145): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3145): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3172): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3172): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3187): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(3187): Unknown expanded name.
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd(4592): VHDL Compiler exiting
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 58, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gaussian_tb
# -- Compiling architecture behav of gaussian_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(71): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity gaussian
# -- Loading entity two_port_RAM
# End time: 17:35:44 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_gaussian_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:44 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gaussian
# -- Compiling architecture behavioral of gaussian
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity add_op
# -- Loading entity icmp_ult_op
# -- Loading entity sext_op
# -- Loading entity zext_op
# -- Loading entity getelementptr_op
# -- Loading entity lsq_load_op
# -- Loading entity mc_load_op
# -- Loading entity mul_op
# -- Loading entity sub_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_slt_op
# -- Loading entity ret_op
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
# End time: 17:35:45 on Apr 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of gaussian.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gaussian_tb
# -- Compiling architecture behav of gaussian_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(71): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity gaussian
# -- Loading entity two_port_RAM
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gaussian
# -- Compiling architecture behavioral of gaussian
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity add_op
# -- Loading entity icmp_ult_op
# -- Loading entity sext_op
# -- Loading entity zext_op
# -- Loading entity getelementptr_op
# -- Loading entity lsq_load_op
# -- Loading entity mc_load_op
# -- Loading entity mul_op
# -- Loading entity sub_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_slt_op
# -- Loading entity ret_op
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim gaussian_tb 
# Start time: 17:35:47 on Apr 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.gaussian_tb(behav)
# Loading ieee.math_real(body)
# Loading work.gaussian(behavioral)
# Loading work.const(arch)
# Loading work.mux(arch)
# Loading work.tehb(arch)
# Loading work.add_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.icmp_ult_op(arch)
# Loading work.sext_op(arch)
# Loading work.zext_op(arch)
# Loading work.getelementptr_op(arch)
# Loading work.lsq_load_op(arch)
# Loading work.mc_load_op(arch)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.oehb(arch)
# Loading work.sub_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_slt_op(arch)
# Loading work.ret_op(arch)
# Loading work.merge(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.sink(arch)
# Loading work.source(arch)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 33429 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/phiC_8/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/phiC_10/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/phiC_11/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_1/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_3/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_5/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_6/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_7/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_8/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_9/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_10/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/c_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/c_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/icmp_32
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/icmp_29
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/icmp_26
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_6
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/icmp_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/icmp_29
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/icmp_3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/icmp_32
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/icmp_29
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/icmp_3
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gaussian_tb/duv/icmp_32
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gaussian_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gaussian_tb/duv/icmp_3
# ** Note: simulation done!
#    Time: 69846 ns  Iteration: 1  Instance: /gaussian_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 69846 ns  Iteration: 1  Process: /gaussian_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd line 204
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd line 204
# End time: 17:38:22 on Apr 12,2023, Elapsed time: 0:02:35
# Errors: 0, Warnings: 79

--- Comparison Results ---

Comparison of [A] : Pass
output_A.dat
****Executing test case examples/gaussian optimized ****
filename examples/gaussian optimized
/home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: gaussian.cpp
current input filename: ./src/gaussian.cpp
Done 
Synthesize
compile gaussian.cpp . Andrea: arg1:  gaussian.cpp arg2: . arg3 arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/gaussian.cpp -o .gaussian.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 0s.
; ModuleID = '.gaussian.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/gaussian.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define void @_Z8gaussianPiPA20_i(i32* %c, [20 x i32]* %A) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block7, %block1
  %j.04 = phi i32 [ 1, %block1 ], [ %inc23, %block7 ]
  %add = add nuw nsw i32 %j.04, 1
  %cmp22 = icmp ult i32 %add, 19
  br i1 %cmp22, label %block3, label %block7

block3:                                           ; preds = %block2
  br label %block4

block4:                                           ; preds = %block6, %block3
  %i.03 = phi i32 [ %add, %block3 ], [ %inc20, %block6 ]
  br label %block5

block5:                                           ; preds = %block5, %block4
  %k.01 = phi i32 [ 1, %block4 ], [ %inc, %block5 ]
  %idxprom = sext i32 %i.03 to i64
  %"5" = zext i32 %k.01 to i64
  %arrayidx8 = getelementptr inbounds [20 x i32], [20 x i32]* %A, i64 %idxprom, i64 %"5"
  %"6" = load i32, i32* %arrayidx8, align 4
  %"7" = zext i32 %j.04 to i64
  %arrayidx10 = getelementptr inbounds i32, i32* %c, i64 %"7"
  %"8" = load i32, i32* %arrayidx10, align 4
  %"9" = zext i32 %j.04 to i64
  %"10" = zext i32 %k.01 to i64
  %arrayidx14 = getelementptr inbounds [20 x i32], [20 x i32]* %A, i64 %"9", i64 %"10"
  %"11" = load i32, i32* %arrayidx14, align 4
  %mul = mul nsw i32 %"8", %"11"
  %sub = sub nsw i32 %"6", %mul
  %idxprom15 = sext i32 %i.03 to i64
  %"12" = zext i32 %k.01 to i64
  %arrayidx18 = getelementptr inbounds [20 x i32], [20 x i32]* %A, i64 %idxprom15, i64 %"12"
  store i32 %sub, i32* %arrayidx18, align 4
  %inc = add nuw nsw i32 %k.01, 1
  %cmp5 = icmp ult i32 %inc, 20
  br i1 %cmp5, label %block5, label %block6

block6:                                           ; preds = %block5
  %inc20 = add nsw i32 %i.03, 1
  %cmp2 = icmp slt i32 %i.03, 18
  br i1 %cmp2, label %block4, label %block7

block7:                                           ; preds = %block6, %block2
  %inc23 = add nuw nsw i32 %j.04, 1
  %cmp = icmp ult i32 %inc23, 19
  br i1 %cmp, label %block2, label %block8

block8:                                           ; preds = %block7
  ret void
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %c = alloca [1 x [20 x i32]], align 16
  %A = alloca [1 x [20 x [20 x i32]]], align 16
  call void @srand(i32 13) #3
  br label %for.body

for.body:                                         ; preds = %for.inc18, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc15, %for.body
  %y.02 = phi i32 [ 0, %for.body ], [ %inc16, %for.inc15 ]
  %0 = zext i32 %y.02 to i64
  %1 = getelementptr inbounds [1 x [20 x i32]], [1 x [20 x i32]]* %c, i64 0, i64 0, i64 %0
  store i32 1, i32* %1, align 4
  br label %for.body8

for.body8:                                        ; preds = %for.body8, %for.body3
  %x.01 = phi i32 [ 0, %for.body3 ], [ %inc, %for.body8 ]
  %2 = zext i32 %y.02 to i64
  %3 = zext i32 %x.01 to i64
  %4 = getelementptr inbounds [1 x [20 x [20 x i32]]], [1 x [20 x [20 x i32]]]* %A, i64 0, i64 0, i64 %2, i64 %3
  store i32 1, i32* %4, align 4
  %inc = add nuw nsw i32 %x.01, 1
  %cmp7 = icmp ult i32 %inc, 20
  br i1 %cmp7, label %for.body8, label %for.inc15

for.inc15:                                        ; preds = %for.body8
  %inc16 = add nuw nsw i32 %y.02, 1
  %cmp2 = icmp ult i32 %inc16, 20
  br i1 %cmp2, label %for.body3, label %for.inc18

for.inc18:                                        ; preds = %for.inc15
  br i1 false, label %for.body, label %for.end20

for.end20:                                        ; preds = %for.inc18
  %arraydecay = getelementptr inbounds [1 x [20 x i32]], [1 x [20 x i32]]* %c, i64 0, i64 0, i64 0
  %arraydecay26 = getelementptr inbounds [1 x [20 x [20 x i32]]], [1 x [20 x [20 x i32]]]* %A, i64 0, i64 0, i64 0
  call void @_Z8gaussianPiPA20_i(i32* nonnull %arraydecay, [20 x i32]* nonnull %arraydecay26)
  ret i32 0
}

; Function Attrs: nounwind
declare void @srand(i32) #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z8gaussianPiPA20_i finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 377
Saved bits during backward passes : 0
Saved bits in constants : 112
Used bits after OB : 443, vs. Originaly used bits : 932
 => Reduction of used bits : 4.753219e+01


Done 
Optimize
buffers buffers -filename=./reports/gaussian -timeout=60****************************************
dataflow graph name: ./reports/gaussian
milp solver: cbc
delay: 0, period: 5
timeout: 60
set optimization: true
first MG optimization: false
****************************************
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB8
Setting BB frequencies...
BB1 : 1
BB2 : 18
BB3 : 17
BB4 : 153
BB5 : 2907
BB6 : 153
BB7 : 18
BB8 : 1

Adding elastic buffers with period=5 and buffer_delay=0

======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 19 
Arcs in the CFDFC:
	5->5:2754
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 17 
Arcs in the CFDFC:
	4->5:153
	5->6:153
	6->4:136
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 3
ILP time: [ms] 11 
Arcs in the CFDFC:
	2->3:17
	3->4:17
	4->5:17
	5->6:17
	6->7:17
	7->2:17
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 4
ILP time: [ms] 10 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 3264, Total Frequency = 3267, Coverage = 0.999082
*******************

determining buffer from/to MC_LSQ units to/from loads.
----------------------
buffers on MG borders
----------------------
Adding buffer in branch_0:out1 -> phi_1:in2 | slots: 1, trans: 0 | BB1 -> BB2
Adding buffer in branchC_14:out1 -> phiC_8:in1 | slots: 1, trans: 0 | BB1 -> BB2
Adding buffer in branchC_20:out2 -> phiC_14:in1 | slots: 1, trans: 0 | BB7 -> BB8

Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...

-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0
 creating throughput vars for sub_mg1
 creating throughput vars for sub_mg2
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 91478 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
************************
*** Throughput for MG 1 in disjoint MG 0: 0.50 ***
************************
************************
*** Throughput for MG 2 in disjoint MG 0: 0.33 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 1, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in getelementptr_11:out1 -> load_12:in2 | slots: 4, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in load_15:out1 -> mul_20:in1 | slots: 3, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in phi_n6:out1 -> fork_7:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in phi_n7:out1 -> fork_8:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in fork_2:out1 -> zext_10:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in fork_2:out2 -> zext_17:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in fork_2:out3 -> zext_23:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in fork_2:out4 -> add_25:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in fork_13:out4 -> branchC_18:in2 | slots: 1, trans: 1 | BB5 -> BB5 (inner)
Adding buffer in branch_11:out1 -> phi_6:in3 | slots: 1, trans: 0 | BB6 -> BB4
Adding buffer in branch_12:out2 -> phi_n0:in2 | slots: 1, trans: 0 | BB6 -> BB7
Adding buffer in branch_12:out1 -> phi_n3:in2 | slots: 1, trans: 0 | BB6 -> BB4
Adding buffer in phiC_8:out1 -> branchC_15:in1 | slots: 1, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_22:out2 -> branchC_18:in1 | slots: 2, trans: 0 | BB5 -> BB5 (inner)
Adding buffer in branchC_19:out1 -> phiC_10:in2 | slots: 1, trans: 0 | BB6 -> BB4
Adding buffer in phiC_13:out1 -> branchC_20:in1 | slots: 1, trans: 0 | BB7 -> BB7 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***


*** Throughput achieved in sub MG 1: 0.50 ***


*** Throughput achieved in sub MG 2: 0.33 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 34 

Adding buffer in branch_1:out2 -> phi_n0:in1 | slots: 1, trans: 0 | BB2 -> BB7
***************************
Total MILP time: [ms] 91512
***************************
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/gaussian_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/gaussian_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|        brCst_block1|            Constant|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|            branch_0|              Branch|         2|         2|
|         3|             start_0|               Entry|         1|         1|
|         4|            forkC_17|                Fork|         1|         3|
|         5|          branchC_14|              Branch|         2|         2|
|         6|             fork_18|                Fork|         1|         2|
|         7|           Buffer_10|              Buffer|         1|         1|
|         8|           Buffer_16|              Buffer|         1|         1|
|         9|               phi_1|                 Mux|         3|         1|
|        10|               cst_1|            Constant|         1|         1|
|        11|               add_2|            Operator|         2|         1|
|        12|               cst_2|            Constant|         1|         1|
|        13|              icmp_3|            Operator|         2|         1|
|        14|              fork_0|                Fork|         1|         2|
|        15|              fork_1|                Fork|         1|         2|
|        16|            branch_1|              Branch|         2|         2|
|        17|            branch_2|              Branch|         2|         2|
|        18|             fork_10|                Fork|         1|         3|
|        19|              phiC_8|          CntrlMerge|         2|         2|
|        20|          branchC_15|              Branch|         2|         2|
|        21|            source_0|              Source|         0|         1|
|        22|            source_1|              Source|         0|         1|
|        23|            Buffer_1|              Buffer|         1|         1|
|        24|           Buffer_11|              Buffer|         1|         1|
|        25|           Buffer_17|              Buffer|         1|         1|
|        26|        brCst_block3|            Constant|         1|         1|
|        27|              phi_n1|               Merge|         1|         1|
|        28|              phi_n2|               Merge|         1|         1|
|        29|            branch_3|              Branch|         2|         2|
|        30|            branch_4|              Branch|         2|         2|
|        31|             fork_11|                Fork|         1|         3|
|        32|              phiC_9|               Merge|         1|         1|
|        33|            forkC_20|                Fork|         1|         2|
|        34|          branchC_16|              Branch|         2|         2|
|        35|               phi_6|                 Mux|         3|         1|
|        36|        brCst_block4|            Constant|         1|         1|
|        37|               cst_3|            Constant|         1|         1|
|        38|              phi_n3|               Merge|         2|         1|
|        39|            branch_5|              Branch|         2|         2|
|        40|            branch_6|              Branch|         2|         2|
|        41|            branch_7|              Branch|         2|         2|
|        42|             fork_12|                Fork|         1|         4|
|        43|             phiC_10|          CntrlMerge|         2|         2|
|        44|            forkC_21|                Fork|         1|         3|
|        45|          branchC_17|              Branch|         2|         2|
|        46|               phi_8|                 Mux|         3|         1|
|        47|              sext_9|            Operator|         1|         1|
|        48|             zext_10|            Operator|         1|         1|
|        49|    getelementptr_11|            Operator|         3|         1|
|        50|             load_12|            Operator|         2|         2|
|        51|             load_15|            Operator|         2|         2|
|        52|             zext_16|            Operator|         1|         1|
|        53|             zext_17|            Operator|         1|         1|
|        54|    getelementptr_18|            Operator|         3|         1|
|        55|             load_19|            Operator|         2|         2|
|        56|              mul_20|            Operator|         2|         1|
|        57|              sub_21|            Operator|         2|         1|
|        58|             sext_22|            Operator|         1|         1|
|        59|             zext_23|            Operator|         1|         1|
|        60|    getelementptr_24|            Operator|         3|         1|
|        61|             store_0|            Operator|         2|         2|
|        62|               cst_4|            Constant|         1|         1|
|        63|              add_25|            Operator|         2|         1|
|        64|               cst_5|            Constant|         1|         1|
|        65|             icmp_26|            Operator|         2|         1|
|        66|              cst_10|            Constant|         1|         1|
|        67|              cst_11|            Constant|         1|         1|
|        68|              cst_12|            Constant|         1|         1|
|        69|              phi_n6|               Merge|         2|         1|
|        70|              phi_n7|               Merge|         2|         1|
|        71|              fork_2|                Fork|         1|         4|
|        72|              fork_3|                Fork|         1|         2|
|        73|              fork_7|                Fork|         1|         3|
|        74|              fork_8|                Fork|         1|         3|
|        75|            branch_8|              Branch|         2|         2|
|        76|            branch_9|              Branch|         2|         2|
|        77|           branch_10|              Branch|         2|         2|
|        78|             fork_13|                Fork|         1|         4|
|        79|             phiC_11|          CntrlMerge|         2|         2|
|        80|            forkC_22|                Fork|         1|         2|
|        81|          branchC_18|              Branch|         2|         2|
|        82|            source_2|              Source|         0|         1|
|        83|            source_3|              Source|         0|         1|
|        84|            source_8|              Source|         0|         1|
|        85|            source_9|              Source|         0|         1|
|        86|           source_10|              Source|         0|         1|
|        87|            Buffer_2|               tFifo|         1|         1|
|        88|            Buffer_3|               tFifo|         1|         1|
|        89|            Buffer_4|              Buffer|         1|         1|
|        90|            Buffer_5|              Buffer|         1|         1|
|        91|            Buffer_6|              Buffer|         1|         1|
|        92|            Buffer_7|              Buffer|         1|         1|
|        93|            Buffer_8|              Buffer|         1|         1|
|        94|            Buffer_9|              Buffer|         1|         1|
|        95|           Buffer_12|                TEHB|         1|         1|
|        96|           Buffer_18|              Buffer|         1|         1|
|        97|               cst_6|            Constant|         1|         1|
|        98|              add_28|            Operator|         2|         1|
|        99|               cst_7|            Constant|         1|         1|
|       100|             icmp_29|            Operator|         2|         1|
|       101|              phi_n4|               Merge|         1|         1|
|       102|              phi_n5|               Merge|         1|         1|
|       103|              fork_5|                Fork|         1|         2|
|       104|           branch_11|              Branch|         2|         2|
|       105|           branch_12|              Branch|         2|         2|
|       106|             fork_14|                Fork|         1|         3|
|       107|             phiC_12|               Merge|         1|         1|
|       108|          branchC_19|              Branch|         2|         2|
|       109|            source_4|              Source|         0|         1|
|       110|            source_5|              Source|         0|         1|
|       111|           Buffer_13|              Buffer|         1|         1|
|       112|           Buffer_14|              Buffer|         1|         1|
|       113|           Buffer_15|              Buffer|         1|         1|
|       114|           Buffer_19|              Buffer|         1|         1|
|       115|               cst_8|            Constant|         1|         1|
|       116|              add_31|            Operator|         2|         1|
|       117|               cst_9|            Constant|         1|         1|
|       118|             icmp_32|            Operator|         2|         1|
|       119|              phi_n0|               Merge|         2|         1|
|       120|              fork_4|                Fork|         1|         2|
|       121|           branch_13|              Branch|         2|         2|
|       122|             phiC_13|               Merge|         2|         1|
|       123|          branchC_20|              Branch|         2|         2|
|       124|             fork_25|                Fork|         1|         2|
|       125|            source_6|              Source|         0|         1|
|       126|            source_7|              Source|         0|         1|
|       127|           Buffer_20|              Buffer|         1|         1|
|       128|           Buffer_21|              Buffer|         1|         1|
|       129|               ret_0|            Operator|         1|         1|
|       130|             phiC_14|               Merge|         1|         1|
|       131|               LSQ_A|                 LSQ|         5|         3|
|       132|                MC_c|                  MC|         4|         2|
|       133|               end_0|                Exit|         3|         1|
|       134|              sink_0|                Sink|         1|         0|
|       135|              sink_1|                Sink|         1|         0|
|       136|              sink_2|                Sink|         1|         0|
|       137|              sink_3|                Sink|         1|         0|
|       138|              sink_4|                Sink|         1|         0|
|       139|              sink_5|                Sink|         1|         0|
|       140|              sink_6|                Sink|         1|         0|
|       141|              sink_7|                Sink|         1|         0|
|       142|              sink_8|                Sink|         1|         0|
|       143|              sink_9|                Sink|         1|         0|
|       144|             sink_10|                Sink|         1|         0|
|       145|             sink_11|                Sink|         1|         0|
|       146|             sink_12|                Sink|         1|         0|
+--------------------------------------------------------------------------+
Generating ./reports/gaussian_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/gaussian_optimized_lsq0_configuration.json
[[35minfo[0m] [0.007] Elaborating design...
[[35minfo[0m] [3.705] Done elaborating.
Total FIRRTL Compile Time: 19457.8 ms

Done



Done 
Exit...
Goodbye!


examples/gaussian
gaussian
[INFO  CAnalyzer] Function does not return any value.
[INFO  CAnalyzer] Parsing parameter in_int_t c[20]
array length 20
[INFO  CAnalyzer] Parameter identified: c of type in_int_t[20].
[INFO  CAnalyzer] Parsing parameter inout_int_t A[20][20]
array length 400
[INFO  CAnalyzer] Parameter identified: A of type inout_int_t[400].
i0
[INFO  CAnalyzer] Actual type of "c" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_gaussian.c -I../C_SRC -o ../C_SRC/hls_verify_gaussian.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_gaussian.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity gaussian
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:27 on Apr 12,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/LSQ_A.v 
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
# End time: 17:40:27 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of LSQ_A.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:27 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 17:40:27 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:27 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 17:40:27 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:27 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 17:40:27 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(13): VHDL Compiler exiting
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gaussian
# -- Compiling architecture behavioral of gaussian
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(2938): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(2938): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(2965): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(2965): Unknown expanded name.
# -- Loading entity cntrlMerge
# -- Loading entity source
# -- Loading entity merge
# ** Error: (vcom-11) Could not find work.sext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3493): (vcom-1195) Cannot find expanded name "work.sext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3493): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3505): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3505): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.getelementptr_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3517): (vcom-1195) Cannot find expanded name "work.getelementptr_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3517): Unknown expanded name.
# -- Loading entity lsq_load_op
# -- Loading entity mc_load_op
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3571): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3571): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3583): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3583): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.getelementptr_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3595): (vcom-1195) Cannot find expanded name "work.getelementptr_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3595): Unknown expanded name.
# -- Loading entity mul_op
# ** Error: (vcom-11) Could not find work.sub_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3646): (vcom-1195) Cannot find expanded name "work.sub_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3646): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3661): (vcom-1195) Cannot find expanded name "work.sext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3661): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3673): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3673): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.getelementptr_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3685): (vcom-1195) Cannot find expanded name "work.getelementptr_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3685): Unknown expanded name.
# -- Loading entity lsq_store_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3733): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3733): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3760): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(3760): Unknown expanded name.
# -- Loading entity transpFIFO
# -- Loading entity TEHB
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4216): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4216): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_slt_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4243): (vcom-1195) Cannot find expanded name "work.icmp_slt_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4243): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4459): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4459): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4486): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4486): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4639): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4639): Unknown expanded name.
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd(4862): VHDL Compiler exiting
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 58, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gaussian_tb
# -- Compiling architecture behav of gaussian_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(71): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity gaussian
# -- Loading entity two_port_RAM
# End time: 17:40:28 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_gaussian_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:28 on Apr 12,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gaussian
# -- Compiling architecture behavioral of gaussian
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity add_op
# -- Loading entity icmp_ult_op
# -- Loading entity cntrlMerge
# -- Loading entity source
# -- Loading entity merge
# -- Loading entity sext_op
# -- Loading entity zext_op
# -- Loading entity getelementptr_op
# -- Loading entity lsq_load_op
# -- Loading entity mc_load_op
# -- Loading entity mul_op
# -- Loading entity sub_op
# -- Loading entity lsq_store_op
# -- Loading entity transpFIFO
# -- Loading entity TEHB
# -- Loading entity icmp_slt_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# End time: 17:40:29 on Apr 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of gaussian_optimized.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/LSQ_A.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_A
# -- Compiling module LOAD_QUEUE_LSQ_A
# -- Compiling module GROUP_ALLOCATOR_LSQ_A
# -- Compiling module LOAD_PORT_LSQ_A
# -- Compiling module STORE_DATA_PORT_LSQ_A
# -- Compiling module LSQ_A
# 
# Top level modules:
# 	LSQ_A
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gaussian_tb
# -- Compiling architecture behav of gaussian_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd(71): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity gaussian
# -- Loading entity two_port_RAM
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/gaussian_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gaussian
# -- Compiling architecture behavioral of gaussian
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity add_op
# -- Loading entity icmp_ult_op
# -- Loading entity cntrlMerge
# -- Loading entity source
# -- Loading entity merge
# -- Loading entity sext_op
# -- Loading entity zext_op
# -- Loading entity getelementptr_op
# -- Loading entity lsq_load_op
# -- Loading entity mc_load_op
# -- Loading entity mul_op
# -- Loading entity sub_op
# -- Loading entity lsq_store_op
# -- Loading entity transpFIFO
# -- Loading entity TEHB
# -- Loading entity icmp_slt_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim gaussian_tb 
# Start time: 17:40:30 on Apr 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.gaussian_tb(behav)
# Loading ieee.math_real(body)
# Loading work.gaussian(behavioral)
# Loading work.const(arch)
# Loading work.branch(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.branchsimple(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.add_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.source(arch)
# Loading work.merge(arch)
# Loading work.sext_op(arch)
# Loading work.zext_op(arch)
# Loading work.getelementptr_op(arch)
# Loading work.lsq_load_op(arch)
# Loading work.mc_load_op(arch)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.sub_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.icmp_slt_op(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_A
# Loading work.STORE_QUEUE_LSQ_A
# Loading work.LOAD_QUEUE_LSQ_A
# Loading work.GROUP_ALLOCATOR_LSQ_A
# Loading work.LOAD_PORT_LSQ_A
# Loading work.STORE_DATA_PORT_LSQ_A
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.sink(arch)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 35310 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/phiC_8/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_1/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/phiC_10/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/phiC_11/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_3/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_8/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_9/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_10/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_5/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_6/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/source_7/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/c_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gaussian_tb/duv/c_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/icmp_32
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/icmp_29
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/icmp_26
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_6
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/icmp_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/icmp_29
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_8
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/icmp_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gaussian_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/icmp_32
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/icmp_29
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_24
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gaussian_tb/duv/icmp_3
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gaussian_tb/duv/icmp_32
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gaussian_tb/duv/icmp_26
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gaussian_tb/duv/icmp_3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 8  Instance: /gaussian_tb/duv/getelementptr_11
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 8  Instance: /gaussian_tb/duv/getelementptr_18
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 8  Instance: /gaussian_tb/duv/getelementptr_24
# ** Note: simulation done!
#    Time: 69842 ns  Iteration: 1  Instance: /gaussian_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 69842 ns  Iteration: 1  Process: /gaussian_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd line 204
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/gaussian/sim/VHDL_SRC/hls_verify_gaussian_tb.vhd line 204
# End time: 17:42:45 on Apr 12,2023, Elapsed time: 0:02:15
# Errors: 0, Warnings: 82

--- Comparison Results ---

Comparison of [A] : Pass
output_A.dat
