#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 28 10:56:01 2019
# Process ID: 24788
# Current directory: D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.runs/synth_1
# Command line: vivado.exe -log DIPswitchTo7segDisplayConverter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DIPswitchTo7segDisplayConverter.tcl
# Log file: D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.runs/synth_1/DIPswitchTo7segDisplayConverter.vds
# Journal file: D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DIPswitchTo7segDisplayConverter.tcl -notrace
Command: synth_design -top DIPswitchTo7segDisplayConverter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 374.379 ; gain = 98.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DIPswitchTo7segDisplayConverter' [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/DIPswitchTo7segDisplayConverter.vhd:28]
INFO: [Synth 8-3491] module 'BcdTo7Seg1Digitale' declared at 'D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/BcdTo7Seg1Digitale.vhd:5' bound to instance 'Converter' of component 'BcdTo7Seg1Digitale' [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/DIPswitchTo7segDisplayConverter.vhd:45]
INFO: [Synth 8-638] synthesizing module 'BcdTo7Seg1Digitale' [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/BcdTo7Seg1Digitale.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BcdTo7Seg1Digitale' (1#1) [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/BcdTo7Seg1Digitale.vhd:12]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AN_reg' in module 'DIPswitchTo7segDisplayConverter' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/DIPswitchTo7segDisplayConverter.vhd:54]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AN_reg' in module 'DIPswitchTo7segDisplayConverter' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/DIPswitchTo7segDisplayConverter.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'DIPswitchTo7segDisplayConverter' (2#1) [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/DIPswitchTo7segDisplayConverter.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 428.492 ; gain = 152.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 428.492 ; gain = 152.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 428.492 ; gain = 152.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/constrs_1/new/DIPswitchesEn7segDisplays.xdc]
Finished Parsing XDC File [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/constrs_1/new/DIPswitchesEn7segDisplays.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/constrs_1/new/DIPswitchesEn7segDisplays.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DIPswitchTo7segDisplayConverter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DIPswitchTo7segDisplayConverter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 772.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'AN_reg' [D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.srcs/sources_1/new/DIPswitchTo7segDisplayConverter.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DIPswitchTo7segDisplayConverter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module BcdTo7Seg1Digitale 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (AN_reg[7]) is unused and will be removed from module DIPswitchTo7segDisplayConverter.
WARNING: [Synth 8-3332] Sequential element (AN_reg[6]) is unused and will be removed from module DIPswitchTo7segDisplayConverter.
WARNING: [Synth 8-3332] Sequential element (AN_reg[1]) is unused and will be removed from module DIPswitchTo7segDisplayConverter.
WARNING: [Synth 8-3332] Sequential element (AN_reg[0]) is unused and will be removed from module DIPswitchTo7segDisplayConverter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     4|
|2     |LUT3  |     2|
|3     |LUT4  |     9|
|4     |LUT5  |    36|
|5     |LUT6  |    54|
|6     |MUXF7 |    10|
|7     |MUXF8 |     5|
|8     |IBUF  |    17|
|9     |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   153|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 772.348 ; gain = 496.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 772.348 ; gain = 152.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 772.348 ; gain = 496.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 790.445 ; gain = 527.195
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Data/VHDLProjecten/1digBcdTo7SegConverter/1digBcdTo7SegConverter.runs/synth_1/DIPswitchTo7segDisplayConverter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DIPswitchTo7segDisplayConverter_utilization_synth.rpt -pb DIPswitchTo7segDisplayConverter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 790.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 10:56:34 2019...
