int F_1 ( void )\r\n{\r\nif ( V_1 -> V_2 == V_3 ) {\r\nV_4 = V_5 ;\r\n} else if ( V_1 -> V_2 == V_6 ) {\r\nV_4 = V_7 ;\r\n} else {\r\nreturn - V_8 ;\r\n}\r\nV_9 = V_10 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_2 ( void )\r\n{\r\nint V_11 ;\r\nvolatile struct V_12 V_13 ;\r\nV_14 [ V_15 ] |= V_16 ;\r\nV_14 [ V_17 ] = ( V_14 [ V_17 ] | V_16 ) & ~ V_18 ;\r\nF_3 ( (struct V_12 * ) & V_13 , NULL , 2 , V_19 , V_20 ) ;\r\nV_11 = 100000 ;\r\nwhile ( ! V_13 . V_21 ) {\r\nif ( -- V_11 < 0 ) {\r\nF_4 ( V_22 L_1 ) ;\r\nreturn - V_23 ;\r\n}\r\nF_5 ( 10 ) ;\r\nF_6 () ;\r\n}\r\nV_11 = 100000 ;\r\nV_24 [ 0 ] = 1 ;\r\nwhile ( V_24 [ 0 ] || V_9 != V_10 ) {\r\nif ( -- V_11 < 0 ) {\r\nF_4 ( V_22 L_2 ) ;\r\nreturn - V_23 ;\r\n}\r\nif ( V_9 == V_10 ) {\r\nV_25 = 1 ;\r\nF_7 ( 0 , NULL ) ;\r\n}\r\nF_6 () ;\r\nF_5 ( 10 ) ;\r\n}\r\nF_3 ( (struct V_12 * ) & V_13 , NULL , 2 , V_19 ,\r\nV_26 | V_27 | V_20 ) ;\r\nV_11 = 100000 ;\r\nwhile ( ! V_13 . V_21 ) {\r\nif ( -- V_11 < 0 ) {\r\nF_4 ( V_22 L_1 ) ;\r\nreturn - V_23 ;\r\n}\r\nF_5 ( 10 ) ;\r\nF_6 () ;\r\n}\r\nV_28 . V_21 = 1 ;\r\nV_29 . V_21 = 1 ;\r\nV_30 . V_21 = 1 ;\r\nif ( F_8 ( V_31 , F_7 , 0 , L_3 ,\r\nF_7 ) ) {\r\nF_4 ( V_22 L_4 ,\r\nV_31 ) ;\r\nreturn - V_23 ;\r\n}\r\nif ( F_8 ( V_32 , F_7 , 0 , L_5 ,\r\nF_7 ) ) {\r\nF_4 ( V_22 L_4 ,\r\nV_32 ) ;\r\nF_9 ( V_31 , F_7 ) ;\r\nreturn - V_23 ;\r\n}\r\nV_33 = 1 ;\r\nF_10 ( 1 ) ;\r\nF_4 ( L_6 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_11 ( void )\r\n{\r\nreturn V_4 ;\r\n}\r\nstatic int\r\nF_12 ( struct V_12 * V_13 , int V_34 )\r\n{\r\nint V_35 , V_36 ;\r\nif ( ! V_33 )\r\n{\r\nV_13 -> V_21 = 1 ;\r\nreturn - V_37 ;\r\n}\r\nV_36 = - V_38 ;\r\nswitch ( V_13 -> V_39 [ 0 ] ) {\r\ncase V_40 :\r\nfor ( V_35 = 0 ; V_35 < V_13 -> V_41 - 1 ; ++ V_35 )\r\nV_13 -> V_39 [ V_35 ] = V_13 -> V_39 [ V_35 + 1 ] ;\r\n-- V_13 -> V_41 ;\r\nif ( V_42 [ V_13 -> V_39 [ 0 ] ] [ 1 ] != 0 ) {\r\nV_13 -> V_43 [ 0 ] = V_44 ;\r\nV_13 -> V_45 = 1 ;\r\n} else\r\nV_13 -> V_45 = 0 ;\r\nV_36 = F_13 ( V_13 ) ;\r\nbreak;\r\ncase V_46 :\r\nswitch ( V_13 -> V_39 [ 1 ] ) {\r\ncase V_47 :\r\nif ( V_13 -> V_41 != 2 )\r\nbreak;\r\nV_13 -> V_39 [ 0 ] = V_48 ;\r\nV_13 -> V_41 = 1 ;\r\nV_13 -> V_45 = 3 ;\r\nV_13 -> V_43 [ 0 ] = V_46 ;\r\nV_13 -> V_43 [ 1 ] = 0 ;\r\nV_13 -> V_43 [ 2 ] = V_47 ;\r\nV_36 = F_13 ( V_13 ) ;\r\nbreak;\r\ncase V_49 :\r\nif ( V_13 -> V_41 != 6 )\r\nbreak;\r\nV_13 -> V_39 [ 0 ] = V_50 ;\r\nV_13 -> V_41 = 5 ;\r\nfor ( V_35 = 1 ; V_35 <= 4 ; ++ V_35 )\r\nV_13 -> V_39 [ V_35 ] = V_13 -> V_39 [ V_35 + 1 ] ;\r\nV_13 -> V_45 = 3 ;\r\nV_13 -> V_43 [ 0 ] = V_46 ;\r\nV_13 -> V_43 [ 1 ] = 0 ;\r\nV_13 -> V_43 [ 2 ] = V_49 ;\r\nV_36 = F_13 ( V_13 ) ;\r\nbreak;\r\ncase V_51 :\r\nif ( V_13 -> V_41 != 4 )\r\nbreak;\r\nV_13 -> V_39 [ 0 ] = V_52 ;\r\nV_13 -> V_39 [ 1 ] = V_13 -> V_39 [ 2 ] ;\r\nV_13 -> V_39 [ 2 ] = V_13 -> V_39 [ 3 ] ;\r\nV_13 -> V_41 = 3 ;\r\nV_13 -> V_45 = 3 ;\r\nV_13 -> V_43 [ 0 ] = V_46 ;\r\nV_13 -> V_43 [ 1 ] = 0 ;\r\nV_13 -> V_43 [ 2 ] = V_51 ;\r\nV_36 = F_13 ( V_13 ) ;\r\nbreak;\r\ncase V_53 :\r\nif ( V_13 -> V_41 != 5 )\r\nbreak;\r\nV_13 -> V_39 [ 0 ] = V_54 ;\r\nV_13 -> V_39 [ 1 ] = V_13 -> V_39 [ 2 ] ;\r\nV_13 -> V_39 [ 2 ] = V_13 -> V_39 [ 3 ] ;\r\nV_13 -> V_39 [ 3 ] = V_13 -> V_39 [ 4 ] ;\r\nV_13 -> V_41 = 4 ;\r\nV_13 -> V_45 = 3 ;\r\nV_13 -> V_43 [ 0 ] = V_46 ;\r\nV_13 -> V_43 [ 1 ] = 0 ;\r\nV_13 -> V_43 [ 2 ] = V_53 ;\r\nV_36 = F_13 ( V_13 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_55 :\r\nfor ( V_35 = V_13 -> V_41 - 1 ; V_35 > 1 ; -- V_35 )\r\nV_13 -> V_39 [ V_35 + 2 ] = V_13 -> V_39 [ V_35 ] ;\r\nV_13 -> V_39 [ 3 ] = V_13 -> V_41 - 2 ;\r\nV_13 -> V_39 [ 2 ] = V_56 ;\r\nV_13 -> V_39 [ 0 ] = V_57 ;\r\nV_13 -> V_41 += 2 ;\r\nV_13 -> V_58 = 1 ;\r\nV_13 -> V_45 = 0 ;\r\nV_36 = F_13 ( V_13 ) ;\r\nbreak;\r\n}\r\nif ( V_36 )\r\n{\r\nV_13 -> V_21 = 1 ;\r\nreturn V_36 ;\r\n}\r\nif ( V_34 ) {\r\nwhile ( ! V_13 -> V_21 )\r\nF_6 () ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_14 ( int V_59 )\r\n{\r\nstruct V_12 V_13 ;\r\nif ( ! V_33 ) return - V_37 ;\r\nif ( V_59 ) {\r\nV_60 = V_59 ;\r\nF_3 ( & V_13 , NULL , 5 , V_57 , 0 , 0x86 ,\r\nV_60 >> 8 , V_60 ) ;\r\nV_56 = 2 ;\r\n} else {\r\nF_3 ( & V_13 , NULL , 1 , V_61 ) ;\r\nV_56 = 0 ;\r\n}\r\nwhile ( ! V_13 . V_21 )\r\nF_6 () ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_15 ( void )\r\n{\r\nstruct V_12 V_13 ;\r\nlong V_11 ;\r\nint V_62 = V_60 ;\r\nif ( ! V_33 ) return - V_37 ;\r\nF_14 ( 0 ) ;\r\nV_13 . V_41 = 5 ;\r\nV_13 . V_63 = NULL ;\r\nV_13 . V_39 [ 0 ] = V_57 ;\r\nV_13 . V_39 [ 1 ] = 0 ;\r\nV_13 . V_39 [ 2 ] = 3 ;\r\nV_13 . V_39 [ 3 ] = 0 ;\r\nV_13 . V_39 [ 4 ] = 0 ;\r\nV_13 . V_45 = 0 ;\r\nV_13 . V_58 = 1 ;\r\nif ( F_13 ( & V_13 ) != 0 )\r\n{\r\nF_4 ( V_22 L_7 ) ;\r\nreturn - V_64 ;\r\n}\r\nwhile ( ! V_13 . V_21 )\r\nF_6 () ;\r\nV_11 = 100000 ;\r\nwhile ( ! V_13 . V_21 ) {\r\nif ( -- V_11 < 0 ) {\r\nF_4 ( V_22 L_8 ) ;\r\nreturn - V_64 ;\r\n}\r\nF_5 ( 10 ) ;\r\nF_6 () ;\r\n}\r\nif ( V_62 != 0 )\r\nF_14 ( V_62 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_3 ( struct V_12 * V_13 , void (* V_63)( struct V_12 * ) ,\r\nint V_41 , ... )\r\n{\r\nT_1 V_65 ;\r\nint V_35 ;\r\nif ( V_41 < 0 || V_41 > 32 ) {\r\nF_4 ( V_22 L_9 , V_41 ) ;\r\nV_13 -> V_21 = 1 ;\r\nreturn - V_38 ;\r\n}\r\nV_13 -> V_41 = V_41 ;\r\nV_13 -> V_63 = V_63 ;\r\nva_start ( V_65 , V_41 ) ;\r\nfor ( V_35 = 0 ; V_35 < V_41 ; ++ V_35 )\r\nV_13 -> V_39 [ V_35 ] = va_arg ( V_65 , int ) ;\r\nva_end ( V_65 ) ;\r\nif ( V_42 [ V_13 -> V_39 [ 0 ] ] [ 1 ] != 0 ) {\r\nV_13 -> V_43 [ 0 ] = V_44 ;\r\nV_13 -> V_45 = 1 ;\r\n} else\r\nV_13 -> V_45 = 0 ;\r\nV_13 -> V_58 = 0 ;\r\nreturn F_13 ( V_13 ) ;\r\n}\r\nint\r\nF_13 ( struct V_12 * V_13 )\r\n{\r\nunsigned long V_66 ;\r\nint V_67 ;\r\nif ( V_13 -> V_41 <= 0 ) {\r\nV_13 -> V_21 = 1 ;\r\nreturn 0 ;\r\n}\r\nV_67 = V_42 [ V_13 -> V_39 [ 0 ] ] [ 0 ] ;\r\nif ( V_67 >= 0 && V_13 -> V_41 != V_67 + 1 ) {\r\nV_13 -> V_21 = 1 ;\r\nreturn - V_38 ;\r\n}\r\nV_13 -> V_68 = NULL ;\r\nV_13 -> V_69 = 0 ;\r\nV_13 -> V_21 = 0 ;\r\nF_16 ( V_66 ) ;\r\nif ( V_70 != 0 ) {\r\nV_71 -> V_68 = V_13 ;\r\nV_71 = V_13 ;\r\n} else {\r\nV_70 = V_13 ;\r\nV_71 = V_13 ;\r\nif ( V_9 == V_10 )\r\nF_17 () ;\r\n}\r\nF_18 ( V_66 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_19 ( int V_72 )\r\n{\r\nV_73 [ V_74 ] |= V_75 ;\r\nV_73 [ V_76 ] = V_72 ;\r\nV_14 [ V_15 ] &= ~ V_16 ;\r\n}\r\nstatic void\r\nF_20 ( void )\r\n{\r\nchar V_77 ;\r\nV_73 [ V_74 ] = ( V_73 [ V_74 ] | V_78 ) & ~ V_79 ;\r\nV_77 = V_73 [ V_76 ] ;\r\nV_14 [ V_15 ] &= ~ V_16 ;\r\n}\r\nstatic void\r\nF_17 ( void )\r\n{\r\nunsigned long V_66 ;\r\nstruct V_12 * V_13 ;\r\nF_16 ( V_66 ) ;\r\nV_13 = V_70 ;\r\nif ( V_13 == 0 || V_9 != V_10\r\n|| ( V_13 -> V_58 && V_80 ) )\r\ngoto V_81;\r\nV_9 = V_82 ;\r\nV_83 = 1 ;\r\nV_84 = V_42 [ V_13 -> V_39 [ 0 ] ] [ 0 ] ;\r\nF_19 ( V_13 -> V_39 [ 0 ] ) ;\r\nV_81:\r\nF_18 ( V_66 ) ;\r\n}\r\nvoid\r\nF_6 ( void )\r\n{\r\nunsigned long V_66 ;\r\nF_16 ( V_66 ) ;\r\nif ( V_73 [ V_85 ] & V_86 ) {\r\nV_73 [ V_85 ] = V_86 ;\r\nF_7 ( V_31 , NULL ) ;\r\n}\r\nif ( V_73 [ V_85 ] & V_87 ) {\r\nV_73 [ V_85 ] = V_87 ;\r\nF_7 ( V_32 , NULL ) ;\r\n}\r\nF_18 ( V_66 ) ;\r\n}\r\nstatic T_2\r\nF_7 ( int V_88 , void * V_89 )\r\n{\r\nstruct V_12 * V_13 ;\r\nint V_11 , V_90 = 0 ;\r\n#if 0\r\nprintk("pmu_interrupt: irq %d state %d acr %02X, b %02X data_index %d/%d adb_int_pending %d\n",\r\nirq, pmu_state, (uint) via1[ACR], (uint) via2[B], data_index, data_len, adb_int_pending);\r\n#endif\r\nif ( V_88 == V_32 ) {\r\nV_25 = 1 ;\r\n} else if ( V_88 == V_31 ) {\r\nif ( V_14 [ V_15 ] & V_18 ) {\r\nF_4 ( V_91 L_10 , V_14 [ V_15 ] ) ;\r\n}\r\nif ( ( V_73 [ V_74 ] & V_79 ) == 0 ) V_90 = V_73 [ V_76 ] ;\r\nV_14 [ V_15 ] |= V_16 ;\r\nV_11 = 3200 ;\r\nwhile ( ! ( V_14 [ V_15 ] & V_18 ) ) {\r\nif ( -- V_11 < 0 ) {\r\nF_4 ( V_22 L_11 ) ;\r\ngoto V_92;\r\n}\r\nF_5 ( 10 ) ;\r\n}\r\nswitch ( V_9 ) {\r\ncase V_82 :\r\nV_13 = V_70 ;\r\nif ( V_84 < 0 ) {\r\nV_84 = V_13 -> V_41 - 1 ;\r\nF_19 ( V_84 ) ;\r\nbreak;\r\n}\r\nif ( V_83 <= V_84 ) {\r\nF_19 ( V_13 -> V_39 [ V_83 ++ ] ) ;\r\nbreak;\r\n}\r\nV_13 -> V_69 = 1 ;\r\nV_84 = V_42 [ V_13 -> V_39 [ 0 ] ] [ 1 ] ;\r\nif ( V_84 == 0 ) {\r\nV_9 = V_10 ;\r\nV_70 = V_13 -> V_68 ;\r\nif ( V_13 -> V_58 )\r\nV_80 = V_13 ;\r\nelse\r\nF_21 ( V_13 ) ;\r\n} else {\r\nV_9 = V_93 ;\r\nV_83 = 0 ;\r\nV_94 = V_13 -> V_43 + V_13 -> V_45 ;\r\nF_20 () ;\r\n}\r\nbreak;\r\ncase V_95 :\r\nV_83 = 0 ;\r\nV_84 = - 1 ;\r\nV_9 = V_96 ;\r\nV_94 = V_24 ;\r\nF_20 () ;\r\nbreak;\r\ncase V_93 :\r\ncase V_96 :\r\nif ( V_84 == - 1 ) {\r\nV_84 = V_90 ;\r\nif ( V_90 > 32 )\r\nF_4 ( V_22 L_12 ,\r\nV_90 ) ;\r\n} else {\r\nV_94 [ V_83 ++ ] = V_90 ;\r\n}\r\nif ( V_83 < V_84 ) {\r\nF_20 () ;\r\nbreak;\r\n}\r\nif ( V_9 == V_96 ) {\r\nF_22 ( V_24 , V_83 ) ;\r\n} else {\r\nV_13 = V_70 ;\r\nV_70 = V_13 -> V_68 ;\r\nV_13 -> V_45 += V_83 ;\r\nF_21 ( V_13 ) ;\r\n}\r\nV_9 = V_10 ;\r\nbreak;\r\ndefault:\r\nF_4 ( V_22 L_13 ,\r\nV_9 ) ;\r\n}\r\n}\r\nV_92:\r\nif ( V_9 == V_10 ) {\r\nif ( V_25 ) {\r\nV_9 = V_95 ;\r\nF_19 ( V_97 ) ;\r\nV_25 = 0 ;\r\n} else if ( V_70 ) {\r\nF_17 () ;\r\n}\r\n}\r\n#if 0\r\nprintk("pmu_interrupt: exit state %d acr %02X, b %02X data_index %d/%d adb_int_pending %d\n",\r\npmu_state, (uint) via1[ACR], (uint) via2[B], data_index, data_len, adb_int_pending);\r\n#endif\r\nreturn V_98 ;\r\n}\r\nstatic void\r\nF_21 ( struct V_12 * V_13 )\r\n{\r\nV_13 -> V_21 = 1 ;\r\nif ( V_13 -> V_63 )\r\n(* V_13 -> V_63 )( V_13 ) ;\r\n}\r\nstatic void\r\nF_22 ( unsigned char * V_39 , int V_99 )\r\n{\r\nstatic int V_100 = 1 ;\r\nV_101 = 0 ;\r\nif ( V_99 < 1 ) {\r\nV_25 = 0 ;\r\nreturn;\r\n}\r\nif ( V_39 [ 0 ] & V_20 ) {\r\nif ( ( V_39 [ 0 ] & V_26 ) == 0 ) {\r\nstruct V_12 * V_13 = V_80 ;\r\nif ( V_13 == 0 ) {\r\nF_4 ( V_22 L_14 ) ;\r\nreturn;\r\n}\r\nV_80 = NULL ;\r\nif ( V_99 <= 2 )\r\nV_13 -> V_45 = 0 ;\r\nelse {\r\nmemcpy ( V_13 -> V_43 , V_39 + 1 , V_99 - 1 ) ;\r\nV_13 -> V_45 = V_99 - 1 ;\r\n}\r\nF_21 ( V_13 ) ;\r\n} else {\r\nF_23 ( V_39 + 1 , V_99 - 1 , 1 ) ;\r\n}\r\n} else {\r\nif ( V_39 [ 0 ] == 0x08 && V_99 == 3 ) {\r\nF_24 ( V_39 [ 1 ] >> 3 ) ;\r\nF_25 ( V_39 [ 2 ] ) ;\r\n} else if ( V_100\r\n&& ! ( V_39 [ 0 ] == V_102 && V_99 == 1 ) ) {\r\nint V_35 ;\r\nF_4 ( V_91 L_15 ) ;\r\nfor ( V_35 = 0 ; V_35 < V_99 ; ++ V_35 )\r\nF_4 ( L_16 , V_39 [ V_35 ] ) ;\r\nF_4 ( L_17 ) ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_10 ( int V_103 )\r\n{\r\nstruct V_12 V_13 ;\r\nif ( V_103 ) {\r\nif ( V_104 < 0 ) {\r\nswitch( V_4 ) {\r\ncase V_5 :\r\ncase V_7 :\r\nF_3 ( & V_13 , NULL , 3 , V_52 , 0x14 , 0xe ) ;\r\nwhile ( ! V_13 . V_21 )\r\nF_6 () ;\r\nF_4 ( V_91 L_18 , ( int ) V_13 . V_43 [ 1 ] ) ;\r\nV_104 = V_13 . V_43 [ 1 ] ;\r\nbreak;\r\ndefault:\r\nV_105 = 0 ;\r\nreturn;\r\n}\r\n}\r\nF_3 ( & V_13 , NULL , 2 , V_106 ,\r\nF_26 ( V_104 ) ) ;\r\nwhile ( ! V_13 . V_21 )\r\nF_6 () ;\r\n}\r\nF_3 ( & V_13 , NULL , 2 , V_107 ,\r\nV_108 | ( V_103 ? V_109 : V_110 ) ) ;\r\nwhile ( ! V_13 . V_21 )\r\nF_6 () ;\r\nV_105 = V_103 ;\r\n}\r\nstatic void\r\nF_24 ( int V_111 )\r\n{\r\nint V_112 ;\r\nV_104 = V_111 ;\r\nV_112 = F_26 ( V_111 ) ;\r\nif ( ! V_105 )\r\nreturn;\r\nif ( V_28 . V_21 )\r\nF_3 ( & V_28 , NULL , 2 , V_106 ,\r\nV_112 ) ;\r\nif ( V_29 . V_21 )\r\nF_3 ( & V_29 , NULL , 2 , V_107 ,\r\nV_108 | ( V_112 < 0x7f ? V_109 : V_110 ) ) ;\r\n}\r\nvoid\r\nF_27 ( int V_103 )\r\n{\r\nstruct V_12 V_13 ;\r\nF_3 ( & V_13 , NULL , 2 , V_107 , V_113 |\r\n( V_103 ? V_109 : V_110 ) ) ;\r\nwhile ( ! V_13 . V_21 )\r\nF_6 () ;\r\n}\r\nstatic void\r\nF_25 ( int V_111 )\r\n{\r\n}\r\nint\r\nF_28 ( void )\r\n{\r\nreturn ( V_4 != V_114 ) ;\r\n}
