Yuguang Wu , Richard Muntz, Stack Evaluation of Arbitrary Set-Associative Multiprocessor Caches, IEEE Transactions on Parallel and Distributed Systems, v.6 n.9, p.930-942, September 1995
Thomas M. Conte , Mary Ann Hirsch , Wen-mei W. Hwu, Combining Trace Sampling with Single Pass Methods for Efficient Cache Simulation, IEEE Transactions on Computers, v.47 n.6, p.714-720, June 1998
George Almási , Cǎlin Caşcaval , David A. Padua, Calculating stack distances efficiently, ACM SIGPLAN Notices, v.38 n.2 supplement, p.37-43, February 2003
Zhao Wu , Wayne Wolf, Iterative cache simulation of embedded CPUs with trace stripping, Proceedings of the seventh international workshop on Hardware/software codesign, p.95-99, March 1999, Rome, Italy
Yarsun Hsu , C. Eric Wu , Yew-Huey Liu, Efficient Stack Simulation for Set-Associative Virtual Address Caches With Real Tags, IEEE Transactions on Computers, v.44 n.5, p.719-723, May 1995
Philip Heidelberger , Harold S. Stone, Parallel trace-driven cache simulation by time partitioning, Proceedings of the 22nd conference on Winter simulation, p.734-737, December 09-12, 1990, New Orleans, Louisiana, United States
Wen-Hann Wang , Jean-Loup Baer, Efficient trace-driven simulation methods for cache performance analysis, ACM Transactions on Computer Systems (TOCS), v.9 n.3, p.222-241, Aug. 1991
Wen-Hann Wang , Jean-Loup Baer, Efficient trace-driven simulation method for cache performance analysis, ACM SIGMETRICS Performance Evaluation Review, v.18 n.1, p.27-36, May 1990
Wei Zang , Ann Gordon-Ross, T-SPaCS: a two-level single-pass cache simulation methodology, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.419-424, January 25-28, 2011, Yokohama, Japan
Jacqueline Chame , Michel Dubois, Cache inclusion and processor sampling in multiprocessor simulations, ACM SIGMETRICS Performance Evaluation Review, v.21 n.1, p.36-47, June 1993
Calin Cascaval , Luiz De Rose , David A. Padua , Daniel A. Reed, Compile-Time Based Performance Prediction, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.365-379, August 04-06, 1999
Jari Ahola, RECET - A Real-Time Cache Evaluation Tool, Proceedings of the 3rd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, p.376-381, January 10-18, 1995
A. W. Moore , A. J. McGregor , J. W. Breen, A comparison of system monitoring methods, passive network monitoring and kernel instrumentation, ACM SIGOPS Operating Systems Review, v.30 n.1, p.16-38, Jan. 1996
Bert Geelen , Vissarion Ferentinos , Francky Catthoor , Spyridon Toulatos , Gauthier Lafruit , Thanos Stouraitis , Rudy Lauwereins , Diederik Verkest, Exploiting Varying Resource Requirements in Wavelet-based Applications in Dynamic Execution Environments, Journal of Signal Processing Systems, v.56 n.2-3, p.125-139, September 2009
T. Kelly , D. Reeves, Optimal Web cache sizing: scalable methods for exact solutions, Computer Communications, v.24 n.2, p.163-173, February, 2001
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest, Trap-driven simulation with Tapeworm II, ACM SIGPLAN Notices, v.29 n.11, p.132-144, Nov. 1994
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest, Trap-driven memory simulation with Tapeworm II, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.7-41, Jan. 1997
Gianfranco Bilardi , Francesco Versaci, Optimal eviction policies for stochastic address traces, Theoretical Computer Science, 514, p.36-60, November, 2013
Carl A. Waldspurger , Nohhyun Park , Alexander Garthwaite , Irfan Ahmad, Efficient MRC construction with SHARDS, Proceedings of the 13th USENIX Conference on File and Storage Technologies, p.95-110, February 16-19, 2015, Santa Clara, CA
Richard Uhlig , Trevor N. Mudge, Trace-Driven Memory Simulation: A Survey, Performance Evaluation: Origins and Directions, p.97-139, January 01, 2000
Yutao Zhong , Xipeng Shen , Chen Ding, Program locality analysis using reuse distance, ACM Transactions on Programming Languages and Systems (TOPLAS), v.31 n.6, p.1-39, August 2009
Richard A. Uhlig , Trevor N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys (CSUR), v.29 n.2, p.128-170, June 1997
Wei Zang , Ann Gordon-Ross, A survey on cache tuning from a power/energy perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-49, June 2013
