/* bench 4091.5.0 4a5941e535ee */
/* bench 4091.5.1 469f80c60fb0 */
/* bench 4091.5.2 a888b97517a7 */
/* bench 4091.5.3 5cd03f69d7aa */
/* bench 4091.5.4 375e0b9fe794 */
/* bench 4091.5.5 3a77c516b4ea */
/* bench 4091.5.6 4603c3ce071d */
/* bench 4091.5.7 68f35702f898 */
/* bench 4091.5.8 b122af923519 */
/* bench 4091.5.9 fc41da7f1e1e */
 * NCI based driver for Samsung S3FWRN5 NFC chip
 *
/* bench 12496.4.0 f890cbeaae17 */
/* bench 12496.4.1 4af603c7c3d0 */
/* bench 12496.4.2 58e5b8dd16b0 */
/* bench 12496.4.3 0e549d80c4aa */
/* bench 12496.4.4 531cc3f38c83 */
/* bench 12496.4.5 6b85a4d654fc */
/* bench 12496.4.6 4a0dcaa594bb */
/* bench 12496.4.7 df6b9b52e54d */
/* bench 12496.4.8 615697b1d479 */
/* bench 12496.4.9 1fe6faffaaac */
/* bench 12496.4.10 b42300d827ea */
/* bench 12496.4.11 a98c201c2329 */
/* bench 12496.4.12 e0f4d75d83a8 */
/* bench 12496.4.13 610ae14d7f28 */
/* bench 12496.4.14 fc5d31a90457 */
/* bench 12496.4.15 9006113dbbb0 */
/* bench 12496.4.16 e7c9104192ae */
/* bench 12496.4.17 e638d9d00142 */
 */

#include <linux/completion.h>
#include <linux/firmware.h>

#include "s3fwrn5.h"
#include "nci.h"

static int s3fwrn5_nci_prop_rsp(struct nci_dev *ndev, struct sk_buff *skb)
{
	__u8 status = skb->data[0];

	nci_req_complete(ndev, status);
	return 0;
}

static struct nci_driver_ops s3fwrn5_nci_prop_ops[] = {
	{
		.opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
				NCI_PROP_SET_RFREG),
		.rsp = s3fwrn5_nci_prop_rsp,
	},
	{
		.opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
				NCI_PROP_START_RFREG),
		.rsp = s3fwrn5_nci_prop_rsp,
	},
	{
		.opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
				NCI_PROP_STOP_RFREG),
		.rsp = s3fwrn5_nci_prop_rsp,
	},
	{
/* bench 5109.3.0 f029b5f8493b */
/* bench 5109.3.1 2f9095ebfa43 */
/* bench 5109.3.2 75c72dae7dec */
/* bench 5109.3.3 f33a82215f0a */
/* bench 5109.3.4 549c35035591 */
				NCI_PROP_FW_CFG),
		.rsp = s3fwrn5_nci_prop_rsp,
	},
};

void s3fwrn5_nci_get_prop_ops(struct nci_driver_ops **ops, size_t *n)
{
	*ops = s3fwrn5_nci_prop_ops;
	*n = ARRAY_SIZE(s3fwrn5_nci_prop_ops);
}

#define S3FWRN5_RFREG_SECTION_SIZE 252

int s3fwrn5_nci_rf_configure(struct s3fwrn5_info *info, const char *fw_name)
{
	const struct firmware *fw;
	struct nci_prop_fw_cfg_cmd fw_cfg;
	struct nci_prop_set_rfreg_cmd set_rfreg;
	struct nci_prop_stop_rfreg_cmd stop_rfreg;
	u32 checksum;
	int i, len;
	int ret;

	ret = request_firmware(&fw, fw_name, &info->ndev->nfc_dev->dev);
	if (ret < 0)
		return ret;

	/* Compute rfreg checksum */

	checksum = 0;
	for (i = 0; i < fw->size; i += 4)
		checksum += *((u32 *)(fw->data+i));

	/* Set default clock configuration for external crystal */

	fw_cfg.clk_type = 0x01;
	fw_cfg.clk_speed = 0xff;
	fw_cfg.clk_req = 0xff;
	ret = nci_prop_cmd(info->ndev, NCI_PROP_FW_CFG,
		sizeof(fw_cfg), (__u8 *)&fw_cfg);
	if (ret < 0)
		goto out;

	/* Start rfreg configuration */

	dev_info(&info->ndev->nfc_dev->dev,
		"rfreg configuration update: %s\n", fw_name);

	ret = nci_prop_cmd(info->ndev, NCI_PROP_START_RFREG, 0, NULL);
	if (ret < 0) {
		dev_err(&info->ndev->nfc_dev->dev,
			"Unable to start rfreg update\n");
		goto out;
	}

	/* Update rfreg */

	set_rfreg.index = 0;
	for (i = 0; i < fw->size; i += S3FWRN5_RFREG_SECTION_SIZE) {
		len = (fw->size - i < S3FWRN5_RFREG_SECTION_SIZE) ?
			(fw->size - i) : S3FWRN5_RFREG_SECTION_SIZE;
		memcpy(set_rfreg.data, fw->data+i, len);
		ret = nci_prop_cmd(info->ndev, NCI_PROP_SET_RFREG,
			len+1, (__u8 *)&set_rfreg);
		if (ret < 0) {
			dev_err(&info->ndev->nfc_dev->dev,
				"rfreg update error (code=%d)\n", ret);
			goto out;
		}
		set_rfreg.index++;
	}

	/* Finish rfreg configuration */

	stop_rfreg.checksum = checksum & 0xffff;
	ret = nci_prop_cmd(info->ndev, NCI_PROP_STOP_RFREG,
		sizeof(stop_rfreg), (__u8 *)&stop_rfreg);
	if (ret < 0) {
		dev_err(&info->ndev->nfc_dev->dev,
			"Unable to stop rfreg update\n");
		goto out;
	}

	dev_info(&info->ndev->nfc_dev->dev,
		"rfreg configuration update: success\n");
out:
	release_firmware(fw);
	return ret;
}
