//D flip-flop module

module dff(output reg q,input d, clk, reset);
    always @(posedge clk,posedge reset)
        if(reset) q<=1'b0;
        else q<=d;
endmodule




//JK flip-flop module

module jkff(output reg q,input j, k, clk);
    always @(posedge clk) begin
        case ({j, k})
            2'b00: q <= q;
            2'b01: q <= 0;
            2'b10: q <= 1;
            2'b11: q <= !q;
        endcase
    end
endmodule
