// Seed: 2856345931
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_7 = 0;
  logic id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd33,
    parameter id_7 = 32'd57
) (
    input wand id_0,
    output wand id_1,
    output supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand _id_5,
    input wand id_6,
    output wire _id_7,
    input wire id_8
);
  tri id_10, id_11[id_5 : id_7], id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11
  );
  wire id_13;
  assign id_10 = -1;
endmodule
