# 1 "arch/arm/boot/dts/r8a7779-marzen.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/r8a7779-marzen.dts"
# 9 "arch/arm/boot/dts/r8a7779-marzen.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/r8a7779.dtsi" 1
# 9 "arch/arm/boot/dts/r8a7779.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a7779-clock.h" 1
# 10 "arch/arm/boot/dts/r8a7779.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm/boot/dts/r8a7779.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a7779-sysc.h" 1
# 13 "arch/arm/boot/dts/r8a7779.dtsi" 2

/ {
 compatible = "renesas,r8a7779";
 interrupt-parent = <&gic>;
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <0>;
   clock-frequency = <1000000000>;
   clocks = <&cpg_clocks 1>;
  };
  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <1>;
   clock-frequency = <1000000000>;
   clocks = <&cpg_clocks 1>;
   power-domains = <&sysc 1>;
  };
  cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <2>;
   clock-frequency = <1000000000>;
   clocks = <&cpg_clocks 1>;
   power-domains = <&sysc 2>;
  };
  cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <3>;
   clock-frequency = <1000000000>;
   clocks = <&cpg_clocks 1>;
   power-domains = <&sysc 3>;
  };
 };

 aliases {
  spi0 = &hspi0;
  spi1 = &hspi1;
  spi2 = &hspi2;
 };

 gic: interrupt-controller@f0001000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0xf0001000 0x1000>,
        <0xf0000100 0x100>;
 };

 timer@f0000200 {
  compatible = "arm,cortex-a9-global-timer";
  reg = <0xf0000200 0x100>;
  interrupts = <1 11
   ((((1 << (4)) - 1) << 8) | 1)>;
  clocks = <&cpg_clocks 2>;
 };

 timer@f0000600 {
  compatible = "arm,cortex-a9-twd-timer";
  reg = <0xf0000600 0x20>;
  interrupts = <1 13
   ((((1 << (4)) - 1) << 8) | 1)>;
  clocks = <&cpg_clocks 2>;
 };

 gpio0: gpio@ffc40000 {
  compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
  reg = <0xffc40000 0x2c>;
  interrupts = <0 141 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 0 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 gpio1: gpio@ffc41000 {
  compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
  reg = <0xffc41000 0x2c>;
  interrupts = <0 142 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 32 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 gpio2: gpio@ffc42000 {
  compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
  reg = <0xffc42000 0x2c>;
  interrupts = <0 143 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 64 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 gpio3: gpio@ffc43000 {
  compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
  reg = <0xffc43000 0x2c>;
  interrupts = <0 144 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 96 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 gpio4: gpio@ffc44000 {
  compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
  reg = <0xffc44000 0x2c>;
  interrupts = <0 145 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 128 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 gpio5: gpio@ffc45000 {
  compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
  reg = <0xffc45000 0x2c>;
  interrupts = <0 146 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 160 32>;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 gpio6: gpio@ffc46000 {
  compatible = "renesas,gpio-r8a7779", "renesas,rcar-gen1-gpio";
  reg = <0xffc46000 0x2c>;
  interrupts = <0 147 4>;
  #gpio-cells = <2>;
  gpio-controller;
  gpio-ranges = <&pfc 0 192 9>;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 irqpin0: interrupt-controller@fe78001c {
  compatible = "renesas,intc-irqpin-r8a7779", "renesas,intc-irqpin";
  #interrupt-cells = <2>;
  status = "disabled";
  interrupt-controller;
  reg = <0xfe78001c 4>,
   <0xfe780010 4>,
   <0xfe780024 4>,
   <0xfe780044 4>,
   <0xfe780064 4>,
   <0xfe780000 4>;
  interrupts = <0 27 4>,
        <0 28 4>,
        <0 29 4>,
        <0 30 4>;
  sense-bitfield-width = <2>;
 };

 i2c0: i2c@ffc70000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "renesas,i2c-r8a7779", "renesas,rcar-gen1-i2c";
  reg = <0xffc70000 0x1000>;
  interrupts = <0 79 4>;
  clocks = <&mstp0_clks 30>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 i2c1: i2c@ffc71000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "renesas,i2c-r8a7779", "renesas,rcar-gen1-i2c";
  reg = <0xffc71000 0x1000>;
  interrupts = <0 82 4>;
  clocks = <&mstp0_clks 29>;
  power-domains = <&sysc 32>;
  i2c-scl-internal-delay-ns = <5>;
  status = "disabled";
 };

 i2c2: i2c@ffc72000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "renesas,i2c-r8a7779", "renesas,rcar-gen1-i2c";
  reg = <0xffc72000 0x1000>;
  interrupts = <0 80 4>;
  clocks = <&mstp0_clks 28>;
  power-domains = <&sysc 32>;
  i2c-scl-internal-delay-ns = <5>;
  status = "disabled";
 };

 i2c3: i2c@ffc73000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "renesas,i2c-r8a7779", "renesas,rcar-gen1-i2c";
  reg = <0xffc73000 0x1000>;
  interrupts = <0 81 4>;
  clocks = <&mstp0_clks 27>;
  power-domains = <&sysc 32>;
  i2c-scl-internal-delay-ns = <5>;
  status = "disabled";
 };

 scif0: serial@ffe40000 {
  compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
        "renesas,scif";
  reg = <0xffe40000 0x100>;
  interrupts = <0 88 4>;
  clocks = <&mstp0_clks 26>,
    <&cpg_clocks 4>, <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif1: serial@ffe41000 {
  compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
        "renesas,scif";
  reg = <0xffe41000 0x100>;
  interrupts = <0 89 4>;
  clocks = <&mstp0_clks 25>,
    <&cpg_clocks 4>, <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif2: serial@ffe42000 {
  compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
        "renesas,scif";
  reg = <0xffe42000 0x100>;
  interrupts = <0 90 4>;
  clocks = <&mstp0_clks 24>,
    <&cpg_clocks 4>, <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif3: serial@ffe43000 {
  compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
        "renesas,scif";
  reg = <0xffe43000 0x100>;
  interrupts = <0 91 4>;
  clocks = <&mstp0_clks 23>,
    <&cpg_clocks 4>, <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif4: serial@ffe44000 {
  compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
        "renesas,scif";
  reg = <0xffe44000 0x100>;
  interrupts = <0 92 4>;
  clocks = <&mstp0_clks 22>,
    <&cpg_clocks 4>, <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 scif5: serial@ffe45000 {
  compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
        "renesas,scif";
  reg = <0xffe45000 0x100>;
  interrupts = <0 93 4>;
  clocks = <&mstp0_clks 21>,
    <&cpg_clocks 4>, <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 hscif0: serial@ffe48000 {
  compatible = "renesas,hscif-r8a7779",
        "renesas,rcar-gen1-hscif", "renesas,hscif";
  reg = <0xffe48000 96>;
  interrupts = <0 94 4>;
  clocks = <&mstp0_clks 19>,
    <&cpg_clocks 3>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 hscif1: serial@ffe49000 {
  compatible = "renesas,hscif-r8a7779",
        "renesas,rcar-gen1-hscif", "renesas,hscif";
  reg = <0xffe49000 96>;
  interrupts = <0 95 4>;
  clocks = <&mstp0_clks 18>,
    <&cpg_clocks 3>,
    <&scif_clk>;
  clock-names = "fck", "brg_int", "scif_clk";
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 pfc: pinctrl@fffc0000 {
  compatible = "renesas,pfc-r8a7779";
  reg = <0xfffc0000 0x23c>;
 };

 thermal@ffc48000 {
  compatible = "renesas,thermal-r8a7779", "renesas,rcar-thermal";
  reg = <0xffc48000 0x38>;
 };

 tmu0: timer@ffd80000 {
  compatible = "renesas,tmu-r8a7779", "renesas,tmu";
  reg = <0xffd80000 0x30>;
  interrupts = <0 32 4>,
        <0 33 4>,
        <0 34 4>;
  clocks = <&mstp0_clks 16>;
  clock-names = "fck";
  power-domains = <&sysc 32>;

  #renesas,channels = <3>;

  status = "disabled";
 };

 tmu1: timer@ffd81000 {
  compatible = "renesas,tmu-r8a7779", "renesas,tmu";
  reg = <0xffd81000 0x30>;
  interrupts = <0 36 4>,
        <0 37 4>,
        <0 38 4>;
  clocks = <&mstp0_clks 15>;
  clock-names = "fck";
  power-domains = <&sysc 32>;

  #renesas,channels = <3>;

  status = "disabled";
 };

 tmu2: timer@ffd82000 {
  compatible = "renesas,tmu-r8a7779", "renesas,tmu";
  reg = <0xffd82000 0x30>;
  interrupts = <0 40 4>,
        <0 41 4>,
        <0 42 4>;
  clocks = <&mstp0_clks 14>;
  clock-names = "fck";
  power-domains = <&sysc 32>;

  #renesas,channels = <3>;

  status = "disabled";
 };

 sata: sata@fc600000 {
  compatible = "renesas,sata-r8a7779";
  reg = <0xfc600000 0x200000>;
  interrupts = <0 100 4>;
  clocks = <&mstp1_clks 15>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 sdhi0: mmc@ffe4c000 {
  compatible = "renesas,sdhi-r8a7779",
        "renesas,rcar-gen1-sdhi";
  reg = <0xffe4c000 0x100>;
  interrupts = <0 104 4>;
  clocks = <&mstp3_clks 23>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 sdhi1: mmc@ffe4d000 {
  compatible = "renesas,sdhi-r8a7779",
        "renesas,rcar-gen1-sdhi";
  reg = <0xffe4d000 0x100>;
  interrupts = <0 105 4>;
  clocks = <&mstp3_clks 22>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 sdhi2: mmc@ffe4e000 {
  compatible = "renesas,sdhi-r8a7779",
        "renesas,rcar-gen1-sdhi";
  reg = <0xffe4e000 0x100>;
  interrupts = <0 107 4>;
  clocks = <&mstp3_clks 21>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 sdhi3: mmc@ffe4f000 {
  compatible = "renesas,sdhi-r8a7779",
        "renesas,rcar-gen1-sdhi";
  reg = <0xffe4f000 0x100>;
  interrupts = <0 106 4>;
  clocks = <&mstp3_clks 20>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 hspi0: spi@fffc7000 {
  compatible = "renesas,hspi-r8a7779", "renesas,hspi";
  reg = <0xfffc7000 0x18>;
  interrupts = <0 73 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&mstp0_clks 7>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 hspi1: spi@fffc8000 {
  compatible = "renesas,hspi-r8a7779", "renesas,hspi";
  reg = <0xfffc8000 0x18>;
  interrupts = <0 74 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&mstp0_clks 7>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 hspi2: spi@fffc6000 {
  compatible = "renesas,hspi-r8a7779", "renesas,hspi";
  reg = <0xfffc6000 0x18>;
  interrupts = <0 75 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&mstp0_clks 7>;
  power-domains = <&sysc 32>;
  status = "disabled";
 };

 du: display@fff80000 {
  compatible = "renesas,du-r8a7779";
  reg = <0xfff80000 0x40000>;
  interrupts = <0 31 4>;
  clocks = <&mstp1_clks 3>;
  clock-names = "du.0";
  power-domains = <&sysc 32>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    du_out_rgb0: endpoint {
    };
   };
   port@1 {
    reg = <1>;
    du_out_rgb1: endpoint {
    };
   };
  };
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;


  extal_clk: extal {
   compatible = "fixed-clock";
   #clock-cells = <0>;

   clock-frequency = <0>;
  };


  scif_clk: scif {
   compatible = "fixed-clock";
   #clock-cells = <0>;

   clock-frequency = <0>;
  };


  cpg_clocks: clocks@ffc80000 {
   compatible = "renesas,r8a7779-cpg-clocks";
   reg = <0xffc80000 0x30>;
   clocks = <&extal_clk>;
   #clock-cells = <1>;
   clock-output-names = "plla", "z", "zs", "s",
          "s1", "p", "b", "out";
   #power-domain-cells = <0>;
  };


  i_clk: i {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 0>;
   #clock-cells = <0>;
   clock-div = <2>;
   clock-mult = <1>;
  };
  s3_clk: s3 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 0>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
  };
  s4_clk: s4 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 0>;
   #clock-cells = <0>;
   clock-div = <16>;
   clock-mult = <1>;
  };
  g_clk: g {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 0>;
   #clock-cells = <0>;
   clock-div = <24>;
   clock-mult = <1>;
  };


  mstp0_clks: clocks@ffc80030 {
   compatible = "renesas,r8a7779-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0xffc80030 4>;
   clocks = <&cpg_clocks 3>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 3>,
     <&cpg_clocks 3>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>;
   #clock-cells = <1>;
   clock-indices = <
    7 14
    15 16
    18 19
    21 22
    23 24
    25 26
    27 28
    29 30
   >;
   clock-output-names =
    "hspi", "tmu2", "tmu1", "tmu0", "hscif1",
    "hscif0", "scif5", "scif4", "scif3", "scif2",
    "scif1", "scif0", "i2c3", "i2c2", "i2c1",
    "i2c0";
  };
  mstp1_clks: clocks@ffc80034 {
   compatible = "renesas,r8a7779-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0xffc80034 4>, <0xffc80044 4>;
   clocks = <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 3>,
     <&cpg_clocks 3>,
     <&cpg_clocks 3>,
     <&cpg_clocks 3>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 5>,
     <&cpg_clocks 3>;
   #clock-cells = <1>;
   clock-indices = <
    0 1
    3 8
    9 10
    14 15
    16 20
   >;
   clock-output-names =
    "usb01", "usb2",
    "du", "vin2",
    "vin1", "vin0",
    "ether", "sata",
    "pcie", "vin3";
  };
  mstp3_clks: clocks@ffc8003c {
   compatible = "renesas,r8a7779-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0xffc8003c 4>;
   clocks = <&s4_clk>, <&s4_clk>, <&s4_clk>, <&s4_clk>,
     <&s4_clk>, <&s4_clk>;
   #clock-cells = <1>;
   clock-indices = <
    20 21
    22 23
    30 31
   >;
   clock-output-names =
    "sdhi3", "sdhi2", "sdhi1", "sdhi0",
    "mmc1", "mmc0";
  };
 };

 prr: chipid@ff000044 {
  compatible = "renesas,prr";
  reg = <0xff000044 4>;
 };

 rst: reset-controller@ffcc0000 {
  compatible = "renesas,r8a7779-reset-wdt";
  reg = <0xffcc0000 0x48>;
 };

 sysc: system-controller@ffd85000 {
  compatible = "renesas,r8a7779-sysc";
  reg = <0xffd85000 0x0200>;
  #power-domain-cells = <1>;
 };
};
# 11 "arch/arm/boot/dts/r8a7779-marzen.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm/boot/dts/r8a7779-marzen.dts" 2


/ {
 model = "marzen";
 compatible = "renesas,marzen", "renesas,r8a7779";

 aliases {
  serial0 = &scif2;
  serial1 = &scif4;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
  stdout-path = "serial0:115200n8";
 };

 memory@60000000 {
  device_type = "memory";
  reg = <0x60000000 0x40000000>;
 };

 fixedregulator3v3: regulator-3v3 {
  compatible = "regulator-fixed";
  regulator-name = "fixed-3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };

 vccq_sdhi0: regulator-vccq-sdhi0 {
  compatible = "regulator-gpio";

  regulator-name = "SDHI0 VccQ";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;

  gpios = <&gpio3 20 0>;
  gpios-states = <1>;
  states = <3300000 1>, <1800000 0>;
 };

 ethernet@18000000 {
  compatible = "smsc,lan89218", "smsc,lan9115";
  reg = <0x18000000 0x100>;
  pinctrl-0 = <&ethernet_pins>;
  pinctrl-names = "default";

  phy-mode = "mii";
  interrupt-parent = <&irqpin0>;
  interrupts = <1 2>;
  smsc,irq-push-pull;
  reg-io-width = <4>;
  vddvario-supply = <&fixedregulator3v3>;
  vdd33a-supply = <&fixedregulator3v3>;
 };

 leds {
  compatible = "gpio-leds";
  led2 {
   gpios = <&gpio4 29 0>;
  };
  led3 {
   gpios = <&gpio4 30 0>;
  };
  led4 {
   gpios = <&gpio4 31 0>;
  };
 };

 vga-encoder {
  compatible = "adi,adv7123";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    vga_enc_in: endpoint {
     remote-endpoint = <&du_out_rgb0>;
    };
   };
   port@1 {
    reg = <1>;
    vga_enc_out: endpoint {
     remote-endpoint = <&vga_in>;
    };
   };
  };
 };

 vga {
  compatible = "vga-connector";

  port {
   vga_in: endpoint {
    remote-endpoint = <&vga_enc_out>;
   };
  };
 };

 lvds-encoder {
  compatible = "thine,thc63lvdm83d";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    lvds_enc_in: endpoint {
     remote-endpoint = <&du_out_rgb1>;
    };
   };
   port@1 {
    reg = <1>;
    lvds_connector: endpoint {
    };
   };
  };
 };

 x3_clk: x3-clock {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <65000000>;
 };
};

&du {
 pinctrl-0 = <&du_pins>;
 pinctrl-names = "default";
 status = "okay";

 clocks = <&mstp1_clks 3>, <&x3_clk>;
 clock-names = "du.0", "dclkin.0";

 ports {
  port@0 {
   endpoint {
    remote-endpoint = <&vga_enc_in>;
   };
  };
  port@1 {
   endpoint {
    remote-endpoint = <&lvds_enc_in>;
   };
  };
 };
};

&irqpin0 {
 status = "okay";
};

&extal_clk {
 clock-frequency = <31250000>;
};

&tmu0 {
 status = "okay";
};

&pfc {
 pinctrl-0 = <&scif_clk_pins>;
 pinctrl-names = "default";

 du_pins: du {
  du0 {
   groups = "du0_rgb888", "du0_sync_1", "du0_clk_out_0", "du0_clk_in";
   function = "du0";
  };
  du1 {
   groups = "du1_rgb666", "du1_sync_1", "du1_clk_out";
   function = "du1";
  };
 };

 scif_clk_pins: scif_clk {
  groups = "scif_clk_b";
  function = "scif_clk";
 };

 ethernet_pins: ethernet {
  intc {
   groups = "intc_irq1_b";
   function = "intc";
  };
  lbsc {
   groups = "lbsc_ex_cs0";
   function = "lbsc";
  };
 };

 scif2_pins: scif2 {
  groups = "scif2_data_c";
  function = "scif2";
 };

 scif4_pins: scif4 {
  groups = "scif4_data";
  function = "scif4";
 };

 sdhi0_pins: sd0 {
  groups = "sdhi0_data4", "sdhi0_ctrl", "sdhi0_cd";
  function = "sdhi0";
 };

 hspi0_pins: hspi0 {
  groups = "hspi0";
  function = "hspi0";
 };
};

&sata {
 status = "okay";
};

&scif2 {
 pinctrl-0 = <&scif2_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&scif4 {
 pinctrl-0 = <&scif4_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&scif_clk {
 clock-frequency = <14745600>;
};

&sdhi0 {
 pinctrl-0 = <&sdhi0_pins>;
 pinctrl-names = "default";

 vmmc-supply = <&fixedregulator3v3>;
 vqmmc-supply = <&vccq_sdhi0>;
 bus-width = <4>;
 status = "okay";
};

&hspi0 {
 pinctrl-0 = <&hspi0_pins>;
 pinctrl-names = "default";
 status = "okay";
};
