<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <style rel="stylesheet">
    body{
      font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Roboto, Helvetica, Arial, sans-serif;
      margin:40px auto;
      max-width:750px;
      font-size:18px;
      padding:0 10px;
      color: #333;
    }
    pre {
      background: #f4f4f4;
      border: 1px solid #ddd;
      border-left: 3px solid #000;
      color: #777;
      page-break-inside: avoid;
      font-family: monospace;
      font-size: 15px;
      max-width: 100%;
      overflow: auto;
      padding: 1em 1.5em;
      display: block;
      word-wrap: break-word;
    }
    a {
      color: #1976d2;
      text-decoration: none;
      border-bottom: 1px solid;
    }
    img {
      max-width: 100%;
    }
    h1 {
      text-align: left;
    }
    blockquote {
      margin: 1em 0 1em 1.7em;
      padding-left: 1em;
      border-left: 2px solid #e6e6e6;
      color: #606060;
    }
    li {
      margin-bottom: 10px;
    }
    :not(pre) > code {
      background-color: #f4f4f4;
      padding-right: 0.2em;
      padding-left: 0.2em;
      border-radius: 3px;
    }
  </style>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<p>January 9, 2023</p>
<h1>Building an UART with (System)Verilog</h1>
<p>Sources:</p>
<ul>
<li>https://nandland.com/uart-serial-port-module/</li>
<li>https://www.electronicwings.com/raspberry-pi/raspberry-pi-uart-communication-using-python-and-c</li>
</ul>
<h2>What is an UART</h2>
<p>UART stands for universal asynchronous receiver-transmitter. An UART is a
computer hardware that facilitates asynchronous serial communication.</p>
<p>UARTs usually send information bit by bit. Starting from the least significant
to the most significant one.</p>
<p>There're usually 3 major components in a UART:</p>
<ol>
<li><strong>START bit</strong>: Is a bit that indicates that the communication has started.
Note that if the value of the START bit is 0 it means that the UART
transmitter is ready to send data, whereas a value of 1 means that it is not
ready. It can be counter intuitive to some.</li>
<li><strong>Payload</strong>: This is the information itself, normally a 8-bit (1 byte)
information is sent, but this can vary from 5-9 bits.</li>
<li><strong>STOP bit</strong>: Signals that the payload is now completely sent.</li>
</ol>
<p><img src="frame_structure.png" alt="frame_structure"></p>
<h2>Example codes in Verilog</h2>
<p>For these examples we're going to use:</p>
<ul>
<li>10 MHz clock</li>
<li>125000 bits per second (baud rate)</li>
</ul>
<p>This means that each bit will be sent in</p>
<p>10,000,000 / 125000 = 80 clock cycles.</p>
<h2>(System)Verilog UART receiver</h2>
<pre><code class="language-verilog">module uart_transmiter(
  input clock,
  input reset,
  input has_incoming_data,
  input [7:0] incoming_byte;
  output start_bit;
  output stop_bit;
  output bit;
);

  parameter CLOCKS_PER_BIT = 80;

  enum {IDLE, START_BIT, PROCESSING, STOP_BIT, RESET} status = IDLE;
  reg [7:0] payload = 8'b0;

  always @(posedge clock or posedge reset) begin
    case (status)
      IDLE:
        begin
          start_bit &lt;= 1'b1;
          stop_bit &lt;= 1'b1;
          if (has_incoming_data)
            begin
              status &lt;= START_BIT;
            end
          else
            begin
              status &lt;= IDLE;
            end
        end

      START_BIT:
        begin
          start_bit &lt;=

    endcase
  end


endmodule

</code></pre>
</body>
</html>
