# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 813 \
    name local_input_89 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_89 \
    op interface \
    ports { local_input_89_address0 { O 4 vector } local_input_89_ce0 { O 1 bit } local_input_89_we0 { O 1 bit } local_input_89_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 814 \
    name local_input_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_88 \
    op interface \
    ports { local_input_88_address0 { O 4 vector } local_input_88_ce0 { O 1 bit } local_input_88_we0 { O 1 bit } local_input_88_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 815 \
    name local_input_87 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_87 \
    op interface \
    ports { local_input_87_address0 { O 4 vector } local_input_87_ce0 { O 1 bit } local_input_87_we0 { O 1 bit } local_input_87_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 816 \
    name local_input_86 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_86 \
    op interface \
    ports { local_input_86_address0 { O 4 vector } local_input_86_ce0 { O 1 bit } local_input_86_we0 { O 1 bit } local_input_86_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 817 \
    name local_input_85 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_85 \
    op interface \
    ports { local_input_85_address0 { O 4 vector } local_input_85_ce0 { O 1 bit } local_input_85_we0 { O 1 bit } local_input_85_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 818 \
    name local_input_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_84 \
    op interface \
    ports { local_input_84_address0 { O 4 vector } local_input_84_ce0 { O 1 bit } local_input_84_we0 { O 1 bit } local_input_84_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 819 \
    name local_input_83 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_83 \
    op interface \
    ports { local_input_83_address0 { O 4 vector } local_input_83_ce0 { O 1 bit } local_input_83_we0 { O 1 bit } local_input_83_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 820 \
    name local_input_82 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_82 \
    op interface \
    ports { local_input_82_address0 { O 4 vector } local_input_82_ce0 { O 1 bit } local_input_82_we0 { O 1 bit } local_input_82_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 821 \
    name local_input_81 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_81 \
    op interface \
    ports { local_input_81_address0 { O 4 vector } local_input_81_ce0 { O 1 bit } local_input_81_we0 { O 1 bit } local_input_81_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 822 \
    name local_input_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_80 \
    op interface \
    ports { local_input_80_address0 { O 4 vector } local_input_80_ce0 { O 1 bit } local_input_80_we0 { O 1 bit } local_input_80_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 823 \
    name local_input_79 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_79 \
    op interface \
    ports { local_input_79_address0 { O 4 vector } local_input_79_ce0 { O 1 bit } local_input_79_we0 { O 1 bit } local_input_79_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 824 \
    name local_input_78 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_78 \
    op interface \
    ports { local_input_78_address0 { O 4 vector } local_input_78_ce0 { O 1 bit } local_input_78_we0 { O 1 bit } local_input_78_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 825 \
    name local_input_77 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_77 \
    op interface \
    ports { local_input_77_address0 { O 4 vector } local_input_77_ce0 { O 1 bit } local_input_77_we0 { O 1 bit } local_input_77_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 826 \
    name local_input_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_76 \
    op interface \
    ports { local_input_76_address0 { O 4 vector } local_input_76_ce0 { O 1 bit } local_input_76_we0 { O 1 bit } local_input_76_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 827 \
    name local_input_75 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_75 \
    op interface \
    ports { local_input_75_address0 { O 4 vector } local_input_75_ce0 { O 1 bit } local_input_75_we0 { O 1 bit } local_input_75_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 828 \
    name local_input_74 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_74 \
    op interface \
    ports { local_input_74_address0 { O 4 vector } local_input_74_ce0 { O 1 bit } local_input_74_we0 { O 1 bit } local_input_74_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 829 \
    name local_input_73 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_73 \
    op interface \
    ports { local_input_73_address0 { O 4 vector } local_input_73_ce0 { O 1 bit } local_input_73_we0 { O 1 bit } local_input_73_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 830 \
    name local_input_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_72 \
    op interface \
    ports { local_input_72_address0 { O 4 vector } local_input_72_ce0 { O 1 bit } local_input_72_we0 { O 1 bit } local_input_72_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 831 \
    name local_input_71 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_71 \
    op interface \
    ports { local_input_71_address0 { O 4 vector } local_input_71_ce0 { O 1 bit } local_input_71_we0 { O 1 bit } local_input_71_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 832 \
    name local_input_70 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_70 \
    op interface \
    ports { local_input_70_address0 { O 4 vector } local_input_70_ce0 { O 1 bit } local_input_70_we0 { O 1 bit } local_input_70_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 833 \
    name local_input_69 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_69 \
    op interface \
    ports { local_input_69_address0 { O 4 vector } local_input_69_ce0 { O 1 bit } local_input_69_we0 { O 1 bit } local_input_69_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 834 \
    name local_input_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_68 \
    op interface \
    ports { local_input_68_address0 { O 4 vector } local_input_68_ce0 { O 1 bit } local_input_68_we0 { O 1 bit } local_input_68_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 835 \
    name local_input_67 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_67 \
    op interface \
    ports { local_input_67_address0 { O 4 vector } local_input_67_ce0 { O 1 bit } local_input_67_we0 { O 1 bit } local_input_67_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 836 \
    name local_input_66 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_66 \
    op interface \
    ports { local_input_66_address0 { O 4 vector } local_input_66_ce0 { O 1 bit } local_input_66_we0 { O 1 bit } local_input_66_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 837 \
    name local_input_65 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_65 \
    op interface \
    ports { local_input_65_address0 { O 4 vector } local_input_65_ce0 { O 1 bit } local_input_65_we0 { O 1 bit } local_input_65_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 838 \
    name local_input_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_64 \
    op interface \
    ports { local_input_64_address0 { O 4 vector } local_input_64_ce0 { O 1 bit } local_input_64_we0 { O 1 bit } local_input_64_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 839 \
    name local_input_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_63 \
    op interface \
    ports { local_input_63_address0 { O 4 vector } local_input_63_ce0 { O 1 bit } local_input_63_we0 { O 1 bit } local_input_63_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 840 \
    name local_input_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_62 \
    op interface \
    ports { local_input_62_address0 { O 4 vector } local_input_62_ce0 { O 1 bit } local_input_62_we0 { O 1 bit } local_input_62_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 841 \
    name local_input_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_61 \
    op interface \
    ports { local_input_61_address0 { O 4 vector } local_input_61_ce0 { O 1 bit } local_input_61_we0 { O 1 bit } local_input_61_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 842 \
    name local_input_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_60 \
    op interface \
    ports { local_input_60_address0 { O 4 vector } local_input_60_ce0 { O 1 bit } local_input_60_we0 { O 1 bit } local_input_60_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 843 \
    name local_input_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_59 \
    op interface \
    ports { local_input_59_address0 { O 4 vector } local_input_59_ce0 { O 1 bit } local_input_59_we0 { O 1 bit } local_input_59_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 844 \
    name local_input_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_58 \
    op interface \
    ports { local_input_58_address0 { O 4 vector } local_input_58_ce0 { O 1 bit } local_input_58_we0 { O 1 bit } local_input_58_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 845 \
    name local_input_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_57 \
    op interface \
    ports { local_input_57_address0 { O 4 vector } local_input_57_ce0 { O 1 bit } local_input_57_we0 { O 1 bit } local_input_57_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 846 \
    name local_input_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_56 \
    op interface \
    ports { local_input_56_address0 { O 4 vector } local_input_56_ce0 { O 1 bit } local_input_56_we0 { O 1 bit } local_input_56_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 847 \
    name local_input_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_55 \
    op interface \
    ports { local_input_55_address0 { O 4 vector } local_input_55_ce0 { O 1 bit } local_input_55_we0 { O 1 bit } local_input_55_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 848 \
    name local_input_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_54 \
    op interface \
    ports { local_input_54_address0 { O 4 vector } local_input_54_ce0 { O 1 bit } local_input_54_we0 { O 1 bit } local_input_54_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 849 \
    name local_input_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_53 \
    op interface \
    ports { local_input_53_address0 { O 4 vector } local_input_53_ce0 { O 1 bit } local_input_53_we0 { O 1 bit } local_input_53_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 850 \
    name local_input_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_52 \
    op interface \
    ports { local_input_52_address0 { O 4 vector } local_input_52_ce0 { O 1 bit } local_input_52_we0 { O 1 bit } local_input_52_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 851 \
    name local_input_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_51 \
    op interface \
    ports { local_input_51_address0 { O 4 vector } local_input_51_ce0 { O 1 bit } local_input_51_we0 { O 1 bit } local_input_51_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 852 \
    name local_input_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_50 \
    op interface \
    ports { local_input_50_address0 { O 4 vector } local_input_50_ce0 { O 1 bit } local_input_50_we0 { O 1 bit } local_input_50_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 853 \
    name local_input_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_49 \
    op interface \
    ports { local_input_49_address0 { O 4 vector } local_input_49_ce0 { O 1 bit } local_input_49_we0 { O 1 bit } local_input_49_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 854 \
    name local_input_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_48 \
    op interface \
    ports { local_input_48_address0 { O 4 vector } local_input_48_ce0 { O 1 bit } local_input_48_we0 { O 1 bit } local_input_48_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 855 \
    name local_input_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_47 \
    op interface \
    ports { local_input_47_address0 { O 4 vector } local_input_47_ce0 { O 1 bit } local_input_47_we0 { O 1 bit } local_input_47_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 856 \
    name local_input_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_46 \
    op interface \
    ports { local_input_46_address0 { O 4 vector } local_input_46_ce0 { O 1 bit } local_input_46_we0 { O 1 bit } local_input_46_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 857 \
    name local_input_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_45 \
    op interface \
    ports { local_input_45_address0 { O 4 vector } local_input_45_ce0 { O 1 bit } local_input_45_we0 { O 1 bit } local_input_45_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 858 \
    name local_input_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_44 \
    op interface \
    ports { local_input_44_address0 { O 4 vector } local_input_44_ce0 { O 1 bit } local_input_44_we0 { O 1 bit } local_input_44_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 859 \
    name local_input_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_43 \
    op interface \
    ports { local_input_43_address0 { O 4 vector } local_input_43_ce0 { O 1 bit } local_input_43_we0 { O 1 bit } local_input_43_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 860 \
    name local_input_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_42 \
    op interface \
    ports { local_input_42_address0 { O 4 vector } local_input_42_ce0 { O 1 bit } local_input_42_we0 { O 1 bit } local_input_42_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 861 \
    name local_input_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_41 \
    op interface \
    ports { local_input_41_address0 { O 4 vector } local_input_41_ce0 { O 1 bit } local_input_41_we0 { O 1 bit } local_input_41_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 862 \
    name local_input_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_40 \
    op interface \
    ports { local_input_40_address0 { O 4 vector } local_input_40_ce0 { O 1 bit } local_input_40_we0 { O 1 bit } local_input_40_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 863 \
    name local_input_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_39 \
    op interface \
    ports { local_input_39_address0 { O 4 vector } local_input_39_ce0 { O 1 bit } local_input_39_we0 { O 1 bit } local_input_39_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 864 \
    name local_input_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_38 \
    op interface \
    ports { local_input_38_address0 { O 4 vector } local_input_38_ce0 { O 1 bit } local_input_38_we0 { O 1 bit } local_input_38_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 865 \
    name local_input_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_37 \
    op interface \
    ports { local_input_37_address0 { O 4 vector } local_input_37_ce0 { O 1 bit } local_input_37_we0 { O 1 bit } local_input_37_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 866 \
    name local_input_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_36 \
    op interface \
    ports { local_input_36_address0 { O 4 vector } local_input_36_ce0 { O 1 bit } local_input_36_we0 { O 1 bit } local_input_36_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 867 \
    name local_input_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_35 \
    op interface \
    ports { local_input_35_address0 { O 4 vector } local_input_35_ce0 { O 1 bit } local_input_35_we0 { O 1 bit } local_input_35_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 868 \
    name local_input_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_34 \
    op interface \
    ports { local_input_34_address0 { O 4 vector } local_input_34_ce0 { O 1 bit } local_input_34_we0 { O 1 bit } local_input_34_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 869 \
    name local_input_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_33 \
    op interface \
    ports { local_input_33_address0 { O 4 vector } local_input_33_ce0 { O 1 bit } local_input_33_we0 { O 1 bit } local_input_33_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 870 \
    name local_input_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_32 \
    op interface \
    ports { local_input_32_address0 { O 4 vector } local_input_32_ce0 { O 1 bit } local_input_32_we0 { O 1 bit } local_input_32_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 871 \
    name local_input_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_31 \
    op interface \
    ports { local_input_31_address0 { O 4 vector } local_input_31_ce0 { O 1 bit } local_input_31_we0 { O 1 bit } local_input_31_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 872 \
    name local_input_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_30 \
    op interface \
    ports { local_input_30_address0 { O 4 vector } local_input_30_ce0 { O 1 bit } local_input_30_we0 { O 1 bit } local_input_30_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 873 \
    name local_input_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_29 \
    op interface \
    ports { local_input_29_address0 { O 4 vector } local_input_29_ce0 { O 1 bit } local_input_29_we0 { O 1 bit } local_input_29_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 874 \
    name local_input_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_28 \
    op interface \
    ports { local_input_28_address0 { O 4 vector } local_input_28_ce0 { O 1 bit } local_input_28_we0 { O 1 bit } local_input_28_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 875 \
    name local_input_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_27 \
    op interface \
    ports { local_input_27_address0 { O 4 vector } local_input_27_ce0 { O 1 bit } local_input_27_we0 { O 1 bit } local_input_27_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 876 \
    name local_input_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_26 \
    op interface \
    ports { local_input_26_address0 { O 4 vector } local_input_26_ce0 { O 1 bit } local_input_26_we0 { O 1 bit } local_input_26_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 877 \
    name local_input_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_25 \
    op interface \
    ports { local_input_25_address0 { O 4 vector } local_input_25_ce0 { O 1 bit } local_input_25_we0 { O 1 bit } local_input_25_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 878 \
    name local_input_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_24 \
    op interface \
    ports { local_input_24_address0 { O 4 vector } local_input_24_ce0 { O 1 bit } local_input_24_we0 { O 1 bit } local_input_24_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 879 \
    name local_input_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_23 \
    op interface \
    ports { local_input_23_address0 { O 4 vector } local_input_23_ce0 { O 1 bit } local_input_23_we0 { O 1 bit } local_input_23_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 880 \
    name local_input_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_22 \
    op interface \
    ports { local_input_22_address0 { O 4 vector } local_input_22_ce0 { O 1 bit } local_input_22_we0 { O 1 bit } local_input_22_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 881 \
    name local_input_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_21 \
    op interface \
    ports { local_input_21_address0 { O 4 vector } local_input_21_ce0 { O 1 bit } local_input_21_we0 { O 1 bit } local_input_21_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 882 \
    name local_input_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_20 \
    op interface \
    ports { local_input_20_address0 { O 4 vector } local_input_20_ce0 { O 1 bit } local_input_20_we0 { O 1 bit } local_input_20_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 883 \
    name local_input_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_19 \
    op interface \
    ports { local_input_19_address0 { O 4 vector } local_input_19_ce0 { O 1 bit } local_input_19_we0 { O 1 bit } local_input_19_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 884 \
    name local_input_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_18 \
    op interface \
    ports { local_input_18_address0 { O 4 vector } local_input_18_ce0 { O 1 bit } local_input_18_we0 { O 1 bit } local_input_18_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 885 \
    name local_input_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_17 \
    op interface \
    ports { local_input_17_address0 { O 4 vector } local_input_17_ce0 { O 1 bit } local_input_17_we0 { O 1 bit } local_input_17_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 886 \
    name local_input_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_16 \
    op interface \
    ports { local_input_16_address0 { O 4 vector } local_input_16_ce0 { O 1 bit } local_input_16_we0 { O 1 bit } local_input_16_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 887 \
    name local_input_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_15 \
    op interface \
    ports { local_input_15_address0 { O 4 vector } local_input_15_ce0 { O 1 bit } local_input_15_we0 { O 1 bit } local_input_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 888 \
    name local_input_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_14 \
    op interface \
    ports { local_input_14_address0 { O 4 vector } local_input_14_ce0 { O 1 bit } local_input_14_we0 { O 1 bit } local_input_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 889 \
    name local_input_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_13 \
    op interface \
    ports { local_input_13_address0 { O 4 vector } local_input_13_ce0 { O 1 bit } local_input_13_we0 { O 1 bit } local_input_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 890 \
    name local_input_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_12 \
    op interface \
    ports { local_input_12_address0 { O 4 vector } local_input_12_ce0 { O 1 bit } local_input_12_we0 { O 1 bit } local_input_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 891 \
    name local_input_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_11 \
    op interface \
    ports { local_input_11_address0 { O 4 vector } local_input_11_ce0 { O 1 bit } local_input_11_we0 { O 1 bit } local_input_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 892 \
    name local_input_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_10 \
    op interface \
    ports { local_input_10_address0 { O 4 vector } local_input_10_ce0 { O 1 bit } local_input_10_we0 { O 1 bit } local_input_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 893 \
    name local_input_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_9 \
    op interface \
    ports { local_input_9_address0 { O 4 vector } local_input_9_ce0 { O 1 bit } local_input_9_we0 { O 1 bit } local_input_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 894 \
    name local_input_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_8 \
    op interface \
    ports { local_input_8_address0 { O 4 vector } local_input_8_ce0 { O 1 bit } local_input_8_we0 { O 1 bit } local_input_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 895 \
    name local_input_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_7 \
    op interface \
    ports { local_input_7_address0 { O 4 vector } local_input_7_ce0 { O 1 bit } local_input_7_we0 { O 1 bit } local_input_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 896 \
    name local_input_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_6 \
    op interface \
    ports { local_input_6_address0 { O 4 vector } local_input_6_ce0 { O 1 bit } local_input_6_we0 { O 1 bit } local_input_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 897 \
    name local_input_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_5 \
    op interface \
    ports { local_input_5_address0 { O 4 vector } local_input_5_ce0 { O 1 bit } local_input_5_we0 { O 1 bit } local_input_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 898 \
    name local_input_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_4 \
    op interface \
    ports { local_input_4_address0 { O 4 vector } local_input_4_ce0 { O 1 bit } local_input_4_we0 { O 1 bit } local_input_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 899 \
    name local_input_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_3 \
    op interface \
    ports { local_input_3_address0 { O 4 vector } local_input_3_ce0 { O 1 bit } local_input_3_we0 { O 1 bit } local_input_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 900 \
    name local_input_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_2 \
    op interface \
    ports { local_input_2_address0 { O 4 vector } local_input_2_ce0 { O 1 bit } local_input_2_we0 { O 1 bit } local_input_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 901 \
    name local_input_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input_1 \
    op interface \
    ports { local_input_1_address0 { O 4 vector } local_input_1_ce0 { O 1 bit } local_input_1_we0 { O 1 bit } local_input_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 902 \
    name local_input \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename local_input \
    op interface \
    ports { local_input_address0 { O 4 vector } local_input_ce0 { O 1 bit } local_input_we0 { O 1 bit } local_input_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName cnn_flow_control_loop_pipe_sequential_init_U
set CompName cnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix cnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


