C:/Users/saadm/Desktop/Computer-Architecture-Project/decoder_2x4.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/saadm/Desktop/Computer-Architecture-Project/decoder_2x4.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decoder_2x4
-- Compiling architecture myModel of Decoder_2x4

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/register.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/register.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity n_register
-- Compiling architecture a_register of n_register
-- Compiling entity n_register_rising
-- Compiling architecture a_register_rising of n_register_rising

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/pla.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/pla.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity pla
-- Compiling architecture a_pla of pla

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/SPR_ALU_RAM.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/SPR_ALU_RAM.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SPR_ALU_RAM
-- Compiling architecture a_SPR_ALU_RAM of SPR_ALU_RAM

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/controlClock.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/controlClock.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Control_Clock
-- Compiling architecture arch_Control_Clock of Control_Clock

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/SpecialRegisterFile.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/SpecialRegisterFile.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity special_register_file
-- Compiling architecture a_special_register_file of special_register_file

} {} {}} C:/Users/saadm/Desktop/Computer-Architecture-Project/register.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/saadm/Desktop/Computer-Architecture-Project/register.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity n_register
-- Compiling architecture a_register of n_register

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/sourceDecoder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/sourceDecoder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity source_decoder
-- Compiling architecture a_source_decoder of source_decoder

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/dFlipFlop.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/dFlipFlop.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity D_FLIP_FLOP
-- Compiling architecture arch_D_FLIP_FLOP of D_FLIP_FLOP

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/destinationDecoder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/destinationDecoder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity destination_decoder
-- Compiling architecture a_destination_decoder of destination_decoder

} {} {}} C:/Users/saadm/Desktop/Computer-Architecture-Project/decoder_3x8.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/saadm/Desktop/Computer-Architecture-Project/decoder_3x8.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decoder_3x8
-- Compiling architecture myModel of Decoder_3x8

} {} {}} C:/Users/saadm/Desktop/Computer-Architecture-Project/destinationDecoder.vhd {0 {vcom -work work -2002 -explicit -stats=none {C:\Users\saadm\Desktop\Computer-Architecture-Project\destinationDecoder.vhd}
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity destination_decoder
-- Compiling architecture a_destination_decoder of destination_decoder
** Error: C:\Users\saadm\Desktop\Computer-Architecture-Project\destinationDecoder.vhd(35): near "OTHERS": syntax error
** Error: C:\Users\saadm\Desktop\Computer-Architecture-Project\destinationDecoder.vhd(36): near "OTHERS": syntax error
** Error: C:\Users\saadm\Desktop\Computer-Architecture-Project\destinationDecoder.vhd(38): Illegal target for signal assignment.
** Error: C:\Users\saadm\Desktop\Computer-Architecture-Project\destinationDecoder.vhd(38): (vcom-1136) Unknown identifier "dest_decoder".

** Error: C:\Users\saadm\Desktop\Computer-Architecture-Project\destinationDecoder.vhd(38): (vcom-1136) Unknown identifier "tmp".

** Error: C:\Users\saadm\Desktop\Computer-Architecture-Project\destinationDecoder.vhd(40): near "END": (vcom-1576) expecting ';'.


} {8.0 12.0 13.0 14.0 15.0 16.0} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/ALU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity n_alu
-- Compiling architecture a_alu of n_alu

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/generalRegisterFile.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/generalRegisterFile.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity general_registers
-- Compiling architecture a_general_registers of general_registers

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/decoder_2x4.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/decoder_2x4.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decoder_2x4
-- Compiling architecture myModel of Decoder_2x4

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/RightSide.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/RightSide.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity right_side
-- Compiling architecture a_right_side of right_side

} {} {}} C:/Users/saadm/Desktop/Computer-Architecture-Project/SPR_ALU_RAM.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/saadm/Desktop/Computer-Architecture-Project/SPR_ALU_RAM.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SPR_ALU_RAM
-- Compiling architecture a_SPR_ALU_RAM of SPR_ALU_RAM

} {} {}} C:/Users/saadm/Desktop/Computer-Architecture-Project/SpecialRegisterFile.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/saadm/Desktop/Computer-Architecture-Project/SpecialRegisterFile.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity special_register_file
-- Compiling architecture a_special_register_file of special_register_file

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/instruction_decoder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/instruction_decoder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity branch_decoder
-- Compiling architecture a_branch_decoder of branch_decoder
-- Compiling entity n_9_register
-- Compiling architecture a_9_register of n_9_register
-- Compiling entity instruction_decoder
-- Compiling architecture a_instruction_decoder of instruction_decoder

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/decoder_3x8.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/decoder_3x8.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decoder_3x8
-- Compiling architecture myModel of Decoder_3x8

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/tristate.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/tristate.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity n_tristate
-- Compiling architecture a_tristate of n_tristate

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/decoder_4x16.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/decoder_4x16.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decoder_4x16
-- Compiling architecture myModel of Decoder_4x16

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/cpu.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/cpu.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity cpu
-- Compiling architecture a_cpu of cpu

} {} {}} C:/Users/saadm/Desktop/Computer-Architecture-Project/tristate.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/saadm/Desktop/Computer-Architecture-Project/tristate.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity n_tristate
-- Compiling architecture a_tristate of n_tristate

} {} {}} {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/memory.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/CollegeSyllabus/4ThirdYearSyllabus/First-semester/Computer Architecture/Project/integration/Computer-Architecture-Project/memory.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity n_ram
-- Compiling architecture a_ram of n_ram

} {} {}} C:/Users/saadm/Desktop/Computer-Architecture-Project/memory.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/saadm/Desktop/Computer-Architecture-Project/memory.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity n_ram
-- Compiling architecture a_ram of n_ram

} {} {}} C:/Users/saadm/Desktop/Computer-Architecture-Project/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/saadm/Desktop/Computer-Architecture-Project/ALU.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity n_alu
-- Compiling architecture a_alu of n_alu

} {} {}}
