$date
	Tue May 21 21:59:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter4_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # cntby2 $end
$var reg 1 $ enable $end
$var reg 1 % nReset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # cntby2 $end
$var wire 1 $ enable $end
$var wire 1 % nReset $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
b0 !
$end
#5
1"
#10
0"
1$
1%
#15
b1 !
b1 &
1"
#20
0"
#25
b10 !
b10 &
1"
#30
0"
1#
#35
b100 !
b100 &
1"
#40
0"
0$
#45
1"
#50
b0 !
b0 &
0"
0%
#55
1"
#60
0"
1%
#65
1"
#70
0"
#75
1"
#80
0"
1$
#85
b10 !
b10 &
1"
#90
0"
