Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb 21 16:46:28 2023
| Host         : LAPTOP-QH5R4UL5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file my_control_module_control_sets_placed.rpt
| Design       : my_control_module
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      6 |            2 |
|      8 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           11 |
| Yes          | No                    | No                     |             134 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             152 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+----------------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal     |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+-----------------------+----------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG | an[3]_i_1_n_0         | led_reg[7]_i_1_n_0         |                1 |              2 |
|  CLOCK_IBUF_BUFG | led15_i_1_n_0         | led_reg[7]_i_1_n_0         |                1 |              2 |
|  CLOCK_IBUF_BUFG | seg[4]_i_2_n_0        | seg[4]_i_1_n_0             |                1 |              2 |
|  CLOCK_IBUF_BUFG | seg[6]_i_2_n_0        | seg[6]_i_1_n_0             |                1 |              4 |
|  CLOCK_IBUF_BUFG | an[3]_i_1_n_0         |                            |                2 |              6 |
|  CLOCK_IBUF_BUFG | seg[3]_i_1_n_0        | led_reg[7]_i_1_n_0         |                1 |              6 |
|  CLOCK_IBUF_BUFG |                       | led_reg[7]_i_1_n_0         |                3 |              8 |
|  CLOCK_IBUF_BUFG | led[7]_i_2_n_0        | led_reg[7]_i_1_n_0         |                3 |             10 |
|  CLOCK_IBUF_BUFG |                       |                            |                4 |             12 |
|  CLOCK_IBUF_BUFG |                       | count_interval[31]_i_1_n_0 |                8 |             62 |
|  CLOCK_IBUF_BUFG | sw_mode[31]_i_2_n_0   | sw_mode[31]_i_1_n_0        |                8 |             62 |
|  CLOCK_IBUF_BUFG | count                 | count[0]_i_1_n_0           |                8 |             64 |
|  CLOCK_IBUF_BUFG | init_count[0]_i_1_n_0 |                            |                8 |             64 |
|  CLOCK_IBUF_BUFG | led_num[0]_i_1_n_0    |                            |                8 |             64 |
+------------------+-----------------------+----------------------------+------------------+----------------+


