Output for test 9: jmp2
Assembly:

.orig x3000
lea r0 jumplabel
add r0 r0 #1
jmp r0
add r1 r1 #-1
jumplabel add r2 r2 #-1
add r3 r3 #-1

halt
zero .fill x0
one .fill x1
negone .fill x-1
maxbyte .fill x007F
minbyte .fill x00FF
maxword .fill x7FFF
minword .fill xFFFF
rand .fill xAA55
.end


START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 15 words from program into memory.

LC-3b-SIM> 
Simulating...

CYCLE_COUNT = 0
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 1
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 1
ir = 0xe003
NEW_PS.DE_IR = 0xe003
loading new pc

CYCLE_COUNT = 2
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xe003
PS.DE_IR(15:11) = 28
CONTROL_STORE_ADDRESS = 56
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3004
NEW_PS.DE_V = 1
ir = 0x1021
NEW_PS.DE_IR = 0x1021
loading new pc

CYCLE_COUNT = 3
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 6
output = 3008
-------------in eval_shf----------------
PS.AGEX_IR = 0xe003
bit5 = 0, bit4 = 0, imm4 = 0x0003
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x1021
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 4
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1021
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 5
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1021
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
Loading value 0x3008 into REGS[0]
in FETCH_stage

CYCLE_COUNT = 6
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0001
in DE_stage
PS.DE_IR = 0x1021
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0x3008 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3006
NEW_PS.DE_V = 1
ir = 0xc000
NEW_PS.DE_IR = 0xc000
loading new pc

CYCLE_COUNT = 7
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0x3008, b = 0x0001
in DE_stage
PS.DE_IR = 0xc000
PS.DE_IR(15:11) = 24
CONTROL_STORE_ADDRESS = 48
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3008 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3008 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 8
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3008
-------------in eval_shf----------------
PS.AGEX_IR = 0xc000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3008
performing left shift
result = 0x3008
in DE_stage
PS.DE_IR = 0xc000
PS.DE_IR(15:11) = 24
CONTROL_STORE_ADDRESS = 48
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3008 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3008 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 9
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3008
-------------in eval_shf----------------
PS.AGEX_IR = 0xc000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3008
performing left shift
result = 0x3008
in DE_stage
PS.DE_IR = 0xc000
PS.DE_IR(15:11) = 24
CONTROL_STORE_ADDRESS = 48
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3008 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3008 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3009 into REGS[0]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage

CYCLE_COUNT = 10
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3008
-------------in eval_shf----------------
PS.AGEX_IR = 0xc000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3008
performing left shift
result = 0x3008
in DE_stage
PS.DE_IR = 0xc000
PS.DE_IR(15:11) = 24
CONTROL_STORE_ADDRESS = 48
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 0
ir = 0x127f
NEW_PS.DE_IR = 0x127f

CYCLE_COUNT = 11
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3009
-------------in eval_shf----------------
PS.AGEX_IR = 0xc000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3009
performing left shift
result = 0x3009
in DE_stage
PS.DE_IR = 0x127f
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 0
ir = 0x127f
NEW_PS.DE_IR = 0x127f

CYCLE_COUNT = 12
in MEM_stage
!!!!!!!!!!uncon branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0xffffffff
in DE_stage
PS.DE_IR = 0x127f
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 0
ir = 0x127f
NEW_PS.DE_IR = 0x127f
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 13
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0xffffffff
in DE_stage
PS.DE_IR = 0x127f
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300b
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 14
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0xffffffff
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300b
NEW_PS.DE_V = 1
ir = 0x14bf
NEW_PS.DE_IR = 0x14bf
loading new pc

CYCLE_COUNT = 15
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x14bf
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 2, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300d
NEW_PS.DE_V = 1
ir = 0x16ff
NEW_PS.DE_IR = 0x16ff
loading new pc

CYCLE_COUNT = 16
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0x0000, b = 0xffffffff
in DE_stage
PS.DE_IR = 0x16ff
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300f
NEW_PS.DE_V = 1
ir = 0xf025
NEW_PS.DE_IR = 0xf025
loading new pc

CYCLE_COUNT = 17
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0x0000, b = 0xffffffff
in DE_stage
PS.DE_IR = 0xf025
PS.DE_IR(15:11) = 30
CONTROL_STORE_ADDRESS = 61
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3011
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000

CYCLE_COUNT = 18
in MEM_stage
in AGEX_stage, Valid = 1
-------------in eval_shf----------------
PS.AGEX_IR = 0xf025
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0x3009
performing left shift
result = 0x0120
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0xffff into REGS[2]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3011
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000

CYCLE_COUNT = 19
in MEM_stage
making cache access
!!!!!!!!!!trap is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3011
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3009
performing left shift
result = 0x3009
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0xffff into REGS[3]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3011
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000
v_mem_br_stall = 1, mem_pcmux = 2
loading new pc

CYCLE_COUNT = 20
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3011
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3009
performing left shift
result = 0x3009
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3009 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x300f into REGS[7]
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x0002
NEW_PS.DE_V = 1
ir = 0x0000
NEW_PS.DE_IR = 0x0000
loading new pc

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 21
PC          : 0x0002
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x3009
1: 0x0000
2: 0xffff
3: 0xffff
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x300f

LC-3b-SIM> 

Memory content [0x3000..0x3020] :
-------------------------------------
  0x3000 (12288) : 0xe003
  0x3002 (12290) : 0x1021
  0x3004 (12292) : 0xc000
  0x3006 (12294) : 0x127f
  0x3008 (12296) : 0x14bf
  0x300a (12298) : 0x16ff
  0x300c (12300) : 0xf025
  0x300e (12302) : 0x0000
  0x3010 (12304) : 0x0001
  0x3012 (12306) : 0xffff
  0x3014 (12308) : 0x007f
  0x3016 (12310) : 0x00ff
  0x3018 (12312) : 0x7fff
  0x301a (12314) : 0xffff
  0x301c (12316) : 0xaa55
  0x301e (12318) : 0x0000
  0x3020 (12320) : 0x0000

LC-3b-SIM> 
Bye.
