// Seed: 2097360301
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    inout logic id_3
);
  logic id_4;
  assign id_2 = 1'b0;
  assign id_4#(
      .id_0(id_3),
      .id_1(id_1),
      .id_0(1)
  ) = 1;
  logic id_5;
  assign id_2 = id_0;
endmodule
