{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727473262593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727473262593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 15:41:02 2024 " "Processing started: Fri Sep 27 15:41:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727473262593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473262593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473262593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727473262874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727473262874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "haz HAZ thunderbird.v(3) " "Verilog HDL Declaration information at thunderbird.v(3): object \"haz\" differs only in case from object \"HAZ\" in the same scope" {  } { { "thunderbird.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/thunderbird.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727473268270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thunderbird.v 1 1 " "Found 1 design units, including 1 entities, in source file thunderbird.v" { { "Info" "ISGN_ENTITY_NAME" "1 thunderbird " "Found entity 1: thunderbird" {  } { { "thunderbird.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/thunderbird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727473268271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727473268272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaControl " "Found entity 1: vgaControl" {  } { { "vgaControl.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727473268273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_25mhz " "Found entity 1: clock_divider_25mhz" {  } { { "divider.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727473268274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitGen " "Found entity 1: bitGen" {  } { { "bitGen.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727473268275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727473268276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_VGA " "Found entity 1: tb_VGA" {  } { { "tb_VGA.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727473268277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen2.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitGen2 " "Found entity 1: bitGen2" {  } { { "bitgen2.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitgen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727473268278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727473268300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaControl vgaControl:vgaController " "Elaborating entity \"vgaControl\" for hierarchy \"vgaControl:vgaController\"" {  } { { "VGA.v" "vgaController" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727473268301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_25mhz vgaControl:vgaController\|clock_divider_25mhz:clkDiv " "Elaborating entity \"clock_divider_25mhz\" for hierarchy \"vgaControl:vgaController\|clock_divider_25mhz:clkDiv\"" {  } { { "vgaControl.v" "clkDiv" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727473268302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitGen2 bitGen2:bitgen " "Elaborating entity \"bitGen2\" for hierarchy \"bitGen2:bitgen\"" {  } { { "VGA.v" "bitgen" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727473268303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thunderbird thunderbird:tBird " "Elaborating entity \"thunderbird\" for hierarchy \"thunderbird:tBird\"" {  } { { "VGA.v" "tBird" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727473268310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter thunderbird:tBird\|counter:ctr " "Elaborating entity \"counter\" for hierarchy \"thunderbird:tBird\|counter:ctr\"" {  } { { "thunderbird.v" "ctr" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/thunderbird.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727473268311 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727473268599 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727473268648 "|VGA|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\] VCC " "Pin \"HEX\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727473268648 "|VGA|HEX[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727473268648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727473268712 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727473268850 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727473268940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727473268940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rs " "No output dependent on input pin \"Rs\"" {  } { { "VGA.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727473268969 "|VGA|Rs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gs " "No output dependent on input pin \"Gs\"" {  } { { "VGA.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727473268969 "|VGA|Gs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bs " "No output dependent on input pin \"Bs\"" {  } { { "VGA.v" "" { Text "C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727473268969 "|VGA|Bs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727473268969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727473268969 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727473268969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727473268969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727473268969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727473268984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 15:41:08 2024 " "Processing ended: Fri Sep 27 15:41:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727473268984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727473268984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727473268984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727473268984 ""}
