Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Feb 22 17:28:52 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     38          
LUTAR-1    Warning           LUT drives async reset alert    36          
TIMING-18  Warning           Missing input or output delay   37          
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (11)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: btnReset (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controlUnit/FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controlUnit/FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controlUnit/FSM_onehot_currentState_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controlUnit/FSM_onehot_currentState_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selHourLink_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selMinLink_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/selSecLink_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: orologio/count_mod64_1/counted_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: orologio/count_mod64_2/counted_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: setButtonDebouncer/CLEARED_BTN_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: singleHzDivider/clockfx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.624        0.000                      0                  603        0.112        0.000                      0                  603        3.750        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.624        0.000                      0                  603        0.112        0.000                      0                  603        3.750        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.042ns (22.723%)  route 3.544ns (77.277%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.932     9.826    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  upButtonDebouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.520    14.943    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  upButtonDebouncer/deb.count_reg[5]/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.732    14.450    upButtonDebouncer/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.042ns (22.723%)  route 3.544ns (77.277%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.932     9.826    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  upButtonDebouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.520    14.943    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  upButtonDebouncer/deb.count_reg[6]/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.732    14.450    upButtonDebouncer/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.042ns (22.723%)  route 3.544ns (77.277%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.932     9.826    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  upButtonDebouncer/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.520    14.943    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  upButtonDebouncer/deb.count_reg[7]/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.732    14.450    upButtonDebouncer/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.042ns (22.723%)  route 3.544ns (77.277%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.932     9.826    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  upButtonDebouncer/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.520    14.943    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  upButtonDebouncer/deb.count_reg[8]/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.732    14.450    upButtonDebouncer/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.042ns (22.917%)  route 3.505ns (77.083%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.894     9.788    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  upButtonDebouncer/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  upButtonDebouncer/deb.count_reg[10]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.732    14.451    upButtonDebouncer/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.042ns (22.917%)  route 3.505ns (77.083%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.894     9.788    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  upButtonDebouncer/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  upButtonDebouncer/deb.count_reg[11]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.732    14.451    upButtonDebouncer/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.042ns (22.917%)  route 3.505ns (77.083%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.894     9.788    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  upButtonDebouncer/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  upButtonDebouncer/deb.count_reg[12]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.732    14.451    upButtonDebouncer/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.042ns (22.917%)  route 3.505ns (77.083%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.894     9.788    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  upButtonDebouncer/deb.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  upButtonDebouncer/deb.count_reg[9]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X10Y84         FDRE (Setup_fdre_C_R)       -0.732    14.451    upButtonDebouncer/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.042ns (23.644%)  route 3.365ns (76.356%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.754     9.648    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y85         FDRE                                         r  upButtonDebouncer/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.522    14.945    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  upButtonDebouncer/deb.count_reg[13]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y85         FDRE (Setup_fdre_C_R)       -0.732    14.452    upButtonDebouncer/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 upButtonDebouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upButtonDebouncer/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.042ns (23.644%)  route 3.365ns (76.356%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.638     5.241    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  upButtonDebouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  upButtonDebouncer/deb.count_reg[3]/Q
                         net (fo=3, routed)           0.987     6.746    upButtonDebouncer/deb.count_reg_n_0_[3]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.870 f  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=1, routed)           0.469     7.339    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=1, routed)           0.297     7.760    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0/O
                         net (fo=3, routed)           0.858     8.742    upButtonDebouncer/FSM_sequential_BTN_state[1]_i_2__0_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.152     8.894 r  upButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.754     9.648    upButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X10Y85         FDRE                                         r  upButtonDebouncer/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.522    14.945    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  upButtonDebouncer/deb.count_reg[14]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y85         FDRE (Setup_fdre_C_R)       -0.732    14.452    upButtonDebouncer/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  4.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_9_9/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.412%)  route 0.294ns (67.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[0]/Q
                         net (fo=41, routed)          0.294     1.949    memoriaIntertempi/ram_reg_0_15_9_9/A0
    SLICE_X6Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_9_9/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.863     2.028    memoriaIntertempi/ram_reg_0_15_9_9/WCLK
    SLICE_X6Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.837    memoriaIntertempi/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_18_18/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.523%)  route 0.321ns (69.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[0]/Q
                         net (fo=41, routed)          0.321     1.976    memoriaIntertempi/ram_reg_0_15_18_18/A0
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_18_18/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    memoriaIntertempi/ram_reg_0_15_18_18/WCLK
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.861    memoriaIntertempi/ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_19_19/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.523%)  route 0.321ns (69.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[0]/Q
                         net (fo=41, routed)          0.321     1.976    memoriaIntertempi/ram_reg_0_15_19_19/A0
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_19_19/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    memoriaIntertempi/ram_reg_0_15_19_19/WCLK
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_19_19/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.861    memoriaIntertempi/ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.523%)  route 0.321ns (69.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[0]/Q
                         net (fo=41, routed)          0.321     1.976    memoriaIntertempi/ram_reg_0_15_1_1/A0
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    memoriaIntertempi/ram_reg_0_15_1_1/WCLK
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.861    memoriaIntertempi/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_20_20/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.523%)  route 0.321ns (69.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[0]/Q
                         net (fo=41, routed)          0.321     1.976    memoriaIntertempi/ram_reg_0_15_20_20/A0
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_20_20/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    memoriaIntertempi/ram_reg_0_15_20_20/WCLK
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_20_20/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.861    memoriaIntertempi/ram_reg_0_15_20_20/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_9_9/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.243%)  route 0.283ns (66.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[2]/Q
                         net (fo=39, routed)          0.283     1.938    memoriaIntertempi/ram_reg_0_15_9_9/A2
    SLICE_X6Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_9_9/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.863     2.028    memoriaIntertempi/ram_reg_0_15_9_9/WCLK
    SLICE_X6Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.781    memoriaIntertempi/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_18_18/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.425%)  route 0.308ns (68.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[2]/Q
                         net (fo=39, routed)          0.308     1.963    memoriaIntertempi/ram_reg_0_15_18_18/A2
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_18_18/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    memoriaIntertempi/ram_reg_0_15_18_18/WCLK
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.805    memoriaIntertempi/ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_19_19/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.425%)  route 0.308ns (68.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[2]/Q
                         net (fo=39, routed)          0.308     1.963    memoriaIntertempi/ram_reg_0_15_19_19/A2
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_19_19/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    memoriaIntertempi/ram_reg_0_15_19_19/WCLK
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_19_19/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.805    memoriaIntertempi/ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.425%)  route 0.308ns (68.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[2]/Q
                         net (fo=39, routed)          0.308     1.963    memoriaIntertempi/ram_reg_0_15_1_1/A2
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    memoriaIntertempi/ram_reg_0_15_1_1/WCLK
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.805    memoriaIntertempi/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 memAddressCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoriaIntertempi/ram_reg_0_15_20_20/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.425%)  route 0.308ns (68.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  memAddressCounter/internalValue_reg[2]/Q
                         net (fo=39, routed)          0.308     1.963    memoriaIntertempi/ram_reg_0_15_20_20/A2
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_20_20/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    memoriaIntertempi/ram_reg_0_15_20_20/WCLK
    SLICE_X2Y79          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_20_20/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.805    memoriaIntertempi/ram_reg_0_15_20_20/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y82     cancelButtonDebouncer/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y82     cancelButtonDebouncer/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y82     cancelButtonDebouncer/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y83     cancelButtonDebouncer/deb.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83     cancelButtonDebouncer/deb.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83     cancelButtonDebouncer/deb.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y83     cancelButtonDebouncer/deb.count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y84     cancelButtonDebouncer/deb.count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y84     cancelButtonDebouncer/deb.count_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y78     memoriaIntertempi/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y78     memoriaIntertempi/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y77     memoriaIntertempi/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y78     memoriaIntertempi/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y78     memoriaIntertempi/ram_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.545ns  (logic 5.095ns (37.619%)  route 8.449ns (62.381%))
  Logic Levels:           7  (FDPE=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[5]_P/C
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  orologio/count_mod64_2/c_reg[5]_P/Q
                         net (fo=1, routed)           0.808     1.264    orologio/count_mod64_2/c_reg[5]_P_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.154     1.418 r  orologio/count_mod64_2/g0_b3__0_i_5/O
                         net (fo=9, routed)           0.965     2.383    orologio/count_mod64_2/g0_b3__0_i_5_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.355     2.738 r  orologio/count_mod64_2/g0_b5__0/O
                         net (fo=2, routed)           1.119     3.857    controlUnit/data_input[11]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.332     4.189 r  controlUnit/cathodes_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.414     5.604    controlUnit/cathodes_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124     5.728 r  controlUnit/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.247     6.974    controlUnit/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y75          LUT4 (Prop_lut4_I2_O)        0.124     7.098 r  controlUnit/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.896     9.994    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.545 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.545    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.320ns  (logic 5.355ns (40.202%)  route 7.965ns (59.798%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[5]_C/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  orologio/count_mod64_3/c_reg[5]_C/Q
                         net (fo=2, routed)           0.953     1.409    orologio/count_mod64_3/c_reg[5]_C_n_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.153     1.562 r  orologio/count_mod64_3/g0_b3__1_i_5/O
                         net (fo=10, routed)          0.906     2.468    orologio/count_mod64_3/g0_b3__1_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.353     2.821 f  orologio/count_mod64_3/g0_b2__1/O
                         net (fo=2, routed)           0.851     3.672    controlUnit/data_input[15]
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.332     4.004 f  controlUnit/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.158     5.162    controlUnit/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.124     5.286 r  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.569     6.855    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.152     7.007 r  controlUnit/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.528     9.535    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    13.320 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.320    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.221ns  (logic 5.097ns (38.555%)  route 8.124ns (61.445%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[5]_C/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  orologio/count_mod64_3/c_reg[5]_C/Q
                         net (fo=2, routed)           0.953     1.409    orologio/count_mod64_3/c_reg[5]_C_n_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.153     1.562 r  orologio/count_mod64_3/g0_b3__1_i_5/O
                         net (fo=10, routed)          0.906     2.468    orologio/count_mod64_3/g0_b3__1_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.353     2.821 r  orologio/count_mod64_3/g0_b2__1/O
                         net (fo=2, routed)           0.851     3.672    controlUnit/data_input[15]
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.332     4.004 r  controlUnit/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.158     5.162    controlUnit/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.124     5.286 f  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.566     6.853    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I3_O)        0.124     6.977 r  controlUnit/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.689     9.666    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.221 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.221    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.172ns  (logic 5.358ns (40.674%)  route 7.814ns (59.326%))
  Logic Levels:           7  (FDPE=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[5]_P/C
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  orologio/count_mod64_2/c_reg[5]_P/Q
                         net (fo=1, routed)           0.808     1.264    orologio/count_mod64_2/c_reg[5]_P_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.154     1.418 r  orologio/count_mod64_2/g0_b3__0_i_5/O
                         net (fo=9, routed)           0.965     2.383    orologio/count_mod64_2/g0_b3__0_i_5_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.355     2.738 r  orologio/count_mod64_2/g0_b5__0/O
                         net (fo=2, routed)           1.119     3.857    controlUnit/data_input[11]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.332     4.189 r  controlUnit/cathodes_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.414     5.604    controlUnit/cathodes_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124     5.728 r  controlUnit/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.247     6.974    controlUnit/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.152     7.126 r  controlUnit/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.261     9.387    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.785    13.172 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.172    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.936ns  (logic 5.035ns (38.922%)  route 7.901ns (61.078%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[5]_C/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  orologio/count_mod64_3/c_reg[5]_C/Q
                         net (fo=2, routed)           0.953     1.409    orologio/count_mod64_3/c_reg[5]_C_n_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.153     1.562 r  orologio/count_mod64_3/g0_b3__1_i_5/O
                         net (fo=10, routed)          0.906     2.468    orologio/count_mod64_3/g0_b3__1_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.353     2.821 f  orologio/count_mod64_3/g0_b2__1/O
                         net (fo=2, routed)           0.851     3.672    controlUnit/data_input[15]
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.332     4.004 f  controlUnit/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.158     5.162    controlUnit/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.124     5.286 r  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.569     6.855    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  controlUnit/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.464     9.443    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.936 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.936    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.475ns  (logic 5.082ns (40.739%)  route 7.393ns (59.261%))
  Logic Levels:           7  (FDPE=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[5]_P/C
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  orologio/count_mod64_2/c_reg[5]_P/Q
                         net (fo=1, routed)           0.808     1.264    orologio/count_mod64_2/c_reg[5]_P_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.154     1.418 r  orologio/count_mod64_2/g0_b3__0_i_5/O
                         net (fo=9, routed)           0.965     2.383    orologio/count_mod64_2/g0_b3__0_i_5_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.355     2.738 r  orologio/count_mod64_2/g0_b5__0/O
                         net (fo=2, routed)           1.119     3.857    controlUnit/data_input[11]
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.332     4.189 r  controlUnit/cathodes_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.414     5.604    controlUnit/cathodes_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124     5.728 r  controlUnit/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.024     6.751    controlUnit/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.875 r  controlUnit/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.938    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.475 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.475    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.442ns  (logic 5.306ns (42.641%)  route 7.137ns (57.359%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[5]_C/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  orologio/count_mod64_3/c_reg[5]_C/Q
                         net (fo=2, routed)           0.953     1.409    orologio/count_mod64_3/c_reg[5]_C_n_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.153     1.562 r  orologio/count_mod64_3/g0_b3__1_i_5/O
                         net (fo=10, routed)          0.906     2.468    orologio/count_mod64_3/g0_b3__1_i_5_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.353     2.821 f  orologio/count_mod64_3/g0_b2__1/O
                         net (fo=2, routed)           0.851     3.672    controlUnit/data_input[15]
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.332     4.004 f  controlUnit/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.158     5.162    controlUnit/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.124     5.286 r  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.566     6.853    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.152     7.005 r  controlUnit/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.702     8.707    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    12.442 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.442    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            orologio/count_mod64_2/c_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.196ns  (logic 1.638ns (31.522%)  route 3.558ns (68.478%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         2.736     4.224    controlUnit/btnReset_IBUF
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.150     4.374 f  controlUnit/c_reg[3]_LDC_i_2__0/O
                         net (fo=2, routed)           0.822     5.196    orologio/count_mod64_2/c_reg[3]_C_0
    SLICE_X1Y76          LDCE                                         f  orologio/count_mod64_2/c_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            orologio/count_mod64_3/c_reg[4]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.157ns  (logic 1.640ns (31.797%)  route 3.518ns (68.203%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         2.708     4.196    controlUnit/btnReset_IBUF
    SLICE_X4Y81          LUT3 (Prop_lut3_I1_O)        0.152     4.348 f  controlUnit/c_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.810     5.157    orologio/count_mod64_3/c_reg[4]_C_0
    SLICE_X0Y82          FDCE                                         f  orologio/count_mod64_3/c_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_2/c_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.108ns  (logic 1.127ns (22.063%)  route 3.981ns (77.937%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[0]_LDC/G
    SLICE_X0Y79          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  orologio/count_mod64_2/c_reg[0]_LDC/Q
                         net (fo=6, routed)           1.499     2.058    orologio/count_mod64_2/c_reg[0]_LDC_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     2.182 r  orologio/count_mod64_2/c[5]_P_i_2/O
                         net (fo=6, routed)           1.125     3.307    orologio/count_mod64_2/c[5]_P_i_2_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.118     3.425 r  orologio/count_mod64_2/c[5]_P_i_1__0/O
                         net (fo=2, routed)           0.656     4.081    orologio/count_mod64_2/c[5]_P_i_1__0_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.326     4.407 r  orologio/count_mod64_2/c[5]_C_i_1__0/O
                         net (fo=1, routed)           0.701     5.108    orologio/count_mod64_2/c[5]_C_i_1__0_n_0
    SLICE_X1Y75          FDCE                                         r  orologio/count_mod64_2/c_reg[5]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            orologio/count_mod64_1/c_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDPE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[1]_P/C
    SLICE_X4Y75          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  orologio/count_mod64_1/c_reg[1]_P/Q
                         net (fo=3, routed)           0.108     0.249    orologio/count_mod64_1/c_reg[1]_P_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  orologio/count_mod64_1/c[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.294    orologio/count_mod64_1/c[1]_C_i_1_n_0
    SLICE_X5Y75          FDCE                                         r  orologio/count_mod64_1/c_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            orologio/count_mod64_3/c_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDPE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[0]_P/C
    SLICE_X3Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  orologio/count_mod64_3/c_reg[0]_P/Q
                         net (fo=5, routed)           0.110     0.251    orologio/count_mod64_3/c_reg[0]_P_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.045     0.296 r  orologio/count_mod64_3/c[0]_C_i_1__1/O
                         net (fo=1, routed)           0.000     0.296    orologio/count_mod64_3/c[0]_C_i_1__1_n_0
    SLICE_X2Y80          FDCE                                         r  orologio/count_mod64_3/c_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_1/c_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_1/c_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.203ns (67.151%)  route 0.099ns (32.849%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  orologio/count_mod64_1/c_reg[2]_LDC/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_1/c_reg[2]_LDC/Q
                         net (fo=3, routed)           0.099     0.257    orologio/count_mod64_1/c_reg[2]_LDC_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I1_O)        0.045     0.302 r  orologio/count_mod64_1/c[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.302    orologio/count_mod64_1/c[2]_C_i_1_n_0
    SLICE_X6Y76          FDCE                                         r  orologio/count_mod64_1/c_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            orologio/count_mod64_2/c_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.102%)  route 0.118ns (38.898%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDPE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[0]_P/C
    SLICE_X1Y79          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  orologio/count_mod64_2/c_reg[0]_P/Q
                         net (fo=6, routed)           0.118     0.259    orologio/count_mod64_2/c_reg[0]_P_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.304 r  orologio/count_mod64_2/c[0]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.304    orologio/count_mod64_2/c[0]_C_i_1__0_n_0
    SLICE_X3Y79          FDCE                                         r  orologio/count_mod64_2/c_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            orologio/count_mod64_3/c_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.123%)  route 0.123ns (39.877%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDPE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[1]_P/C
    SLICE_X4Y82          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  orologio/count_mod64_3/c_reg[1]_P/Q
                         net (fo=2, routed)           0.123     0.264    orologio/count_mod64_3/c_reg[1]_P_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  orologio/count_mod64_3/c[1]_C_i_1__1/O
                         net (fo=1, routed)           0.000     0.309    orologio/count_mod64_3/c[1]_C_i_1__1_n_0
    SLICE_X3Y82          FDCE                                         r  orologio/count_mod64_3/c_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_2/c_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.867%)  route 0.110ns (35.133%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[0]_LDC/G
    SLICE_X0Y79          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_2/c_reg[0]_LDC/Q
                         net (fo=6, routed)           0.110     0.268    orologio/count_mod64_2/c_reg[0]_LDC_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.045     0.313 r  orologio/count_mod64_2/c[0]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.313    orologio/count_mod64_2/c[0]_P_i_1__0_n_0
    SLICE_X1Y79          FDPE                                         r  orologio/count_mod64_2/c_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            orologio/count_mod64_2/c_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[2]_C/C
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  orologio/count_mod64_2/c_reg[2]_C/Q
                         net (fo=3, routed)           0.105     0.269    orologio/count_mod64_2/c_reg[2]_C_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  orologio/count_mod64_2/c[3]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    orologio/count_mod64_2/c[3]_P_i_1__0_n_0
    SLICE_X3Y76          FDPE                                         r  orologio/count_mod64_2/c_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            orologio/count_mod64_3/c_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[0]_C/C
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  orologio/count_mod64_3/c_reg[0]_C/Q
                         net (fo=5, routed)           0.105     0.269    orologio/count_mod64_3/c_reg[0]_C_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.045     0.314 r  orologio/count_mod64_3/c[0]_P_i_1__1/O
                         net (fo=1, routed)           0.000     0.314    orologio/count_mod64_3/c[0]_P_i_1__1_n_0
    SLICE_X3Y80          FDPE                                         r  orologio/count_mod64_3/c_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            orologio/count_mod64_2/c_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.203ns (64.434%)  route 0.112ns (35.566%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[1]_LDC/G
    SLICE_X1Y74          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_2/c_reg[1]_LDC/Q
                         net (fo=3, routed)           0.112     0.270    orologio/count_mod64_2/c_reg[1]_LDC_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I1_O)        0.045     0.315 r  orologio/count_mod64_2/c[1]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.315    orologio/count_mod64_2/c[1]_C_i_1__0_n_0
    SLICE_X2Y74          FDCE                                         r  orologio/count_mod64_2/c_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            orologio/count_mod64_2/c_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.815%)  route 0.130ns (41.185%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDPE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[2]_P/C
    SLICE_X3Y77          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  orologio/count_mod64_2/c_reg[2]_P/Q
                         net (fo=3, routed)           0.130     0.271    orologio/count_mod64_2/c_reg[2]_P_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.316 r  orologio/count_mod64_2/c[2]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.316    orologio/count_mod64_2/c[2]_C_i_1__0_n_0
    SLICE_X2Y76          FDCE                                         r  orologio/count_mod64_2/c_reg[2]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.905ns  (logic 5.084ns (36.563%)  route 8.821ns (63.437%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.640     5.243    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           1.282     6.981    upButtonDebouncer/upSignal
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.133 f  upButtonDebouncer/c[5]_P_i_5/O
                         net (fo=7, routed)           1.219     8.352    controlUnit/c_reg[0]_P
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.352     8.704 r  controlUnit/cathodes_OBUF[6]_inst_i_32/O
                         net (fo=14, routed)          1.028     9.731    controlUnit/cathodes_OBUF[6]_inst_i_32_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.326    10.057 f  controlUnit/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.810    10.867    controlUnit/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.991 r  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.587    12.578    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.702 r  controlUnit/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.896    15.598    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    19.148 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.148    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.782ns  (logic 5.347ns (38.797%)  route 8.435ns (61.203%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.640     5.243    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           1.282     6.981    upButtonDebouncer/upSignal
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.133 f  upButtonDebouncer/c[5]_P_i_5/O
                         net (fo=7, routed)           1.219     8.352    controlUnit/c_reg[0]_P
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.352     8.704 r  controlUnit/cathodes_OBUF[6]_inst_i_32/O
                         net (fo=14, routed)          1.028     9.731    controlUnit/cathodes_OBUF[6]_inst_i_32_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.326    10.057 f  controlUnit/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.810    10.867    controlUnit/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.991 r  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.569    12.560    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.152    12.712 r  controlUnit/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.528    15.240    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    19.025 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.025    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.683ns  (logic 5.089ns (37.196%)  route 8.593ns (62.804%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.640     5.243    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           1.282     6.981    upButtonDebouncer/upSignal
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.133 f  upButtonDebouncer/c[5]_P_i_5/O
                         net (fo=7, routed)           1.219     8.352    controlUnit/c_reg[0]_P
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.352     8.704 r  controlUnit/cathodes_OBUF[6]_inst_i_32/O
                         net (fo=14, routed)          1.028     9.731    controlUnit/cathodes_OBUF[6]_inst_i_32_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.326    10.057 r  controlUnit/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.810    10.867    controlUnit/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.991 f  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.566    12.557    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I3_O)        0.124    12.681 r  controlUnit/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.689    15.370    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.926 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.926    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.531ns  (logic 5.345ns (39.500%)  route 8.186ns (60.500%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.640     5.243    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           1.282     6.981    upButtonDebouncer/upSignal
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.133 f  upButtonDebouncer/c[5]_P_i_5/O
                         net (fo=7, routed)           1.219     8.352    controlUnit/c_reg[0]_P
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.352     8.704 r  controlUnit/cathodes_OBUF[6]_inst_i_32/O
                         net (fo=14, routed)          1.028     9.731    controlUnit/cathodes_OBUF[6]_inst_i_32_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.326    10.057 f  controlUnit/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.810    10.867    controlUnit/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.991 r  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.587    12.578    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.150    12.728 r  controlUnit/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.261    14.989    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.785    18.774 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.774    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.398ns  (logic 5.027ns (37.521%)  route 8.371ns (62.479%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.640     5.243    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           1.282     6.981    upButtonDebouncer/upSignal
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.133 f  upButtonDebouncer/c[5]_P_i_5/O
                         net (fo=7, routed)           1.219     8.352    controlUnit/c_reg[0]_P
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.352     8.704 r  controlUnit/cathodes_OBUF[6]_inst_i_32/O
                         net (fo=14, routed)          1.028     9.731    controlUnit/cathodes_OBUF[6]_inst_i_32_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.326    10.057 f  controlUnit/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.810    10.867    controlUnit/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.991 r  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.569    12.560    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.684 r  controlUnit/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.464    15.148    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    18.641 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.641    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.904ns  (logic 5.298ns (41.053%)  route 7.607ns (58.947%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.640     5.243    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           1.282     6.981    upButtonDebouncer/upSignal
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.152     7.133 f  upButtonDebouncer/c[5]_P_i_5/O
                         net (fo=7, routed)           1.219     8.352    controlUnit/c_reg[0]_P
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.352     8.704 r  controlUnit/cathodes_OBUF[6]_inst_i_32/O
                         net (fo=14, routed)          1.028     9.731    controlUnit/cathodes_OBUF[6]_inst_i_32_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.326    10.057 f  controlUnit/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.810    10.867    controlUnit/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.991 r  controlUnit/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.566    12.557    controlUnit/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.152    12.709 r  controlUnit/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.702    14.411    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    18.147 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.147    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.482ns  (logic 5.045ns (40.422%)  route 7.436ns (59.578%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.632     5.235    display/counter_instance/clock_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.478     5.713 f  display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          1.436     7.148    display/counter_instance/c_reg[2]_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.331     7.479 f  display/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           1.036     8.515    controlUnit/cathodes_OBUF[6]_inst_i_25_0[0]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.327     8.842 f  controlUnit/cathodes_OBUF[6]_inst_i_37/O
                         net (fo=2, routed)           0.464     9.306    controlUnit/cathodes_OBUF[6]_inst_i_37_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     9.430 r  controlUnit/cathodes_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           1.414    10.845    controlUnit/cathodes_OBUF[6]_inst_i_25_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.969 r  controlUnit/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.024    11.992    controlUnit/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.124    12.116 r  controlUnit/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    14.179    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    17.716 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.716    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memAddressCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledMem[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 4.370ns (46.193%)  route 5.090ns (53.807%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.712     5.315    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  memAddressCounter/internalValue_reg[2]/Q
                         net (fo=39, routed)          2.808     8.578    memAddressCounter/Q[2]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.152     8.730 r  memAddressCounter/ledMem_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.283    11.013    ledMem_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762    14.775 r  ledMem_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.775    ledMem[13]
    V14                                                               r  ledMem[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memAddressCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledMem[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.379ns (48.043%)  route 4.736ns (51.957%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.712     5.315    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  memAddressCounter/internalValue_reg[2]/Q
                         net (fo=39, routed)          2.654     8.425    memAddressCounter/Q[2]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.152     8.577 r  memAddressCounter/ledMem_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.081    10.658    ledMem_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771    14.429 r  ledMem_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.429    ledMem[15]
    V11                                                               r  ledMem[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memAddressCounter/internalValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledMem[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.132ns (45.816%)  route 4.887ns (54.184%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.712     5.315    memAddressCounter/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  memAddressCounter/internalValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  memAddressCounter/internalValue_reg[2]/Q
                         net (fo=39, routed)          2.805     8.576    memAddressCounter/Q[2]
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.124     8.700 r  memAddressCounter/ledMem_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.082    10.782    ledMem_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    14.334 r  ledMem_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.334    ledMem[10]
    U14                                                               r  ledMem[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.186ns (30.050%)  route 0.433ns (69.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    controlUnit/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=40, routed)          0.239     1.895    controlUnit/Q[1]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.940 f  controlUnit/c_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.194     2.133    orologio/count_mod64_3/c_reg[4]_C_0
    SLICE_X5Y82          LDCE                                         f  orologio/count_mod64_3/c_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.187ns (29.506%)  route 0.447ns (70.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    controlUnit/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=40, routed)          0.249     1.904    controlUnit/Q[1]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.046     1.950 f  controlUnit/c_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.198     2.148    orologio/count_mod64_3/c_reg[2]_C_0
    SLICE_X3Y81          FDCE                                         f  orologio/count_mod64_3/c_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.108%)  route 0.476ns (71.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.571     1.490    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           0.329     1.960    controlUnit/upSignal
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  controlUnit/c[5]_P_i_1/O
                         net (fo=38, routed)          0.147     2.152    orologio/count_mod64_3/enableClock
    SLICE_X4Y81          FDPE                                         r  orologio/count_mod64_3/c_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_1/counted_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.186ns (28.157%)  route 0.475ns (71.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    controlUnit/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=40, routed)          0.475     2.130    orologio/count_mod64_1/Q[0]
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.045     2.175 r  orologio/count_mod64_1/counted_i_1/O
                         net (fo=1, routed)           0.000     2.175    orologio/count_mod64_1/counted_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  orologio/count_mod64_1/counted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.186ns (26.704%)  route 0.511ns (73.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.571     1.490    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           0.329     1.960    controlUnit/upSignal
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  controlUnit/c[5]_P_i_1/O
                         net (fo=38, routed)          0.182     2.187    orologio/count_mod64_3/enableClock
    SLICE_X3Y80          FDPE                                         r  orologio/count_mod64_3/c_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.186ns (27.456%)  route 0.491ns (72.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    controlUnit/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=40, routed)          0.249     1.904    controlUnit/Q[1]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.949 f  controlUnit/c_reg[2]_LDC_i_1__1/O
                         net (fo=2, routed)           0.243     2.192    orologio/count_mod64_3/c_reg[2]_P_0
    SLICE_X4Y81          FDPE                                         f  orologio/count_mod64_3/c_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.187ns (27.039%)  route 0.505ns (72.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    controlUnit/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=40, routed)          0.249     1.904    controlUnit/Q[1]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.046     1.950 f  controlUnit/c_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.256     2.206    orologio/count_mod64_3/c_reg[2]_C_0
    SLICE_X5Y81          LDCE                                         f  orologio/count_mod64_3/c_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.186ns (25.603%)  route 0.540ns (74.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.571     1.490    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           0.329     1.960    controlUnit/upSignal
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  controlUnit/c[5]_P_i_1/O
                         net (fo=38, routed)          0.212     2.217    orologio/count_mod64_3/enableClock
    SLICE_X4Y82          FDPE                                         r  orologio/count_mod64_3/c_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upButtonDebouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_3/c_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.231ns (31.152%)  route 0.511ns (68.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.571     1.490    upButtonDebouncer/clock_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  upButtonDebouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  upButtonDebouncer/CLEARED_BTN_reg/Q
                         net (fo=9, routed)           0.329     1.960    controlUnit/upSignal
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  controlUnit/c[5]_P_i_1/O
                         net (fo=38, routed)          0.182     2.187    orologio/count_mod64_3/enableClock
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.045     2.232 r  orologio/count_mod64_3/c[0]_C_i_1__1/O
                         net (fo=1, routed)           0.000     2.232    orologio/count_mod64_3/c[0]_C_i_1__1_n_0
    SLICE_X2Y80          FDCE                                         r  orologio/count_mod64_3/c_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlUnit/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            orologio/count_mod64_1/c_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.186ns (25.889%)  route 0.532ns (74.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    controlUnit/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  controlUnit/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  controlUnit/FSM_onehot_currentState_reg[5]/Q
                         net (fo=40, routed)          0.401     2.057    controlUnit/Q[1]
    SLICE_X7Y74          LUT3 (Prop_lut3_I0_O)        0.045     2.102 f  controlUnit/c_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.233    orologio/count_mod64_1/c_reg[5]_P_0
    SLICE_X7Y74          FDPE                                         f  orologio/count_mod64_1/c_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           361 Endpoints
Min Delay           361 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.547ns  (logic 1.638ns (25.019%)  route 4.909ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT2 (Prop_lut2_I1_O)        0.150     5.717 r  downButtonDebouncer/deb.count[31]_i_2__1/O
                         net (fo=31, routed)          0.830     6.547    downButtonDebouncer/deb.count[31]_i_2__1_n_0
    SLICE_X14Y81         FDRE                                         r  downButtonDebouncer/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.514     4.937    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  downButtonDebouncer/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.547ns  (logic 1.638ns (25.019%)  route 4.909ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT2 (Prop_lut2_I1_O)        0.150     5.717 r  downButtonDebouncer/deb.count[31]_i_2__1/O
                         net (fo=31, routed)          0.830     6.547    downButtonDebouncer/deb.count[31]_i_2__1_n_0
    SLICE_X14Y81         FDRE                                         r  downButtonDebouncer/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.514     4.937    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  downButtonDebouncer/deb.count_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.547ns  (logic 1.638ns (25.019%)  route 4.909ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT2 (Prop_lut2_I1_O)        0.150     5.717 r  downButtonDebouncer/deb.count[31]_i_2__1/O
                         net (fo=31, routed)          0.830     6.547    downButtonDebouncer/deb.count[31]_i_2__1_n_0
    SLICE_X14Y81         FDRE                                         r  downButtonDebouncer/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.514     4.937    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  downButtonDebouncer/deb.count_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.547ns  (logic 1.638ns (25.019%)  route 4.909ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT2 (Prop_lut2_I1_O)        0.150     5.717 r  downButtonDebouncer/deb.count[31]_i_2__1/O
                         net (fo=31, routed)          0.830     6.547    downButtonDebouncer/deb.count[31]_i_2__1_n_0
    SLICE_X14Y81         FDRE                                         r  downButtonDebouncer/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.514     4.937    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  downButtonDebouncer/deb.count_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.501ns  (logic 1.612ns (24.794%)  route 4.889ns (75.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT3 (Prop_lut3_I1_O)        0.124     5.691 r  downButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     6.501    downButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X14Y88         FDRE                                         r  downButtonDebouncer/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  downButtonDebouncer/deb.count_reg[29]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.501ns  (logic 1.612ns (24.794%)  route 4.889ns (75.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT3 (Prop_lut3_I1_O)        0.124     5.691 r  downButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     6.501    downButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X14Y88         FDRE                                         r  downButtonDebouncer/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  downButtonDebouncer/deb.count_reg[30]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.501ns  (logic 1.612ns (24.794%)  route 4.889ns (75.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT3 (Prop_lut3_I1_O)        0.124     5.691 r  downButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     6.501    downButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X14Y88         FDRE                                         r  downButtonDebouncer/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  downButtonDebouncer/deb.count_reg[31]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.612ns (24.847%)  route 4.875ns (75.153%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT3 (Prop_lut3_I1_O)        0.124     5.691 r  downButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.796     6.487    downButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X14Y84         FDRE                                         r  downButtonDebouncer/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.518     4.941    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y84         FDRE                                         r  downButtonDebouncer/deb.count_reg[13]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.612ns (24.847%)  route 4.875ns (75.153%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT3 (Prop_lut3_I1_O)        0.124     5.691 r  downButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.796     6.487    downButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X14Y84         FDRE                                         r  downButtonDebouncer/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.518     4.941    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y84         FDRE                                         r  downButtonDebouncer/deb.count_reg[14]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            downButtonDebouncer/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.612ns (24.847%)  route 4.875ns (75.153%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btnReset_IBUF_inst/O
                         net (fo=126, routed)         4.079     5.567    downButtonDebouncer/btnReset_IBUF
    SLICE_X15Y85         LUT3 (Prop_lut3_I1_O)        0.124     5.691 r  downButtonDebouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.796     6.487    downButtonDebouncer/deb.count[31]_i_1_n_0
    SLICE_X14Y84         FDRE                                         r  downButtonDebouncer/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.518     4.941    downButtonDebouncer/clock_IBUF_BUFG
    SLICE_X14Y84         FDRE                                         r  downButtonDebouncer/deb.count_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            memoriaIntertempi/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.248ns (39.429%)  route 0.381ns (60.571%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[3]_LDC/G
    SLICE_X1Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_2/c_reg[3]_LDC/Q
                         net (fo=1, routed)           0.098     0.256    orologio/count_mod64_2/c_reg[3]_LDC_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  orologio/count_mod64_2/g0_b3__0_i_3/O
                         net (fo=11, routed)          0.159     0.460    orologio/count_mod64_2/g0_b3__0_i_3_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I2_O)        0.045     0.505 r  orologio/count_mod64_2/g0_b3__0/O
                         net (fo=2, routed)           0.124     0.629    memoriaIntertempi/ram_reg_0_15_11_11/D
    SLICE_X2Y77          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     2.029    memoriaIntertempi/ram_reg_0_15_11_11/WCLK
    SLICE_X2Y77          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_11_11/SP/CLK

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            memoriaIntertempi/ram_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.245ns (37.478%)  route 0.409ns (62.522%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[3]_LDC/G
    SLICE_X1Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_2/c_reg[3]_LDC/Q
                         net (fo=1, routed)           0.098     0.256    orologio/count_mod64_2/c_reg[3]_LDC_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  orologio/count_mod64_2/g0_b3__0_i_3/O
                         net (fo=11, routed)          0.236     0.537    orologio/count_mod64_2/g0_b3__0_i_3_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I2_O)        0.042     0.579 r  orologio/count_mod64_2/g0_b2__0/O
                         net (fo=2, routed)           0.075     0.654    memoriaIntertempi/ram_reg_0_15_10_10/D
    SLICE_X2Y77          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     2.029    memoriaIntertempi/ram_reg_0_15_10_10/WCLK
    SLICE_X2Y77          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_10_10/SP/CLK

Slack:                    inf
  Source:                 orologio/count_mod64_2/c_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            memoriaIntertempi/ram_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.252ns (36.376%)  route 0.441ns (63.624%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          LDCE                         0.000     0.000 r  orologio/count_mod64_2/c_reg[3]_LDC/G
    SLICE_X1Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  orologio/count_mod64_2/c_reg[3]_LDC/Q
                         net (fo=1, routed)           0.098     0.256    orologio/count_mod64_2/c_reg[3]_LDC_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  orologio/count_mod64_2/g0_b3__0_i_3/O
                         net (fo=11, routed)          0.159     0.460    orologio/count_mod64_2/g0_b3__0_i_3_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I2_O)        0.049     0.509 r  orologio/count_mod64_2/g0_b4__0/O
                         net (fo=2, routed)           0.184     0.693    memoriaIntertempi/ram_reg_0_15_12_12/D
    SLICE_X2Y77          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     2.029    memoriaIntertempi/ram_reg_0_15_12_12/WCLK
    SLICE_X2Y77          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_12_12/SP/CLK

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            singleHzDivider/count_for_division.counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.256ns (36.411%)  route 0.447ns (63.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=126, routed)         0.447     0.702    singleHzDivider/btnReset_IBUF
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.026    singleHzDivider/clock_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[13]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            singleHzDivider/count_for_division.counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.256ns (36.411%)  route 0.447ns (63.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=126, routed)         0.447     0.702    singleHzDivider/btnReset_IBUF
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.026    singleHzDivider/clock_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[15]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            singleHzDivider/count_for_division.counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.256ns (36.411%)  route 0.447ns (63.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=126, routed)         0.447     0.702    singleHzDivider/btnReset_IBUF
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.026    singleHzDivider/clock_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[17]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            singleHzDivider/count_for_division.counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.256ns (36.411%)  route 0.447ns (63.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=126, routed)         0.447     0.702    singleHzDivider/btnReset_IBUF
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.026    singleHzDivider/clock_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[18]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            singleHzDivider/count_for_division.counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.256ns (36.411%)  route 0.447ns (63.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=126, routed)         0.447     0.702    singleHzDivider/btnReset_IBUF
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.026    singleHzDivider/clock_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[19]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            singleHzDivider/count_for_division.counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.256ns (36.411%)  route 0.447ns (63.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnReset_IBUF_inst/O
                         net (fo=126, routed)         0.447     0.702    singleHzDivider/btnReset_IBUF
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     2.026    singleHzDivider/clock_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  singleHzDivider/count_for_division.counter_reg[20]/C

Slack:                    inf
  Source:                 orologio/count_mod64_3/c_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            memoriaIntertempi/ram_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.223ns (29.744%)  route 0.527ns (70.256%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          LDCE                         0.000     0.000 r  orologio/count_mod64_3/c_reg[0]_LDC/G
    SLICE_X2Y81          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  orologio/count_mod64_3/c_reg[0]_LDC/Q
                         net (fo=5, routed)           0.257     0.435    orologio/count_mod64_3/c_reg[0]_LDC_n_0
    SLICE_X3Y81          LUT3 (Prop_lut3_I1_O)        0.045     0.480 r  orologio/count_mod64_3/ram_reg_0_15_16_16_i_1/O
                         net (fo=7, routed)           0.269     0.750    memoriaIntertempi/ram_reg_0_15_16_16/D
    SLICE_X2Y78          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.865     2.030    memoriaIntertempi/ram_reg_0_15_16_16/WCLK
    SLICE_X2Y78          RAMS32                                       r  memoriaIntertempi/ram_reg_0_15_16_16/SP/CLK





