FIFO_2048_32.v,verilog,xil_defaultlib,../../../../wdc_zedboard.srcs/sources_1/ip/FIFO_2048_32/sim/FIFO_2048_32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
