INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_9th/ALU_arthemetic_and_logical/ALU_arthemetic_and_logical.srcs/sources_1/new/ALU_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_8bit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'F' is not allowed [C:/Users/User/Desktop/FPGA/Lab_Second/Lab_9th/ALU_arthemetic_and_logical/ALU_arthemetic_and_logical.srcs/sources_1/new/ALU_8bit.v:31]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Cout' is not allowed [C:/Users/User/Desktop/FPGA/Lab_Second/Lab_9th/ALU_arthemetic_and_logical/ALU_arthemetic_and_logical.srcs/sources_1/new/ALU_8bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/Lab_9th/ALU_arthemetic_and_logical/ALU_arthemetic_and_logical.srcs/sim_1/new/ALU_8bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_8bit_Testbench
