#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\Pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: GGB
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Nov  2 03:16:50 2023
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/PangoPro/tinyriscv/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v". 
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 168)] | Port gpio[10] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 175)] | Port gpio[9] has been placed at location J19, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:03


Process "Compile" started.
Current time: Thu Nov  2 03:19:47 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.372s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 160)] Elaborating instance u_tinyriscv
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Elaborating module tinyriscv
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 138)] Elaborating instance u_pc_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Elaborating module pc_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 149)] Elaborating instance u_ctrl
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Elaborating module ctrl
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 163)] Elaborating instance u_regs
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Elaborating module regs
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 176)] Elaborating instance u_csr_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 196)] Elaborating instance u_if_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Elaborating module if_id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 209)] Elaborating instance u_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Elaborating module id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 233)] Elaborating instance u_id_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Elaborating module id_ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 258)] Elaborating instance u_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Elaborating module ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 299)] Elaborating instance u_div
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Elaborating module div
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 315)] Elaborating instance u_clint
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Elaborating module clint
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 138)] Net jtag_reset_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_pc_reg has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 149)] Net jtag_halt_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_ctrl has no driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 179)] Elaborating instance u_rom
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 191)] Elaborating instance u_ram
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 203)] Elaborating instance timer_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Elaborating module timer
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Give an initial value for the no drive output pin ack_o in graph of sdm module timer
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 216)] Elaborating instance uart_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module uart
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 255)] The index 8 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 258)] The index 9 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 261)] The index 10 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 264)] The index 11 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 267)] The index 12 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 270)] The index 13 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 273)] The index 14 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 276)] The index 15 of io_in is out range.
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 279)] Elaborating instance gpio_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Elaborating module gpio
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module gpio
W: Verilog-2019: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 288)] Width mismatch between port io_pin_i and signal bound to it for instantiated module gpio
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 294)] Elaborating instance spi_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Elaborating module spi
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module spi
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Elaborating instance u_rib
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    slave_0 = 4'b0000
    slave_1 = 4'b0001
    slave_2 = 4'b0010
    slave_3 = 4'b0011
    slave_4 = 4'b0100
    slave_5 = 4'b0101
    grant0 = 2'b00
    grant1 = 2'b01
    grant2 = 2'b10
    grant3 = 2'b11
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 398)] Elaborating instance u_uart_debug
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Elaborating module uart_debug
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_req_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.073s wall, 0.031s user + 0.031s system = 0.062s CPU (85.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.063s wall, 0.062s user + 0.000s system = 0.062s CPU (99.5%)

Start rtl-infer.
Start DFF-inference.
I: Removed inst succ that is redundant to over.
Executing : DFF-inference successfully.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 38)] Found Ram _rom, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 38)] Found Ram _ram, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 47)] Found Ram regs, depth=32, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 47)] Found Ram regs, depth=32, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.526s wall, 0.344s user + 0.172s system = 0.516s CPU (98.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (103.3%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.053s wall, 0.047s user + 0.000s system = 0.047s CPU (87.9%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N85 N252 rst tx_data_valid 
S0(0001)-->S1(0010): xx11
S1(0010)-->S2(0100): 1x1x
S2(0100)-->S3(1000): 111x
S3(1000)-->S0(0001): 1xxx
S0(0001)-->S0(0001): xx0x
S1(0010)-->S0(0001): xx0x
S2(0100)-->S0(0001): xx0x
S3(1000)-->S0(0001): xx0x

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N56 N74 N98 N133 N171 N414 N1004 write_mem_byte_index 
S0(0001)-->S1(0010): xxxxxxxxxxxxxxxxxxxxxxx
S1(0010)-->S6(0111): xxxxxxxxxxxxxxxxxxxxxxx
S2(0011)-->S3(0100): xxxxxxxxxxxxxxxxxxxxxxx
S3(0100)-->S4(0101): xxxxxxxxxxxxxxxxxxxxxxx
S4(0101)-->S5(0110): xxxxx1xxxxxxxxxxxxxxxxx
S5(0110)-->S10(1011): 1xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S5(0110)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S7(1000)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S8(1001)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S8(1001)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S9(1010)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S10(1011)-->S11(1100): xxxxxxxxxxxxxxxxxxxxxxx
S11(1100)-->S12(1101): x1xxxxxxxxxxxxxxxxxxxxx
S12(1101)-->S8(1001): xx11xxxxxxxxxxxxxxxxxxx
S12(1101)-->S9(1010): xx0xxxxxxxxxxxxxxxxxxxx
S12(1101)-->S13(1110): xx10xxxxxxxxxxxxxxxxxxx
S13(1110)-->S8(1001): xxxxxx01111111111111111
S13(1110)-->S8(1001): xxxxxx01111111011111110
S13(1110)-->S8(1001): xxxxxx01111110111111101
S13(1110)-->S8(1001): xxxxxx01111110011111100
S13(1110)-->S8(1001): xxxxxx01111101111111011
S13(1110)-->S8(1001): xxxxxx01111101011111010
S13(1110)-->S8(1001): xxxxxx01111100111111001
S13(1110)-->S8(1001): xxxxxx01111100011111000
S13(1110)-->S8(1001): xxxxxx01111011111110111
S13(1110)-->S8(1001): xxxxxx01111011011110110
S13(1110)-->S8(1001): xxxxxx01111010111110101
S13(1110)-->S8(1001): xxxxxx01111010011110100
S13(1110)-->S8(1001): xxxxxx01111001111110011
S13(1110)-->S8(1001): xxxxxx01111001011110010
S13(1110)-->S8(1001): xxxxxx01111000111110001
S13(1110)-->S8(1001): xxxxxx01111000011110000
S13(1110)-->S8(1001): xxxxxx01110111111101111
S13(1110)-->S8(1001): xxxxxx01110111011101110
S13(1110)-->S8(1001): xxxxxx01110110111101101
S13(1110)-->S8(1001): xxxxxx01110110011101100
S13(1110)-->S8(1001): xxxxxx01110101111101011
S13(1110)-->S8(1001): xxxxxx01110101011101010
S13(1110)-->S8(1001): xxxxxx01110100111101001
S13(1110)-->S8(1001): xxxxxx01110100011101000
S13(1110)-->S8(1001): xxxxxx01110011111100111
S13(1110)-->S8(1001): xxxxxx01110011011100110
S13(1110)-->S8(1001): xxxxxx01110010111100101
S13(1110)-->S8(1001): xxxxxx01110010011100100
S13(1110)-->S8(1001): xxxxxx01110001111100011
S13(1110)-->S8(1001): xxxxxx01110001011100010
S13(1110)-->S8(1001): xxxxxx01110000111100001
S13(1110)-->S8(1001): xxxxxx01110000011100000
S13(1110)-->S8(1001): xxxxxx01101111111011111
S13(1110)-->S8(1001): xxxxxx01101111011011110
S13(1110)-->S8(1001): xxxxxx01101110111011101
S13(1110)-->S8(1001): xxxxxx01101110011011100
S13(1110)-->S8(1001): xxxxxx01101101111011011
S13(1110)-->S8(1001): xxxxxx01101101011011010
S13(1110)-->S8(1001): xxxxxx01101100111011001
S13(1110)-->S8(1001): xxxxxx01101100011011000
S13(1110)-->S8(1001): xxxxxx01101011111010111
S13(1110)-->S8(1001): xxxxxx01101011011010110
S13(1110)-->S8(1001): xxxxxx01101010111010101
S13(1110)-->S8(1001): xxxxxx01101010011010100
S13(1110)-->S8(1001): xxxxxx01101001111010011
S13(1110)-->S8(1001): xxxxxx01101001011010010
S13(1110)-->S8(1001): xxxxxx01101000111010001
S13(1110)-->S8(1001): xxxxxx01101000011010000
S13(1110)-->S8(1001): xxxxxx01100111111001111
S13(1110)-->S8(1001): xxxxxx01100111011001110
S13(1110)-->S8(1001): xxxxxx01100110111001101
S13(1110)-->S8(1001): xxxxxx01100110011001100
S13(1110)-->S8(1001): xxxxxx01100101111001011
S13(1110)-->S8(1001): xxxxxx01100101011001010
S13(1110)-->S8(1001): xxxxxx01100100111001001
S13(1110)-->S8(1001): xxxxxx01100100011001000
S13(1110)-->S8(1001): xxxxxx01100011111000111
S13(1110)-->S8(1001): xxxxxx01100011011000110
S13(1110)-->S8(1001): xxxxxx01100010111000101
S13(1110)-->S8(1001): xxxxxx01100010011000100
S13(1110)-->S8(1001): xxxxxx01100001111000011
S13(1110)-->S8(1001): xxxxxx01100001011000010
S13(1110)-->S8(1001): xxxxxx01100000111000001
S13(1110)-->S8(1001): xxxxxx01100000011000000
S13(1110)-->S8(1001): xxxxxx01011111110111111
S13(1110)-->S8(1001): xxxxxx01011111010111110
S13(1110)-->S8(1001): xxxxxx01011110110111101
S13(1110)-->S8(1001): xxxxxx01011110010111100
S13(1110)-->S8(1001): xxxxxx01011101110111011
S13(1110)-->S8(1001): xxxxxx01011101010111010
S13(1110)-->S8(1001): xxxxxx01011100110111001
S13(1110)-->S8(1001): xxxxxx01011100010111000
S13(1110)-->S8(1001): xxxxxx01011011110110111
S13(1110)-->S8(1001): xxxxxx01011011010110110
S13(1110)-->S8(1001): xxxxxx01011010110110101
S13(1110)-->S8(1001): xxxxxx01011010010110100
S13(1110)-->S8(1001): xxxxxx01011001110110011
S13(1110)-->S8(1001): xxxxxx01011001010110010
S13(1110)-->S8(1001): xxxxxx01011000110110001
S13(1110)-->S8(1001): xxxxxx01011000010110000
S13(1110)-->S8(1001): xxxxxx01010111110101111
S13(1110)-->S8(1001): xxxxxx01010111010101110
S13(1110)-->S8(1001): xxxxxx01010110110101101
S13(1110)-->S8(1001): xxxxxx01010110010101100
S13(1110)-->S8(1001): xxxxxx01010101110101011
S13(1110)-->S8(1001): xxxxxx01010101010101010
S13(1110)-->S8(1001): xxxxxx01010100110101001
S13(1110)-->S8(1001): xxxxxx01010100010101000
S13(1110)-->S8(1001): xxxxxx01010011110100111
S13(1110)-->S8(1001): xxxxxx01010011010100110
S13(1110)-->S8(1001): xxxxxx01010010110100101
S13(1110)-->S8(1001): xxxxxx01010010010100100
S13(1110)-->S8(1001): xxxxxx01010001110100011
S13(1110)-->S8(1001): xxxxxx01010001010100010
S13(1110)-->S8(1001): xxxxxx01010000110100001
S13(1110)-->S8(1001): xxxxxx01010000010100000
S13(1110)-->S8(1001): xxxxxx01001111110011111
S13(1110)-->S8(1001): xxxxxx01001111010011110
S13(1110)-->S8(1001): xxxxxx01001110110011101
S13(1110)-->S8(1001): xxxxxx01001110010011100
S13(1110)-->S8(1001): xxxxxx01001101110011011
S13(1110)-->S8(1001): xxxxxx01001101010011010
S13(1110)-->S8(1001): xxxxxx01001100110011001
S13(1110)-->S8(1001): xxxxxx01001100010011000
S13(1110)-->S8(1001): xxxxxx01001011110010111
S13(1110)-->S8(1001): xxxxxx01001011010010110
S13(1110)-->S8(1001): xxxxxx01001010110010101
S13(1110)-->S8(1001): xxxxxx01001010010010100
S13(1110)-->S8(1001): xxxxxx01001001110010011
S13(1110)-->S8(1001): xxxxxx01001001010010010
S13(1110)-->S8(1001): xxxxxx01001000110010001
S13(1110)-->S8(1001): xxxxxx01001000010010000
S13(1110)-->S8(1001): xxxxxx01000111110001111
S13(1110)-->S8(1001): xxxxxx01000111010001110
S13(1110)-->S8(1001): xxxxxx01000110110001101
S13(1110)-->S8(1001): xxxxxx01000110010001100
S13(1110)-->S8(1001): xxxxxx01000101110001011
S13(1110)-->S8(1001): xxxxxx01000101010001010
S13(1110)-->S8(1001): xxxxxx01000100110001001
S13(1110)-->S8(1001): xxxxxx01000100010001000
S13(1110)-->S8(1001): xxxxxx01000011110000111
S13(1110)-->S8(1001): xxxxxx01000011010000110
S13(1110)-->S8(1001): xxxxxx01000010110000101
S13(1110)-->S8(1001): xxxxxx01000010010000100
S13(1110)-->S8(1001): xxxxxx01000001110000011
S13(1110)-->S8(1001): xxxxxx01000001010000010
S13(1110)-->S8(1001): xxxxxx01000000110000001
S13(1110)-->S8(1001): xxxxxx01000000010000000
S13(1110)-->S8(1001): xxxxxx00111111101111111
S13(1110)-->S8(1001): xxxxxx00111111001111110
S13(1110)-->S8(1001): xxxxxx00111110101111101
S13(1110)-->S8(1001): xxxxxx00111110001111100
S13(1110)-->S8(1001): xxxxxx00111101101111011
S13(1110)-->S8(1001): xxxxxx00111101001111010
S13(1110)-->S8(1001): xxxxxx00111100101111001
S13(1110)-->S8(1001): xxxxxx00111100001111000
S13(1110)-->S8(1001): xxxxxx00111011101110111
S13(1110)-->S8(1001): xxxxxx00111011001110110
S13(1110)-->S8(1001): xxxxxx00111010101110101
S13(1110)-->S8(1001): xxxxxx00111010001110100
S13(1110)-->S8(1001): xxxxxx00111001101110011
S13(1110)-->S8(1001): xxxxxx00111001001110010
S13(1110)-->S8(1001): xxxxxx00111000101110001
S13(1110)-->S8(1001): xxxxxx00111000001110000
S13(1110)-->S8(1001): xxxxxx00110111101101111
S13(1110)-->S8(1001): xxxxxx00110111001101110
S13(1110)-->S8(1001): xxxxxx00110110101101101
S13(1110)-->S8(1001): xxxxxx00110110001101100
S13(1110)-->S8(1001): xxxxxx00110101101101011
S13(1110)-->S8(1001): xxxxxx00110101001101010
S13(1110)-->S8(1001): xxxxxx00110100101101001
S13(1110)-->S8(1001): xxxxxx00110100001101000
S13(1110)-->S8(1001): xxxxxx00110011101100111
S13(1110)-->S8(1001): xxxxxx00110011001100110
S13(1110)-->S8(1001): xxxxxx00110010101100101
S13(1110)-->S8(1001): xxxxxx00110010001100100
S13(1110)-->S8(1001): xxxxxx00110001101100011
S13(1110)-->S8(1001): xxxxxx00110001001100010
S13(1110)-->S8(1001): xxxxxx00110000101100001
S13(1110)-->S8(1001): xxxxxx00110000001100000
S13(1110)-->S8(1001): xxxxxx00101111101011111
S13(1110)-->S8(1001): xxxxxx00101111001011110
S13(1110)-->S8(1001): xxxxxx00101110101011101
S13(1110)-->S8(1001): xxxxxx00101110001011100
S13(1110)-->S8(1001): xxxxxx00101101101011011
S13(1110)-->S8(1001): xxxxxx00101101001011010
S13(1110)-->S8(1001): xxxxxx00101100101011001
S13(1110)-->S8(1001): xxxxxx00101100001011000
S13(1110)-->S8(1001): xxxxxx00101011101010111
S13(1110)-->S8(1001): xxxxxx00101011001010110
S13(1110)-->S8(1001): xxxxxx00101010101010101
S13(1110)-->S8(1001): xxxxxx00101010001010100
S13(1110)-->S8(1001): xxxxxx00101001101010011
S13(1110)-->S8(1001): xxxxxx00101001001010010
S13(1110)-->S8(1001): xxxxxx00101000101010001
S13(1110)-->S8(1001): xxxxxx00101000001010000
S13(1110)-->S8(1001): xxxxxx00100111101001111
S13(1110)-->S8(1001): xxxxxx00100111001001110
S13(1110)-->S8(1001): xxxxxx00100110101001101
S13(1110)-->S8(1001): xxxxxx00100110001001100
S13(1110)-->S8(1001): xxxxxx00100101101001011
S13(1110)-->S8(1001): xxxxxx00100101001001010
S13(1110)-->S8(1001): xxxxxx00100100101001001
S13(1110)-->S8(1001): xxxxxx00100100001001000
S13(1110)-->S8(1001): xxxxxx00100011101000111
S13(1110)-->S8(1001): xxxxxx00100011001000110
S13(1110)-->S8(1001): xxxxxx00100010101000101
S13(1110)-->S8(1001): xxxxxx00100010001000100
S13(1110)-->S8(1001): xxxxxx00100001101000011
S13(1110)-->S8(1001): xxxxxx00100001001000010
S13(1110)-->S8(1001): xxxxxx00100000101000001
S13(1110)-->S8(1001): xxxxxx00100000001000000
S13(1110)-->S8(1001): xxxxxx00011111100111111
S13(1110)-->S8(1001): xxxxxx00011111000111110
S13(1110)-->S8(1001): xxxxxx00011110100111101
S13(1110)-->S8(1001): xxxxxx00011110000111100
S13(1110)-->S8(1001): xxxxxx00011101100111011
S13(1110)-->S8(1001): xxxxxx00011101000111010
S13(1110)-->S8(1001): xxxxxx00011100100111001
S13(1110)-->S8(1001): xxxxxx00011100000111000
S13(1110)-->S8(1001): xxxxxx00011011100110111
S13(1110)-->S8(1001): xxxxxx00011011000110110
S13(1110)-->S8(1001): xxxxxx00011010100110101
S13(1110)-->S8(1001): xxxxxx00011010000110100
S13(1110)-->S8(1001): xxxxxx00011001100110011
S13(1110)-->S8(1001): xxxxxx00011001000110010
S13(1110)-->S8(1001): xxxxxx00011000100110001
S13(1110)-->S8(1001): xxxxxx00011000000110000
S13(1110)-->S8(1001): xxxxxx00010111100101111
S13(1110)-->S8(1001): xxxxxx00010111000101110
S13(1110)-->S8(1001): xxxxxx00010110100101101
S13(1110)-->S8(1001): xxxxxx00010110000101100
S13(1110)-->S8(1001): xxxxxx00010101100101011
S13(1110)-->S8(1001): xxxxxx00010101000101010
S13(1110)-->S8(1001): xxxxxx00010100100101001
S13(1110)-->S8(1001): xxxxxx00010100000101000
S13(1110)-->S8(1001): xxxxxx00010011100100111
S13(1110)-->S8(1001): xxxxxx00010011000100110
S13(1110)-->S8(1001): xxxxxx00010010100100101
S13(1110)-->S8(1001): xxxxxx00010010000100100
S13(1110)-->S8(1001): xxxxxx00010001100100011
S13(1110)-->S8(1001): xxxxxx00010001000100010
S13(1110)-->S8(1001): xxxxxx00010000100100001
S13(1110)-->S8(1001): xxxxxx00010000000100000
S13(1110)-->S8(1001): xxxxxx00001111100011111
S13(1110)-->S8(1001): xxxxxx00001111000011110
S13(1110)-->S8(1001): xxxxxx00001110100011101
S13(1110)-->S8(1001): xxxxxx00001110000011100
S13(1110)-->S8(1001): xxxxxx00001101100011011
S13(1110)-->S8(1001): xxxxxx00001101000011010
S13(1110)-->S8(1001): xxxxxx00001100100011001
S13(1110)-->S8(1001): xxxxxx00001100000011000
S13(1110)-->S8(1001): xxxxxx00001011100010111
S13(1110)-->S8(1001): xxxxxx00001011000010110
S13(1110)-->S8(1001): xxxxxx00001010100010101
S13(1110)-->S8(1001): xxxxxx00001010000010100
S13(1110)-->S8(1001): xxxxxx00001001100010011
S13(1110)-->S8(1001): xxxxxx00001001000010010
S13(1110)-->S8(1001): xxxxxx00001000100010001
S13(1110)-->S8(1001): xxxxxx00001000000010000
S13(1110)-->S8(1001): xxxxxx00000111100001111
S13(1110)-->S8(1001): xxxxxx00000111000001110
S13(1110)-->S8(1001): xxxxxx00000110100001101
S13(1110)-->S8(1001): xxxxxx00000110000001100
S13(1110)-->S8(1001): xxxxxx00000101100001011
S13(1110)-->S8(1001): xxxxxx00000101000001010
S13(1110)-->S8(1001): xxxxxx00000100100001001
S13(1110)-->S8(1001): xxxxxx00000100000001000
S13(1110)-->S8(1001): xxxxxx00000011100000111
S13(1110)-->S8(1001): xxxxxx00000011000000110
S13(1110)-->S8(1001): xxxxxx00000010100000101
S13(1110)-->S8(1001): xxxxxx00000010000000100
S13(1110)-->S8(1001): xxxxxx00000001100000011
S13(1110)-->S8(1001): xxxxxx00000001000000010
S13(1110)-->S8(1001): xxxxxx00000000100000001
S13(1110)-->S8(1001): xxxxxx00000000000000000
S1(0010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S9(1010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N291 N294 start_i 
S0(00)-->S1(01): x11
S1(01)-->S2(10): 1xx
S2(10)-->S3(11): xx1
S3(11)-->S0(00): xxx
S2(10)-->S0(00): xx0
S3(11)-->S0(00): xx0
S1(01)-->S0(00): xx0
S3(11)-->S0(00): xx0

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N34 
S0(00001)-->S2(00100): 0100
S0(00001)-->S2(00100): 0010
S0(00001)-->S3(01000): 1000
S1(00010)-->S4(10000): xxxx
S2(00100)-->S1(00010): xxxx
S4(10000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S4(10000)-->S0(00001): xxxx

Executing : FSM inference successfully. Time elapsed: 0.094s wall, 0.078s user + 0.016s system = 0.094s CPU (100.0%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N20 (bmsWIDEMUX).
I: Constant propagation done on N17 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N260 (bmsWIDEMUX).
I: Constant propagation done on N245_2 (bmsWIDEMUX).
I: Constant propagation done on N256 (bmsWIDEMUX).
I: Constant propagation done on N247_2 (bmsWIDEMUX).
I: Constant propagation done on N250 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.159s wall, 0.156s user + 0.000s system = 0.156s CPU (98.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Nov  2 03:19:51 2023
Action compile: Peak memory pool usage is 159 MB
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 132)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 133)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 134)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 135)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 136)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 137)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 138)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 139)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 140)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 141)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 142)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 143)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 144)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 145)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 146)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 147)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 148)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 149)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 150)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 151)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 153)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 154)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 155)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 156)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 158)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 159)] Object 'p:gpio[12]' can not be found in current view.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 168)] | Port gpio[10] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 175)] | Port gpio[9] has been placed at location J19, whose type is share pin.
W: ConstraintEditor-4019: Port 'gpio_i[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio_i[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio_i[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio_i[3]' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Save Constraint in file E:/PangoPro/tinyriscv/tinyriscv.fdc success.
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 


Process "Compile" started.
Current time: Thu Nov  2 03:25:44 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.447s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 160)] Elaborating instance u_tinyriscv
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Elaborating module tinyriscv
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 138)] Elaborating instance u_pc_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Elaborating module pc_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 149)] Elaborating instance u_ctrl
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Elaborating module ctrl
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 163)] Elaborating instance u_regs
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Elaborating module regs
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 176)] Elaborating instance u_csr_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 196)] Elaborating instance u_if_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Elaborating module if_id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 209)] Elaborating instance u_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Elaborating module id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 233)] Elaborating instance u_id_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Elaborating module id_ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 258)] Elaborating instance u_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Elaborating module ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 299)] Elaborating instance u_div
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Elaborating module div
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 315)] Elaborating instance u_clint
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Elaborating module clint
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 138)] Net jtag_reset_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_pc_reg has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 149)] Net jtag_halt_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_ctrl has no driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 179)] Elaborating instance u_rom
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 191)] Elaborating instance u_ram
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 203)] Elaborating instance timer_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Elaborating module timer
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Give an initial value for the no drive output pin ack_o in graph of sdm module timer
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 216)] Elaborating instance uart_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module uart
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 255)] The index 8 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 258)] The index 9 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 261)] The index 10 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 264)] The index 11 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 267)] The index 12 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 270)] The index 13 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 273)] The index 14 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 276)] The index 15 of io_in is out range.
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 279)] Elaborating instance gpio_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Elaborating module gpio
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module gpio
W: Verilog-2019: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 288)] Width mismatch between port io_pin_i and signal bound to it for instantiated module gpio
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 294)] Elaborating instance spi_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Elaborating module spi
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module spi
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Elaborating instance u_rib
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    slave_0 = 4'b0000
    slave_1 = 4'b0001
    slave_2 = 4'b0010
    slave_3 = 4'b0011
    slave_4 = 4'b0100
    slave_5 = 4'b0101
    grant0 = 2'b00
    grant1 = 2'b01
    grant2 = 2'b10
    grant3 = 2'b11
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 398)] Elaborating instance u_uart_debug
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Elaborating module uart_debug
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_req_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.072s wall, 0.062s user + 0.016s system = 0.078s CPU (108.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.061s wall, 0.062s user + 0.000s system = 0.062s CPU (102.2%)

Start rtl-infer.
Start DFF-inference.
I: Removed inst succ that is redundant to over.
Executing : DFF-inference successfully.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 38)] Found Ram _rom, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 38)] Found Ram _ram, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 47)] Found Ram regs, depth=32, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 47)] Found Ram regs, depth=32, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.563s wall, 0.312s user + 0.266s system = 0.578s CPU (102.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.055s wall, 0.047s user + 0.000s system = 0.047s CPU (85.1%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N85 N252 rst tx_data_valid 
S0(0001)-->S1(0010): xx11
S1(0010)-->S2(0100): 1x1x
S2(0100)-->S3(1000): 111x
S3(1000)-->S0(0001): 1xxx
S0(0001)-->S0(0001): xx0x
S1(0010)-->S0(0001): xx0x
S2(0100)-->S0(0001): xx0x
S3(1000)-->S0(0001): xx0x

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N56 N74 N98 N133 N171 N414 N1004 write_mem_byte_index 
S0(0001)-->S1(0010): xxxxxxxxxxxxxxxxxxxxxxx
S1(0010)-->S6(0111): xxxxxxxxxxxxxxxxxxxxxxx
S2(0011)-->S3(0100): xxxxxxxxxxxxxxxxxxxxxxx
S3(0100)-->S4(0101): xxxxxxxxxxxxxxxxxxxxxxx
S4(0101)-->S5(0110): xxxxx1xxxxxxxxxxxxxxxxx
S5(0110)-->S10(1011): 1xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S5(0110)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S7(1000)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S8(1001)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S8(1001)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S9(1010)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S10(1011)-->S11(1100): xxxxxxxxxxxxxxxxxxxxxxx
S11(1100)-->S12(1101): x1xxxxxxxxxxxxxxxxxxxxx
S12(1101)-->S8(1001): xx11xxxxxxxxxxxxxxxxxxx
S12(1101)-->S9(1010): xx0xxxxxxxxxxxxxxxxxxxx
S12(1101)-->S13(1110): xx10xxxxxxxxxxxxxxxxxxx
S13(1110)-->S8(1001): xxxxxx01111111111111111
S13(1110)-->S8(1001): xxxxxx01111111011111110
S13(1110)-->S8(1001): xxxxxx01111110111111101
S13(1110)-->S8(1001): xxxxxx01111110011111100
S13(1110)-->S8(1001): xxxxxx01111101111111011
S13(1110)-->S8(1001): xxxxxx01111101011111010
S13(1110)-->S8(1001): xxxxxx01111100111111001
S13(1110)-->S8(1001): xxxxxx01111100011111000
S13(1110)-->S8(1001): xxxxxx01111011111110111
S13(1110)-->S8(1001): xxxxxx01111011011110110
S13(1110)-->S8(1001): xxxxxx01111010111110101
S13(1110)-->S8(1001): xxxxxx01111010011110100
S13(1110)-->S8(1001): xxxxxx01111001111110011
S13(1110)-->S8(1001): xxxxxx01111001011110010
S13(1110)-->S8(1001): xxxxxx01111000111110001
S13(1110)-->S8(1001): xxxxxx01111000011110000
S13(1110)-->S8(1001): xxxxxx01110111111101111
S13(1110)-->S8(1001): xxxxxx01110111011101110
S13(1110)-->S8(1001): xxxxxx01110110111101101
S13(1110)-->S8(1001): xxxxxx01110110011101100
S13(1110)-->S8(1001): xxxxxx01110101111101011
S13(1110)-->S8(1001): xxxxxx01110101011101010
S13(1110)-->S8(1001): xxxxxx01110100111101001
S13(1110)-->S8(1001): xxxxxx01110100011101000
S13(1110)-->S8(1001): xxxxxx01110011111100111
S13(1110)-->S8(1001): xxxxxx01110011011100110
S13(1110)-->S8(1001): xxxxxx01110010111100101
S13(1110)-->S8(1001): xxxxxx01110010011100100
S13(1110)-->S8(1001): xxxxxx01110001111100011
S13(1110)-->S8(1001): xxxxxx01110001011100010
S13(1110)-->S8(1001): xxxxxx01110000111100001
S13(1110)-->S8(1001): xxxxxx01110000011100000
S13(1110)-->S8(1001): xxxxxx01101111111011111
S13(1110)-->S8(1001): xxxxxx01101111011011110
S13(1110)-->S8(1001): xxxxxx01101110111011101
S13(1110)-->S8(1001): xxxxxx01101110011011100
S13(1110)-->S8(1001): xxxxxx01101101111011011
S13(1110)-->S8(1001): xxxxxx01101101011011010
S13(1110)-->S8(1001): xxxxxx01101100111011001
S13(1110)-->S8(1001): xxxxxx01101100011011000
S13(1110)-->S8(1001): xxxxxx01101011111010111
S13(1110)-->S8(1001): xxxxxx01101011011010110
S13(1110)-->S8(1001): xxxxxx01101010111010101
S13(1110)-->S8(1001): xxxxxx01101010011010100
S13(1110)-->S8(1001): xxxxxx01101001111010011
S13(1110)-->S8(1001): xxxxxx01101001011010010
S13(1110)-->S8(1001): xxxxxx01101000111010001
S13(1110)-->S8(1001): xxxxxx01101000011010000
S13(1110)-->S8(1001): xxxxxx01100111111001111
S13(1110)-->S8(1001): xxxxxx01100111011001110
S13(1110)-->S8(1001): xxxxxx01100110111001101
S13(1110)-->S8(1001): xxxxxx01100110011001100
S13(1110)-->S8(1001): xxxxxx01100101111001011
S13(1110)-->S8(1001): xxxxxx01100101011001010
S13(1110)-->S8(1001): xxxxxx01100100111001001
S13(1110)-->S8(1001): xxxxxx01100100011001000
S13(1110)-->S8(1001): xxxxxx01100011111000111
S13(1110)-->S8(1001): xxxxxx01100011011000110
S13(1110)-->S8(1001): xxxxxx01100010111000101
S13(1110)-->S8(1001): xxxxxx01100010011000100
S13(1110)-->S8(1001): xxxxxx01100001111000011
S13(1110)-->S8(1001): xxxxxx01100001011000010
S13(1110)-->S8(1001): xxxxxx01100000111000001
S13(1110)-->S8(1001): xxxxxx01100000011000000
S13(1110)-->S8(1001): xxxxxx01011111110111111
S13(1110)-->S8(1001): xxxxxx01011111010111110
S13(1110)-->S8(1001): xxxxxx01011110110111101
S13(1110)-->S8(1001): xxxxxx01011110010111100
S13(1110)-->S8(1001): xxxxxx01011101110111011
S13(1110)-->S8(1001): xxxxxx01011101010111010
S13(1110)-->S8(1001): xxxxxx01011100110111001
S13(1110)-->S8(1001): xxxxxx01011100010111000
S13(1110)-->S8(1001): xxxxxx01011011110110111
S13(1110)-->S8(1001): xxxxxx01011011010110110
S13(1110)-->S8(1001): xxxxxx01011010110110101
S13(1110)-->S8(1001): xxxxxx01011010010110100
S13(1110)-->S8(1001): xxxxxx01011001110110011
S13(1110)-->S8(1001): xxxxxx01011001010110010
S13(1110)-->S8(1001): xxxxxx01011000110110001
S13(1110)-->S8(1001): xxxxxx01011000010110000
S13(1110)-->S8(1001): xxxxxx01010111110101111
S13(1110)-->S8(1001): xxxxxx01010111010101110
S13(1110)-->S8(1001): xxxxxx01010110110101101
S13(1110)-->S8(1001): xxxxxx01010110010101100
S13(1110)-->S8(1001): xxxxxx01010101110101011
S13(1110)-->S8(1001): xxxxxx01010101010101010
S13(1110)-->S8(1001): xxxxxx01010100110101001
S13(1110)-->S8(1001): xxxxxx01010100010101000
S13(1110)-->S8(1001): xxxxxx01010011110100111
S13(1110)-->S8(1001): xxxxxx01010011010100110
S13(1110)-->S8(1001): xxxxxx01010010110100101
S13(1110)-->S8(1001): xxxxxx01010010010100100
S13(1110)-->S8(1001): xxxxxx01010001110100011
S13(1110)-->S8(1001): xxxxxx01010001010100010
S13(1110)-->S8(1001): xxxxxx01010000110100001
S13(1110)-->S8(1001): xxxxxx01010000010100000
S13(1110)-->S8(1001): xxxxxx01001111110011111
S13(1110)-->S8(1001): xxxxxx01001111010011110
S13(1110)-->S8(1001): xxxxxx01001110110011101
S13(1110)-->S8(1001): xxxxxx01001110010011100
S13(1110)-->S8(1001): xxxxxx01001101110011011
S13(1110)-->S8(1001): xxxxxx01001101010011010
S13(1110)-->S8(1001): xxxxxx01001100110011001
S13(1110)-->S8(1001): xxxxxx01001100010011000
S13(1110)-->S8(1001): xxxxxx01001011110010111
S13(1110)-->S8(1001): xxxxxx01001011010010110
S13(1110)-->S8(1001): xxxxxx01001010110010101
S13(1110)-->S8(1001): xxxxxx01001010010010100
S13(1110)-->S8(1001): xxxxxx01001001110010011
S13(1110)-->S8(1001): xxxxxx01001001010010010
S13(1110)-->S8(1001): xxxxxx01001000110010001
S13(1110)-->S8(1001): xxxxxx01001000010010000
S13(1110)-->S8(1001): xxxxxx01000111110001111
S13(1110)-->S8(1001): xxxxxx01000111010001110
S13(1110)-->S8(1001): xxxxxx01000110110001101
S13(1110)-->S8(1001): xxxxxx01000110010001100
S13(1110)-->S8(1001): xxxxxx01000101110001011
S13(1110)-->S8(1001): xxxxxx01000101010001010
S13(1110)-->S8(1001): xxxxxx01000100110001001
S13(1110)-->S8(1001): xxxxxx01000100010001000
S13(1110)-->S8(1001): xxxxxx01000011110000111
S13(1110)-->S8(1001): xxxxxx01000011010000110
S13(1110)-->S8(1001): xxxxxx01000010110000101
S13(1110)-->S8(1001): xxxxxx01000010010000100
S13(1110)-->S8(1001): xxxxxx01000001110000011
S13(1110)-->S8(1001): xxxxxx01000001010000010
S13(1110)-->S8(1001): xxxxxx01000000110000001
S13(1110)-->S8(1001): xxxxxx01000000010000000
S13(1110)-->S8(1001): xxxxxx00111111101111111
S13(1110)-->S8(1001): xxxxxx00111111001111110
S13(1110)-->S8(1001): xxxxxx00111110101111101
S13(1110)-->S8(1001): xxxxxx00111110001111100
S13(1110)-->S8(1001): xxxxxx00111101101111011
S13(1110)-->S8(1001): xxxxxx00111101001111010
S13(1110)-->S8(1001): xxxxxx00111100101111001
S13(1110)-->S8(1001): xxxxxx00111100001111000
S13(1110)-->S8(1001): xxxxxx00111011101110111
S13(1110)-->S8(1001): xxxxxx00111011001110110
S13(1110)-->S8(1001): xxxxxx00111010101110101
S13(1110)-->S8(1001): xxxxxx00111010001110100
S13(1110)-->S8(1001): xxxxxx00111001101110011
S13(1110)-->S8(1001): xxxxxx00111001001110010
S13(1110)-->S8(1001): xxxxxx00111000101110001
S13(1110)-->S8(1001): xxxxxx00111000001110000
S13(1110)-->S8(1001): xxxxxx00110111101101111
S13(1110)-->S8(1001): xxxxxx00110111001101110
S13(1110)-->S8(1001): xxxxxx00110110101101101
S13(1110)-->S8(1001): xxxxxx00110110001101100
S13(1110)-->S8(1001): xxxxxx00110101101101011
S13(1110)-->S8(1001): xxxxxx00110101001101010
S13(1110)-->S8(1001): xxxxxx00110100101101001
S13(1110)-->S8(1001): xxxxxx00110100001101000
S13(1110)-->S8(1001): xxxxxx00110011101100111
S13(1110)-->S8(1001): xxxxxx00110011001100110
S13(1110)-->S8(1001): xxxxxx00110010101100101
S13(1110)-->S8(1001): xxxxxx00110010001100100
S13(1110)-->S8(1001): xxxxxx00110001101100011
S13(1110)-->S8(1001): xxxxxx00110001001100010
S13(1110)-->S8(1001): xxxxxx00110000101100001
S13(1110)-->S8(1001): xxxxxx00110000001100000
S13(1110)-->S8(1001): xxxxxx00101111101011111
S13(1110)-->S8(1001): xxxxxx00101111001011110
S13(1110)-->S8(1001): xxxxxx00101110101011101
S13(1110)-->S8(1001): xxxxxx00101110001011100
S13(1110)-->S8(1001): xxxxxx00101101101011011
S13(1110)-->S8(1001): xxxxxx00101101001011010
S13(1110)-->S8(1001): xxxxxx00101100101011001
S13(1110)-->S8(1001): xxxxxx00101100001011000
S13(1110)-->S8(1001): xxxxxx00101011101010111
S13(1110)-->S8(1001): xxxxxx00101011001010110
S13(1110)-->S8(1001): xxxxxx00101010101010101
S13(1110)-->S8(1001): xxxxxx00101010001010100
S13(1110)-->S8(1001): xxxxxx00101001101010011
S13(1110)-->S8(1001): xxxxxx00101001001010010
S13(1110)-->S8(1001): xxxxxx00101000101010001
S13(1110)-->S8(1001): xxxxxx00101000001010000
S13(1110)-->S8(1001): xxxxxx00100111101001111
S13(1110)-->S8(1001): xxxxxx00100111001001110
S13(1110)-->S8(1001): xxxxxx00100110101001101
S13(1110)-->S8(1001): xxxxxx00100110001001100
S13(1110)-->S8(1001): xxxxxx00100101101001011
S13(1110)-->S8(1001): xxxxxx00100101001001010
S13(1110)-->S8(1001): xxxxxx00100100101001001
S13(1110)-->S8(1001): xxxxxx00100100001001000
S13(1110)-->S8(1001): xxxxxx00100011101000111
S13(1110)-->S8(1001): xxxxxx00100011001000110
S13(1110)-->S8(1001): xxxxxx00100010101000101
S13(1110)-->S8(1001): xxxxxx00100010001000100
S13(1110)-->S8(1001): xxxxxx00100001101000011
S13(1110)-->S8(1001): xxxxxx00100001001000010
S13(1110)-->S8(1001): xxxxxx00100000101000001
S13(1110)-->S8(1001): xxxxxx00100000001000000
S13(1110)-->S8(1001): xxxxxx00011111100111111
S13(1110)-->S8(1001): xxxxxx00011111000111110
S13(1110)-->S8(1001): xxxxxx00011110100111101
S13(1110)-->S8(1001): xxxxxx00011110000111100
S13(1110)-->S8(1001): xxxxxx00011101100111011
S13(1110)-->S8(1001): xxxxxx00011101000111010
S13(1110)-->S8(1001): xxxxxx00011100100111001
S13(1110)-->S8(1001): xxxxxx00011100000111000
S13(1110)-->S8(1001): xxxxxx00011011100110111
S13(1110)-->S8(1001): xxxxxx00011011000110110
S13(1110)-->S8(1001): xxxxxx00011010100110101
S13(1110)-->S8(1001): xxxxxx00011010000110100
S13(1110)-->S8(1001): xxxxxx00011001100110011
S13(1110)-->S8(1001): xxxxxx00011001000110010
S13(1110)-->S8(1001): xxxxxx00011000100110001
S13(1110)-->S8(1001): xxxxxx00011000000110000
S13(1110)-->S8(1001): xxxxxx00010111100101111
S13(1110)-->S8(1001): xxxxxx00010111000101110
S13(1110)-->S8(1001): xxxxxx00010110100101101
S13(1110)-->S8(1001): xxxxxx00010110000101100
S13(1110)-->S8(1001): xxxxxx00010101100101011
S13(1110)-->S8(1001): xxxxxx00010101000101010
S13(1110)-->S8(1001): xxxxxx00010100100101001
S13(1110)-->S8(1001): xxxxxx00010100000101000
S13(1110)-->S8(1001): xxxxxx00010011100100111
S13(1110)-->S8(1001): xxxxxx00010011000100110
S13(1110)-->S8(1001): xxxxxx00010010100100101
S13(1110)-->S8(1001): xxxxxx00010010000100100
S13(1110)-->S8(1001): xxxxxx00010001100100011
S13(1110)-->S8(1001): xxxxxx00010001000100010
S13(1110)-->S8(1001): xxxxxx00010000100100001
S13(1110)-->S8(1001): xxxxxx00010000000100000
S13(1110)-->S8(1001): xxxxxx00001111100011111
S13(1110)-->S8(1001): xxxxxx00001111000011110
S13(1110)-->S8(1001): xxxxxx00001110100011101
S13(1110)-->S8(1001): xxxxxx00001110000011100
S13(1110)-->S8(1001): xxxxxx00001101100011011
S13(1110)-->S8(1001): xxxxxx00001101000011010
S13(1110)-->S8(1001): xxxxxx00001100100011001
S13(1110)-->S8(1001): xxxxxx00001100000011000
S13(1110)-->S8(1001): xxxxxx00001011100010111
S13(1110)-->S8(1001): xxxxxx00001011000010110
S13(1110)-->S8(1001): xxxxxx00001010100010101
S13(1110)-->S8(1001): xxxxxx00001010000010100
S13(1110)-->S8(1001): xxxxxx00001001100010011
S13(1110)-->S8(1001): xxxxxx00001001000010010
S13(1110)-->S8(1001): xxxxxx00001000100010001
S13(1110)-->S8(1001): xxxxxx00001000000010000
S13(1110)-->S8(1001): xxxxxx00000111100001111
S13(1110)-->S8(1001): xxxxxx00000111000001110
S13(1110)-->S8(1001): xxxxxx00000110100001101
S13(1110)-->S8(1001): xxxxxx00000110000001100
S13(1110)-->S8(1001): xxxxxx00000101100001011
S13(1110)-->S8(1001): xxxxxx00000101000001010
S13(1110)-->S8(1001): xxxxxx00000100100001001
S13(1110)-->S8(1001): xxxxxx00000100000001000
S13(1110)-->S8(1001): xxxxxx00000011100000111
S13(1110)-->S8(1001): xxxxxx00000011000000110
S13(1110)-->S8(1001): xxxxxx00000010100000101
S13(1110)-->S8(1001): xxxxxx00000010000000100
S13(1110)-->S8(1001): xxxxxx00000001100000011
S13(1110)-->S8(1001): xxxxxx00000001000000010
S13(1110)-->S8(1001): xxxxxx00000000100000001
S13(1110)-->S8(1001): xxxxxx00000000000000000
S1(0010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S9(1010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N291 N294 start_i 
S0(00)-->S1(01): x11
S1(01)-->S2(10): 1xx
S2(10)-->S3(11): xx1
S3(11)-->S0(00): xxx
S2(10)-->S0(00): xx0
S3(11)-->S0(00): xx0
S1(01)-->S0(00): xx0
S3(11)-->S0(00): xx0

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N34 
S0(00001)-->S2(00100): 0100
S0(00001)-->S2(00100): 0010
S0(00001)-->S3(01000): 1000
S1(00010)-->S4(10000): xxxx
S2(00100)-->S1(00010): xxxx
S4(10000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S4(10000)-->S0(00001): xxxx

Executing : FSM inference successfully. Time elapsed: 0.086s wall, 0.078s user + 0.016s system = 0.094s CPU (108.5%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N20 (bmsWIDEMUX).
I: Constant propagation done on N17 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N260 (bmsWIDEMUX).
I: Constant propagation done on N245_2 (bmsWIDEMUX).
I: Constant propagation done on N256 (bmsWIDEMUX).
I: Constant propagation done on N247_2 (bmsWIDEMUX).
I: Constant propagation done on N250 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.158s wall, 0.141s user + 0.000s system = 0.141s CPU (89.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Nov  2 03:25:48 2023
Action compile: Peak memory pool usage is 159 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov  2 03:25:48 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 132)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 133)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 134)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 135)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 136)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 137)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 138)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 139)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 140)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 141)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 142)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 143)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 144)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 145)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 146)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 147)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 148)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 149)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 150)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 151)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 153)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 154)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 155)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 156)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 158)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 159)] Object 'p:gpio[12]' can not be found in current view.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 194)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 199)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Nov  2 03:25:51 2023
Action synthesize: Peak memory pool usage is 234 MB
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 132)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 133)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 134)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 135)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 136)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 137)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 138)] Object 'p:gpio[15]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 139)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 140)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 141)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 142)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 143)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 144)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 145)] Object 'p:gpio[14]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 146)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 147)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 148)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 149)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 150)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 151)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 152)] Object 'p:gpio[13]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 153)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 154)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 155)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 156)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 157)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 158)] Object 'p:gpio[12]' can not be found in current view.
E: ConstraintEditor-0046: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 159)] Object 'p:gpio[12]' can not be found in current view.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 194)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 199)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
C: Flow-2004: Constraint file modified: "E:/PangoPro/tinyriscv/tinyriscv.fdc". 
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.


Process "Compile" started.
Current time: Thu Nov  2 03:27:00 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.421s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 160)] Elaborating instance u_tinyriscv
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Elaborating module tinyriscv
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 138)] Elaborating instance u_pc_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Elaborating module pc_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 149)] Elaborating instance u_ctrl
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Elaborating module ctrl
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 163)] Elaborating instance u_regs
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Elaborating module regs
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 176)] Elaborating instance u_csr_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 196)] Elaborating instance u_if_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Elaborating module if_id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 209)] Elaborating instance u_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Elaborating module id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 233)] Elaborating instance u_id_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Elaborating module id_ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 258)] Elaborating instance u_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Elaborating module ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 299)] Elaborating instance u_div
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Elaborating module div
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 315)] Elaborating instance u_clint
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Elaborating module clint
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 138)] Net jtag_reset_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_pc_reg has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 149)] Net jtag_halt_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_ctrl has no driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 179)] Elaborating instance u_rom
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 191)] Elaborating instance u_ram
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 203)] Elaborating instance timer_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Elaborating module timer
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Give an initial value for the no drive output pin ack_o in graph of sdm module timer
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 216)] Elaborating instance uart_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module uart
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 255)] The index 8 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 258)] The index 9 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 261)] The index 10 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 264)] The index 11 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 267)] The index 12 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 270)] The index 13 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 273)] The index 14 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 276)] The index 15 of io_in is out range.
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 279)] Elaborating instance gpio_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Elaborating module gpio
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module gpio
W: Verilog-2019: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 288)] Width mismatch between port io_pin_i and signal bound to it for instantiated module gpio
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 294)] Elaborating instance spi_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Elaborating module spi
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module spi
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Elaborating instance u_rib
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    slave_0 = 4'b0000
    slave_1 = 4'b0001
    slave_2 = 4'b0010
    slave_3 = 4'b0011
    slave_4 = 4'b0100
    slave_5 = 4'b0101
    grant0 = 2'b00
    grant1 = 2'b01
    grant2 = 2'b10
    grant3 = 2'b11
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 398)] Elaborating instance u_uart_debug
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Elaborating module uart_debug
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_req_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.071s wall, 0.062s user + 0.000s system = 0.062s CPU (88.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.061s wall, 0.047s user + 0.000s system = 0.047s CPU (76.6%)

Start rtl-infer.
Start DFF-inference.
I: Removed inst succ that is redundant to over.
Executing : DFF-inference successfully.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 38)] Found Ram _rom, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 38)] Found Ram _ram, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 47)] Found Ram regs, depth=32, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 47)] Found Ram regs, depth=32, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.576s wall, 0.391s user + 0.188s system = 0.578s CPU (100.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (100.6%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.054s wall, 0.047s user + 0.000s system = 0.047s CPU (86.4%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N85 N252 rst tx_data_valid 
S0(0001)-->S1(0010): xx11
S1(0010)-->S2(0100): 1x1x
S2(0100)-->S3(1000): 111x
S3(1000)-->S0(0001): 1xxx
S0(0001)-->S0(0001): xx0x
S1(0010)-->S0(0001): xx0x
S2(0100)-->S0(0001): xx0x
S3(1000)-->S0(0001): xx0x

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N56 N74 N98 N133 N171 N414 N1004 write_mem_byte_index 
S0(0001)-->S1(0010): xxxxxxxxxxxxxxxxxxxxxxx
S1(0010)-->S6(0111): xxxxxxxxxxxxxxxxxxxxxxx
S2(0011)-->S3(0100): xxxxxxxxxxxxxxxxxxxxxxx
S3(0100)-->S4(0101): xxxxxxxxxxxxxxxxxxxxxxx
S4(0101)-->S5(0110): xxxxx1xxxxxxxxxxxxxxxxx
S5(0110)-->S10(1011): 1xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S5(0110)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S6(0111)-->S2(0011): 0xxxxxxxxxxxxxxxxxxxxxx
S7(1000)-->S2(0011): xxxxxxxxxxxxxxxxxxxxxxx
S8(1001)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S8(1001)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S9(1010)-->S7(1000): xxxx1xxxxxxxxxxxxxxxxxx
S10(1011)-->S11(1100): xxxxxxxxxxxxxxxxxxxxxxx
S11(1100)-->S12(1101): x1xxxxxxxxxxxxxxxxxxxxx
S12(1101)-->S8(1001): xx11xxxxxxxxxxxxxxxxxxx
S12(1101)-->S9(1010): xx0xxxxxxxxxxxxxxxxxxxx
S12(1101)-->S13(1110): xx10xxxxxxxxxxxxxxxxxxx
S13(1110)-->S8(1001): xxxxxx01111111111111111
S13(1110)-->S8(1001): xxxxxx01111111011111110
S13(1110)-->S8(1001): xxxxxx01111110111111101
S13(1110)-->S8(1001): xxxxxx01111110011111100
S13(1110)-->S8(1001): xxxxxx01111101111111011
S13(1110)-->S8(1001): xxxxxx01111101011111010
S13(1110)-->S8(1001): xxxxxx01111100111111001
S13(1110)-->S8(1001): xxxxxx01111100011111000
S13(1110)-->S8(1001): xxxxxx01111011111110111
S13(1110)-->S8(1001): xxxxxx01111011011110110
S13(1110)-->S8(1001): xxxxxx01111010111110101
S13(1110)-->S8(1001): xxxxxx01111010011110100
S13(1110)-->S8(1001): xxxxxx01111001111110011
S13(1110)-->S8(1001): xxxxxx01111001011110010
S13(1110)-->S8(1001): xxxxxx01111000111110001
S13(1110)-->S8(1001): xxxxxx01111000011110000
S13(1110)-->S8(1001): xxxxxx01110111111101111
S13(1110)-->S8(1001): xxxxxx01110111011101110
S13(1110)-->S8(1001): xxxxxx01110110111101101
S13(1110)-->S8(1001): xxxxxx01110110011101100
S13(1110)-->S8(1001): xxxxxx01110101111101011
S13(1110)-->S8(1001): xxxxxx01110101011101010
S13(1110)-->S8(1001): xxxxxx01110100111101001
S13(1110)-->S8(1001): xxxxxx01110100011101000
S13(1110)-->S8(1001): xxxxxx01110011111100111
S13(1110)-->S8(1001): xxxxxx01110011011100110
S13(1110)-->S8(1001): xxxxxx01110010111100101
S13(1110)-->S8(1001): xxxxxx01110010011100100
S13(1110)-->S8(1001): xxxxxx01110001111100011
S13(1110)-->S8(1001): xxxxxx01110001011100010
S13(1110)-->S8(1001): xxxxxx01110000111100001
S13(1110)-->S8(1001): xxxxxx01110000011100000
S13(1110)-->S8(1001): xxxxxx01101111111011111
S13(1110)-->S8(1001): xxxxxx01101111011011110
S13(1110)-->S8(1001): xxxxxx01101110111011101
S13(1110)-->S8(1001): xxxxxx01101110011011100
S13(1110)-->S8(1001): xxxxxx01101101111011011
S13(1110)-->S8(1001): xxxxxx01101101011011010
S13(1110)-->S8(1001): xxxxxx01101100111011001
S13(1110)-->S8(1001): xxxxxx01101100011011000
S13(1110)-->S8(1001): xxxxxx01101011111010111
S13(1110)-->S8(1001): xxxxxx01101011011010110
S13(1110)-->S8(1001): xxxxxx01101010111010101
S13(1110)-->S8(1001): xxxxxx01101010011010100
S13(1110)-->S8(1001): xxxxxx01101001111010011
S13(1110)-->S8(1001): xxxxxx01101001011010010
S13(1110)-->S8(1001): xxxxxx01101000111010001
S13(1110)-->S8(1001): xxxxxx01101000011010000
S13(1110)-->S8(1001): xxxxxx01100111111001111
S13(1110)-->S8(1001): xxxxxx01100111011001110
S13(1110)-->S8(1001): xxxxxx01100110111001101
S13(1110)-->S8(1001): xxxxxx01100110011001100
S13(1110)-->S8(1001): xxxxxx01100101111001011
S13(1110)-->S8(1001): xxxxxx01100101011001010
S13(1110)-->S8(1001): xxxxxx01100100111001001
S13(1110)-->S8(1001): xxxxxx01100100011001000
S13(1110)-->S8(1001): xxxxxx01100011111000111
S13(1110)-->S8(1001): xxxxxx01100011011000110
S13(1110)-->S8(1001): xxxxxx01100010111000101
S13(1110)-->S8(1001): xxxxxx01100010011000100
S13(1110)-->S8(1001): xxxxxx01100001111000011
S13(1110)-->S8(1001): xxxxxx01100001011000010
S13(1110)-->S8(1001): xxxxxx01100000111000001
S13(1110)-->S8(1001): xxxxxx01100000011000000
S13(1110)-->S8(1001): xxxxxx01011111110111111
S13(1110)-->S8(1001): xxxxxx01011111010111110
S13(1110)-->S8(1001): xxxxxx01011110110111101
S13(1110)-->S8(1001): xxxxxx01011110010111100
S13(1110)-->S8(1001): xxxxxx01011101110111011
S13(1110)-->S8(1001): xxxxxx01011101010111010
S13(1110)-->S8(1001): xxxxxx01011100110111001
S13(1110)-->S8(1001): xxxxxx01011100010111000
S13(1110)-->S8(1001): xxxxxx01011011110110111
S13(1110)-->S8(1001): xxxxxx01011011010110110
S13(1110)-->S8(1001): xxxxxx01011010110110101
S13(1110)-->S8(1001): xxxxxx01011010010110100
S13(1110)-->S8(1001): xxxxxx01011001110110011
S13(1110)-->S8(1001): xxxxxx01011001010110010
S13(1110)-->S8(1001): xxxxxx01011000110110001
S13(1110)-->S8(1001): xxxxxx01011000010110000
S13(1110)-->S8(1001): xxxxxx01010111110101111
S13(1110)-->S8(1001): xxxxxx01010111010101110
S13(1110)-->S8(1001): xxxxxx01010110110101101
S13(1110)-->S8(1001): xxxxxx01010110010101100
S13(1110)-->S8(1001): xxxxxx01010101110101011
S13(1110)-->S8(1001): xxxxxx01010101010101010
S13(1110)-->S8(1001): xxxxxx01010100110101001
S13(1110)-->S8(1001): xxxxxx01010100010101000
S13(1110)-->S8(1001): xxxxxx01010011110100111
S13(1110)-->S8(1001): xxxxxx01010011010100110
S13(1110)-->S8(1001): xxxxxx01010010110100101
S13(1110)-->S8(1001): xxxxxx01010010010100100
S13(1110)-->S8(1001): xxxxxx01010001110100011
S13(1110)-->S8(1001): xxxxxx01010001010100010
S13(1110)-->S8(1001): xxxxxx01010000110100001
S13(1110)-->S8(1001): xxxxxx01010000010100000
S13(1110)-->S8(1001): xxxxxx01001111110011111
S13(1110)-->S8(1001): xxxxxx01001111010011110
S13(1110)-->S8(1001): xxxxxx01001110110011101
S13(1110)-->S8(1001): xxxxxx01001110010011100
S13(1110)-->S8(1001): xxxxxx01001101110011011
S13(1110)-->S8(1001): xxxxxx01001101010011010
S13(1110)-->S8(1001): xxxxxx01001100110011001
S13(1110)-->S8(1001): xxxxxx01001100010011000
S13(1110)-->S8(1001): xxxxxx01001011110010111
S13(1110)-->S8(1001): xxxxxx01001011010010110
S13(1110)-->S8(1001): xxxxxx01001010110010101
S13(1110)-->S8(1001): xxxxxx01001010010010100
S13(1110)-->S8(1001): xxxxxx01001001110010011
S13(1110)-->S8(1001): xxxxxx01001001010010010
S13(1110)-->S8(1001): xxxxxx01001000110010001
S13(1110)-->S8(1001): xxxxxx01001000010010000
S13(1110)-->S8(1001): xxxxxx01000111110001111
S13(1110)-->S8(1001): xxxxxx01000111010001110
S13(1110)-->S8(1001): xxxxxx01000110110001101
S13(1110)-->S8(1001): xxxxxx01000110010001100
S13(1110)-->S8(1001): xxxxxx01000101110001011
S13(1110)-->S8(1001): xxxxxx01000101010001010
S13(1110)-->S8(1001): xxxxxx01000100110001001
S13(1110)-->S8(1001): xxxxxx01000100010001000
S13(1110)-->S8(1001): xxxxxx01000011110000111
S13(1110)-->S8(1001): xxxxxx01000011010000110
S13(1110)-->S8(1001): xxxxxx01000010110000101
S13(1110)-->S8(1001): xxxxxx01000010010000100
S13(1110)-->S8(1001): xxxxxx01000001110000011
S13(1110)-->S8(1001): xxxxxx01000001010000010
S13(1110)-->S8(1001): xxxxxx01000000110000001
S13(1110)-->S8(1001): xxxxxx01000000010000000
S13(1110)-->S8(1001): xxxxxx00111111101111111
S13(1110)-->S8(1001): xxxxxx00111111001111110
S13(1110)-->S8(1001): xxxxxx00111110101111101
S13(1110)-->S8(1001): xxxxxx00111110001111100
S13(1110)-->S8(1001): xxxxxx00111101101111011
S13(1110)-->S8(1001): xxxxxx00111101001111010
S13(1110)-->S8(1001): xxxxxx00111100101111001
S13(1110)-->S8(1001): xxxxxx00111100001111000
S13(1110)-->S8(1001): xxxxxx00111011101110111
S13(1110)-->S8(1001): xxxxxx00111011001110110
S13(1110)-->S8(1001): xxxxxx00111010101110101
S13(1110)-->S8(1001): xxxxxx00111010001110100
S13(1110)-->S8(1001): xxxxxx00111001101110011
S13(1110)-->S8(1001): xxxxxx00111001001110010
S13(1110)-->S8(1001): xxxxxx00111000101110001
S13(1110)-->S8(1001): xxxxxx00111000001110000
S13(1110)-->S8(1001): xxxxxx00110111101101111
S13(1110)-->S8(1001): xxxxxx00110111001101110
S13(1110)-->S8(1001): xxxxxx00110110101101101
S13(1110)-->S8(1001): xxxxxx00110110001101100
S13(1110)-->S8(1001): xxxxxx00110101101101011
S13(1110)-->S8(1001): xxxxxx00110101001101010
S13(1110)-->S8(1001): xxxxxx00110100101101001
S13(1110)-->S8(1001): xxxxxx00110100001101000
S13(1110)-->S8(1001): xxxxxx00110011101100111
S13(1110)-->S8(1001): xxxxxx00110011001100110
S13(1110)-->S8(1001): xxxxxx00110010101100101
S13(1110)-->S8(1001): xxxxxx00110010001100100
S13(1110)-->S8(1001): xxxxxx00110001101100011
S13(1110)-->S8(1001): xxxxxx00110001001100010
S13(1110)-->S8(1001): xxxxxx00110000101100001
S13(1110)-->S8(1001): xxxxxx00110000001100000
S13(1110)-->S8(1001): xxxxxx00101111101011111
S13(1110)-->S8(1001): xxxxxx00101111001011110
S13(1110)-->S8(1001): xxxxxx00101110101011101
S13(1110)-->S8(1001): xxxxxx00101110001011100
S13(1110)-->S8(1001): xxxxxx00101101101011011
S13(1110)-->S8(1001): xxxxxx00101101001011010
S13(1110)-->S8(1001): xxxxxx00101100101011001
S13(1110)-->S8(1001): xxxxxx00101100001011000
S13(1110)-->S8(1001): xxxxxx00101011101010111
S13(1110)-->S8(1001): xxxxxx00101011001010110
S13(1110)-->S8(1001): xxxxxx00101010101010101
S13(1110)-->S8(1001): xxxxxx00101010001010100
S13(1110)-->S8(1001): xxxxxx00101001101010011
S13(1110)-->S8(1001): xxxxxx00101001001010010
S13(1110)-->S8(1001): xxxxxx00101000101010001
S13(1110)-->S8(1001): xxxxxx00101000001010000
S13(1110)-->S8(1001): xxxxxx00100111101001111
S13(1110)-->S8(1001): xxxxxx00100111001001110
S13(1110)-->S8(1001): xxxxxx00100110101001101
S13(1110)-->S8(1001): xxxxxx00100110001001100
S13(1110)-->S8(1001): xxxxxx00100101101001011
S13(1110)-->S8(1001): xxxxxx00100101001001010
S13(1110)-->S8(1001): xxxxxx00100100101001001
S13(1110)-->S8(1001): xxxxxx00100100001001000
S13(1110)-->S8(1001): xxxxxx00100011101000111
S13(1110)-->S8(1001): xxxxxx00100011001000110
S13(1110)-->S8(1001): xxxxxx00100010101000101
S13(1110)-->S8(1001): xxxxxx00100010001000100
S13(1110)-->S8(1001): xxxxxx00100001101000011
S13(1110)-->S8(1001): xxxxxx00100001001000010
S13(1110)-->S8(1001): xxxxxx00100000101000001
S13(1110)-->S8(1001): xxxxxx00100000001000000
S13(1110)-->S8(1001): xxxxxx00011111100111111
S13(1110)-->S8(1001): xxxxxx00011111000111110
S13(1110)-->S8(1001): xxxxxx00011110100111101
S13(1110)-->S8(1001): xxxxxx00011110000111100
S13(1110)-->S8(1001): xxxxxx00011101100111011
S13(1110)-->S8(1001): xxxxxx00011101000111010
S13(1110)-->S8(1001): xxxxxx00011100100111001
S13(1110)-->S8(1001): xxxxxx00011100000111000
S13(1110)-->S8(1001): xxxxxx00011011100110111
S13(1110)-->S8(1001): xxxxxx00011011000110110
S13(1110)-->S8(1001): xxxxxx00011010100110101
S13(1110)-->S8(1001): xxxxxx00011010000110100
S13(1110)-->S8(1001): xxxxxx00011001100110011
S13(1110)-->S8(1001): xxxxxx00011001000110010
S13(1110)-->S8(1001): xxxxxx00011000100110001
S13(1110)-->S8(1001): xxxxxx00011000000110000
S13(1110)-->S8(1001): xxxxxx00010111100101111
S13(1110)-->S8(1001): xxxxxx00010111000101110
S13(1110)-->S8(1001): xxxxxx00010110100101101
S13(1110)-->S8(1001): xxxxxx00010110000101100
S13(1110)-->S8(1001): xxxxxx00010101100101011
S13(1110)-->S8(1001): xxxxxx00010101000101010
S13(1110)-->S8(1001): xxxxxx00010100100101001
S13(1110)-->S8(1001): xxxxxx00010100000101000
S13(1110)-->S8(1001): xxxxxx00010011100100111
S13(1110)-->S8(1001): xxxxxx00010011000100110
S13(1110)-->S8(1001): xxxxxx00010010100100101
S13(1110)-->S8(1001): xxxxxx00010010000100100
S13(1110)-->S8(1001): xxxxxx00010001100100011
S13(1110)-->S8(1001): xxxxxx00010001000100010
S13(1110)-->S8(1001): xxxxxx00010000100100001
S13(1110)-->S8(1001): xxxxxx00010000000100000
S13(1110)-->S8(1001): xxxxxx00001111100011111
S13(1110)-->S8(1001): xxxxxx00001111000011110
S13(1110)-->S8(1001): xxxxxx00001110100011101
S13(1110)-->S8(1001): xxxxxx00001110000011100
S13(1110)-->S8(1001): xxxxxx00001101100011011
S13(1110)-->S8(1001): xxxxxx00001101000011010
S13(1110)-->S8(1001): xxxxxx00001100100011001
S13(1110)-->S8(1001): xxxxxx00001100000011000
S13(1110)-->S8(1001): xxxxxx00001011100010111
S13(1110)-->S8(1001): xxxxxx00001011000010110
S13(1110)-->S8(1001): xxxxxx00001010100010101
S13(1110)-->S8(1001): xxxxxx00001010000010100
S13(1110)-->S8(1001): xxxxxx00001001100010011
S13(1110)-->S8(1001): xxxxxx00001001000010010
S13(1110)-->S8(1001): xxxxxx00001000100010001
S13(1110)-->S8(1001): xxxxxx00001000000010000
S13(1110)-->S8(1001): xxxxxx00000111100001111
S13(1110)-->S8(1001): xxxxxx00000111000001110
S13(1110)-->S8(1001): xxxxxx00000110100001101
S13(1110)-->S8(1001): xxxxxx00000110000001100
S13(1110)-->S8(1001): xxxxxx00000101100001011
S13(1110)-->S8(1001): xxxxxx00000101000001010
S13(1110)-->S8(1001): xxxxxx00000100100001001
S13(1110)-->S8(1001): xxxxxx00000100000001000
S13(1110)-->S8(1001): xxxxxx00000011100000111
S13(1110)-->S8(1001): xxxxxx00000011000000110
S13(1110)-->S8(1001): xxxxxx00000010100000101
S13(1110)-->S8(1001): xxxxxx00000010000000100
S13(1110)-->S8(1001): xxxxxx00000001100000011
S13(1110)-->S8(1001): xxxxxx00000001000000010
S13(1110)-->S8(1001): xxxxxx00000000100000001
S13(1110)-->S8(1001): xxxxxx00000000000000000
S1(0010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx
S9(1010)-->S6(0111): xxxx0xxxxxxxxxxxxxxxxxx

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N291 N294 start_i 
S0(00)-->S1(01): x11
S1(01)-->S2(10): 1xx
S2(10)-->S3(11): xx1
S3(11)-->S0(00): xxx
S2(10)-->S0(00): xx0
S3(11)-->S0(00): xx0
S1(01)-->S0(00): xx0
S3(11)-->S0(00): xx0

I: FSM csr_state_fsm[4:0] inferred.
FSM csr_state_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N34 
S0(00001)-->S2(00100): 0100
S0(00001)-->S2(00100): 0010
S0(00001)-->S3(01000): 1000
S1(00010)-->S4(10000): xxxx
S2(00100)-->S1(00010): xxxx
S4(10000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S3(01000)-->S0(00001): xxxx
S4(10000)-->S0(00001): xxxx

Executing : FSM inference successfully. Time elapsed: 0.092s wall, 0.062s user + 0.000s system = 0.062s CPU (67.6%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N20 (bmsWIDEMUX).
I: Constant propagation done on N17 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N260 (bmsWIDEMUX).
I: Constant propagation done on N245_2 (bmsWIDEMUX).
I: Constant propagation done on N256 (bmsWIDEMUX).
I: Constant propagation done on N247_2 (bmsWIDEMUX).
I: Constant propagation done on N250 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.179s wall, 0.188s user + 0.016s system = 0.203s CPU (113.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:6s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Nov  2 03:27:05 2023
Action compile: Peak memory pool usage is 159 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov  2 03:27:05 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
Constraint check end.
Start pre-mapping.
I: Removed bmsWIDEMUX inst N607 that is redundant to N562
I: Removed bmsPMUX inst N593 that is redundant to N548
I: Removed bmsSUB inst N88 that is redundant to N55
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
W: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number:164)] The forced initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'csr_state_fsm[4:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/core/clint.v(line number:105)] The user initial state for regs on FSM csr_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'csr_state_fsm[4:0]':
I: from  u_tinyriscv/u_clint/csr_state[4] u_tinyriscv/u_clint/csr_state[3] u_tinyriscv/u_clint/csr_state[2] u_tinyriscv/u_clint/csr_state[1] u_tinyriscv/u_clint/csr_state[0]
I: to  u_tinyriscv/u_clint/csr_state_4 u_tinyriscv/u_clint/csr_state_3 u_tinyriscv/u_clint/csr_state_2 u_tinyriscv/u_clint/csr_state_1 u_tinyriscv/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/core/div.v(line number:64)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_tinyriscv/u_div/state[1] u_tinyriscv/u_div/state[0]
I: to  u_tinyriscv/u_div/state_3 u_tinyriscv/u_div/state_2 u_tinyriscv/u_div/state_1 u_tinyriscv/u_div/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number:97)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 00000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_uart_debug/state[3] u_uart_debug/state[2] u_uart_debug/state[1] u_uart_debug/state[0]
I: to  u_uart_debug/state_13 u_uart_debug/state_12 u_uart_debug/state_11 u_uart_debug/state_10 u_uart_debug/state_9 u_uart_debug/state_8 u_uart_debug/state_7 u_uart_debug/state_6 u_uart_debug/state_5 u_uart_debug/state_4 u_uart_debug/state_3 u_uart_debug/state_2 u_uart_debug/state_1 u_uart_debug/state_0
I: 0001 => 00000000000001
I: 0010 => 00000000000010
I: 0011 => 00000000000100
I: 0100 => 00000000001000
I: 0101 => 00000000010000
I: 0110 => 00000000100000
I: 0111 => 00000001000000
I: 1000 => 00000010000000
I: 1001 => 00000100000000
I: 1010 => 00001000000000
I: 1011 => 00010000000000
I: 1100 => 00100000000000
I: 1101 => 01000000000000
I: 1110 => 10000000000000
I: Constant propagation done on spi_0/N228 (bmsWIDEMUX).
I: Constant propagation done on uart_0/N413 (bmsREDOR).
I: Constant propagation done on uart_0/N471 (bmsREDOR).
I: Constant propagation done on uart_0/N654_0 (bmsREDAND).
I: Constant propagation done on uart_0/N655_0 (bmsREDAND).
I: Constant propagation done on uart_0/N656_0 (bmsREDAND).
I: Constant propagation done on uart_0/N449 (bmsREDOR).
I: Constant propagation done on uart_0/N514 (bmsWIDEMUX).
I: Constant propagation done on timer_0/N83 (bmsWIDEMUX).
I: Constant propagation done on u_rib/N15 (bmsPMUX).
W: Removed bmsWIDEDFFRSE inst uart_rx[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst cause[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst waddr_o[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst need_to_rec_bytes[7:0] at 1 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.453s wall, 0.359s user + 0.062s system = 0.422s CPU (93.2%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_tinyriscv/u_if_id/int_flag_o[7:0] at 7 that is stuck at constant 0.
I: Removed bmsWIDEINV inst u_tinyriscv/u_ex/N75 that is redundant to u_tinyriscv/u_div/N52
I: Removed bmsDECODER inst u_uart_debug/rx_data_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_3_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_5_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_6_decode_a that is redundant to u_uart_debug/rx_data_2_decode_a
I: Removed bmsDECODER inst u_uart_debug/rx_data_decode_b that is redundant to u_uart_debug/rx_data_3_decode_b
Executing : mod-gen successfully. Time elapsed: 2.702s wall, 2.562s user + 0.109s system = 2.672s CPU (98.9%)

Start logic-optimization.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/write_mem_addr[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/write_mem_addr[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_debug/mem_addr_o[31:0] at 0 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 11.891s wall, 10.859s user + 0.953s system = 11.812s CPU (99.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/need_to_rec_bytes[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[62][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_0/uart_rx[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/cause[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_clint/waddr_o[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_if_id/int_flag_o[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_div/op_o[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_id_ex/csr_waddr_o[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/rx_data[64][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/write_mem_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/write_mem_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/fw_file_size[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_debug/mem_addr_o[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_R inst u_tinyriscv/u_clint/we_o that is redundant to u_tinyriscv/u_clint/waddr_o[8]
W: Removed GTP_DFF_R inst u_uart_debug/write_mem_byte_index[1] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 1.198s wall, 1.188s user + 0.000s system = 1.188s CPU (99.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 40.735s wall, 39.938s user + 0.266s system = 40.203s CPU (98.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 5.415s wall, 4.891s user + 0.031s system = 4.922s CPU (90.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.581s wall, 0.500s user + 0.000s system = 0.500s CPU (86.1%)

W: Unable to honor max fanout constraint for gtp_inv driven net u_tinyriscv/u_pc_reg/N2_1
W: Unable to honor max fanout constraint for gtp_inv driven net u_tinyriscv/u_pc_reg/N2_1

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      12 uses
GTP_DFF_E                    97 uses
GTP_DFF_R                   487 uses
GTP_DFF_RE                  944 uses
GTP_DFF_S                     3 uses
GTP_DFF_SE                    9 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     26 uses
GTP_LUT2                    160 uses
GTP_LUT3                    661 uses
GTP_LUT4                    606 uses
GTP_LUT5                   1283 uses
GTP_LUT5CARRY               896 uses
GTP_LUT5M                  2970 uses
GTP_MUX2LUT6               1138 uses
GTP_MUX2LUT7                515 uses
GTP_MUX2LUT8                253 uses
GTP_RAM32X1DP               288 uses
GTP_RAM32X1SP              8192 uses

I/O ports: 24
GTP_INBUF                   5 uses
GTP_IOBUF                   8 uses
GTP_OUTBUF                  7 uses
GTP_OUTBUFT                 4 uses

Mapping Summary:
Total LUTs: 15082 of 42800 (35.24%)
	LUTs as dram: 8480 of 17000 (49.88%)
	LUTs as logic: 6602
Total Registers: 1552 of 64200 (2.42%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 24 of 296 (8.11%)


Overview of Control Sets:

Number of unique control sets : 66

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 2        | 2                 0
  [4, 6)      | 7        | 7                 0
  [6, 8)      | 2        | 2                 0
  [8, 10)     | 11       | 11                0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 38       | 38                0
--------------------------------------------------------------
  The maximum fanout: 171
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 12
  NO              NO                YES                0
  NO              YES               NO                 490
  YES             NO                NO                 97
  YES             NO                YES                0
  YES             YES               NO                 953
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_debug_pin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:1m:16s
Action synthesize: CPU time elapsed is 0h:1m:11s
Action synthesize: Process CPU time elapsed is 0h:1m:11s
Current time: Thu Nov  2 03:28:20 2023
Action synthesize: Peak memory pool usage is 656 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov  2 03:28:42 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance gpio_0/gpio_ctrl[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: spi_0/N11.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: spi_0/N14_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: timer_0/N9_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: timer_0/N10.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N67_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N77_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_csr_reg/N76.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N113_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N198.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N345.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N523_7_0/gateop, insts:33.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N36_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N54_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N107.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N116.fsub_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N120_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N177_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N699.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N702_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N906_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_div/N180_1_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N934_1_0/gateop, insts:21.
I: Infer CARRY group, base inst: u_tinyriscv/u_pc_reg/N10_1_0/gateop, insts:30.
I: Infer CARRY group, base inst: u_tinyriscv/u_regs/N17.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv/u_regs/N30.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N7_1_2/gateop, insts:62.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N10_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N21_1/gateop, insts:32.
I: Infer CARRY group, base inst: u_uart_debug/N56.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_uart_debug/N71.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_uart_debug/N98.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N144_4_0/gateop, insts:16.
I: Infer CARRY group, base inst: u_uart_debug/N237_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N291_1_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_uart_debug/N311_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_uart_debug/N342_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_uart_debug/N859_6_0/gateop, insts:30.
I: Infer CARRY group, base inst: uart_0/N84_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: uart_0/N85.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N153.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: uart_0/N156_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_tinyriscv/u_clint/N46_1.fsub_0/gateop, insts:30.
I: Infer CARRY group, base inst: u_tinyriscv/u_csr_reg/N5_1_1/gateop, insts:63.
I: Infer CARRY group, base inst: u_tinyriscv/u_ex/N4_m1/gopapm, insts:4.
Device mapping done.
Total device mapping takes 2.08 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4         | 84            | 5                  
| IOCKDLY               | 0         | 40            | 0                  
| FF                    | 1552      | 64200         | 3                  
| LUT                   | 15082     | 42800         | 36                 
| Distributed RAM       | 8480      | 17000         | 50                 
| DLL                   | 0         | 10            | 0                  
| DQSL                  | 0         | 18            | 0                  
| DRM                   | 1         | 134           | 1                  
| FUSECODE              | 0         | 1             | 0                  
| IO                    | 24        | 296           | 9                  
| IOCKDIV               | 0         | 20            | 0                  
| IOCKGATE              | 0         | 20            | 0                  
| IPAL                  | 0         | 1             | 0                  
| PLL                   | 0         | 5             | 0                  
| RCKB                  | 0         | 24            | 0                  
| SCANCHAIN             | 0         | 2             | 0                  
| START                 | 0         | 1             | 0                  
| USCM                  | 1         | 30            | 4                  
| HSST                  | 0         | 1             | 0                  
| OSC                   | 0         | 1             | 0                  
| CRYSTAL               | 0         | 2             | 0                  
| RESCAL                | 0         | 4             | 0                  
| UDID                  | 0         | 1             | 0                  
| PCIE                  | 0         | 1             | 0                  
+-------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:10s
Action dev_map: CPU time elapsed is 0h:0m:8s
Action dev_map: Process CPU time elapsed is 0h:0m:8s
Current time: Thu Nov  2 03:28:51 2023
Action dev_map: Peak memory pool usage is 500 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov  2 03:28:52 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio[0]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[0]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[1]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[1]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[2]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[2]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[3]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[3]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[4]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 7)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
Executing : def_port {gpio[4]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[5]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 8)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
Executing : def_port {gpio[5]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[6]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[6]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[7]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[7]} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[8]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[8]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[9]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[9]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[10]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[10]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[11]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[11]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {halted_ind} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {halted_ind} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {over} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {over} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_clk} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_mosi} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_ss} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_ss} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {succ} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {succ} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx_pin} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx_pin} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {gpio_i[0]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 23)] Object 'gpio_i[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {gpio_i[0]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {gpio_i[1]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 24)] Object 'gpio_i[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {gpio_i[1]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {gpio_i[2]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 25)] Object 'gpio_i[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {gpio_i[2]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {gpio_i[3]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 26)] Object 'gpio_i[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {gpio_i[3]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.pcf(line number: 27)] | Port rst has been placed at location K18, whose type is share pin.
Executing : def_port {rst} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_miso} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_debug_pin} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_debug_pin} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx_pin} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx_pin} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: u_uart_debug/rx_data_1/iGopDrm, insts:2.
Phase 1.1 1st GP placement started.
Design Utilization : 36%.
Wirelength after clock region global placement is 105577.
1st GP placement takes 22.47 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.20 sec.

Pre global placement takes 24.66 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_119_5.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_119_6.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_39_5.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_39_6.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_35_5.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_35_6.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_23_5.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_23_6.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_67_374.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_67_373.
Placed fixed group with base inst gpio_tri[10]/opit_1 on IOL_47_374.
Placed fixed group with base inst gpio_tri[11]/opit_1 on IOL_47_373.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst over_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst spi_clk_obuf/opit_1 on IOL_187_6.
Placed fixed group with base inst spi_miso_ibuf/opit_1 on IOL_187_5.
Placed fixed group with base inst spi_mosi_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst spi_ss_obuf/opit_1 on IOL_123_5.
Placed fixed group with base inst succ_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst uart_debug_pin_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_43_6.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -11253.
	7 iterations finished.
	Final slack -5042.
Super clustering done.
Design Utilization : 36%.
2nd GP placement takes 24.91 sec.

Wirelength after global placement is 127429.
Global placement takes 24.95 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 128137.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -11253.
	7 iterations finished.
	Final slack -5042.
Super clustering done.
Design Utilization : 36%.
3rd GP placement takes 23.97 sec.

Wirelength after post global placement is 114598.
Post global placement takes 23.98 sec.

Phase 4 Legalization started.
The average distance in LP is 6.701609.
Wirelength after legalization is 198917.
Legalization takes 4.45 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -1031.
Replication placement takes 1.64 sec.

Wirelength after replication placement is 198917.
Phase 5.2 DP placement started.
Legalized cost -1031.000000.
The detailed placement ends at 2th iteration.
DP placement takes 21.06 sec.

Wirelength after detailed placement is 215466.
Timing-driven detailed placement takes 22.72 sec.

Worst slack is 1275, TNS after placement is 0.
Placement done.
Total placement takes 105.56 sec.
Finished placement. (CPU time elapsed 0h:01m:45s)

Routing started.
Building routing graph takes 2.66 sec.
Worst slack is 1275, TNS before global route is 0.
Processing design graph takes 0.91 sec.
Total memory for routing:
	128.448427 M.
Total nets for routing : 14810.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 95 nets, it takes 0.30 sec.
Unrouted nets 64 at the end of iteration 0.
Unrouted nets 32 at the end of iteration 1.
Unrouted nets 26 at the end of iteration 2.
Unrouted nets 27 at the end of iteration 3.
Unrouted nets 18 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 6 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 0 at the end of iteration 31.
Global Routing step 2 processed 362 nets, it takes 1.09 sec.
Unrouted nets 286 at the end of iteration 0.
Unrouted nets 219 at the end of iteration 1.
Unrouted nets 152 at the end of iteration 2.
Unrouted nets 124 at the end of iteration 3.
Unrouted nets 107 at the end of iteration 4.
Unrouted nets 80 at the end of iteration 5.
Unrouted nets 71 at the end of iteration 6.
Unrouted nets 60 at the end of iteration 7.
Unrouted nets 51 at the end of iteration 8.
Unrouted nets 46 at the end of iteration 9.
Unrouted nets 37 at the end of iteration 10.
Unrouted nets 32 at the end of iteration 11.
Unrouted nets 26 at the end of iteration 12.
Unrouted nets 27 at the end of iteration 13.
Unrouted nets 17 at the end of iteration 14.
Unrouted nets 15 at the end of iteration 15.
Unrouted nets 19 at the end of iteration 16.
Unrouted nets 13 at the end of iteration 17.
Unrouted nets 11 at the end of iteration 18.
Unrouted nets 6 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 3 processed 373 nets, it takes 20.39 sec.
Global routing takes 21.81 sec.
Total 22321 subnets.
    forward max bucket size 3568 , backward 3197.
        Unrouted nets 17900 at the end of iteration 0.
    route iteration 0, CPU time elapsed 7.437500 sec.
    forward max bucket size 3975 , backward 4748.
        Unrouted nets 16171 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.312500 sec.
    forward max bucket size 3811 , backward 5334.
        Unrouted nets 14671 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.656250 sec.
    forward max bucket size 3354 , backward 4790.
        Unrouted nets 13628 at the end of iteration 3.
    route iteration 3, CPU time elapsed 5.125000 sec.
    forward max bucket size 3516 , backward 4300.
        Unrouted nets 12568 at the end of iteration 4.
    route iteration 4, CPU time elapsed 5.875000 sec.
    forward max bucket size 2306 , backward 3564.
        Unrouted nets 11573 at the end of iteration 5.
    route iteration 5, CPU time elapsed 6.953125 sec.
    forward max bucket size 2906 , backward 4706.
        Unrouted nets 10455 at the end of iteration 6.
    route iteration 6, CPU time elapsed 5.984375 sec.
    forward max bucket size 3797 , backward 6800.
        Unrouted nets 9060 at the end of iteration 7.
    route iteration 7, CPU time elapsed 5.640625 sec.
    forward max bucket size 1856 , backward 5257.
        Unrouted nets 7763 at the end of iteration 8.
    route iteration 8, CPU time elapsed 5.328125 sec.
    forward max bucket size 3449 , backward 5072.
        Unrouted nets 6792 at the end of iteration 9.
    route iteration 9, CPU time elapsed 4.828125 sec.
    forward max bucket size 3150 , backward 3664.
        Unrouted nets 5964 at the end of iteration 10.
    route iteration 10, CPU time elapsed 4.375000 sec.
    forward max bucket size 653 , backward 2673.
        Unrouted nets 5189 at the end of iteration 11.
    route iteration 11, CPU time elapsed 4.046875 sec.
    forward max bucket size 2349 , backward 5089.
        Unrouted nets 4689 at the end of iteration 12.
    route iteration 12, CPU time elapsed 3.625000 sec.
    forward max bucket size 2239 , backward 5029.
        Unrouted nets 4154 at the end of iteration 13.
    route iteration 13, CPU time elapsed 3.265625 sec.
    forward max bucket size 1662 , backward 2365.
        Unrouted nets 3810 at the end of iteration 14.
    route iteration 14, CPU time elapsed 3.031250 sec.
    forward max bucket size 2270 , backward 5071.
        Unrouted nets 3410 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.640625 sec.
    forward max bucket size 1236 , backward 3040.
        Unrouted nets 3027 at the end of iteration 16.
    route iteration 16, CPU time elapsed 2.609375 sec.
    forward max bucket size 758 , backward 2990.
        Unrouted nets 2828 at the end of iteration 17.
    route iteration 17, CPU time elapsed 2.453125 sec.
    forward max bucket size 717 , backward 3348.
        Unrouted nets 2554 at the end of iteration 18.
    route iteration 18, CPU time elapsed 2.343750 sec.
    forward max bucket size 1451 , backward 3052.
        Unrouted nets 2352 at the end of iteration 19.
    route iteration 19, CPU time elapsed 2.265625 sec.
    forward max bucket size 1278 , backward 3048.
        Unrouted nets 2189 at the end of iteration 20.
    route iteration 20, CPU time elapsed 1.984375 sec.
    forward max bucket size 932 , backward 2109.
        Unrouted nets 1976 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.906250 sec.
    forward max bucket size 2022 , backward 4785.
        Unrouted nets 1901 at the end of iteration 22.
    route iteration 22, CPU time elapsed 1.953125 sec.
    forward max bucket size 953 , backward 2559.
        Unrouted nets 1812 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.968750 sec.
    forward max bucket size 372 , backward 1946.
        Unrouted nets 1660 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.750000 sec.
    forward max bucket size 586 , backward 1023.
        Unrouted nets 1577 at the end of iteration 25.
    route iteration 25, CPU time elapsed 1.578125 sec.
    forward max bucket size 483 , backward 2931.
        Unrouted nets 1423 at the end of iteration 26.
    route iteration 26, CPU time elapsed 1.437500 sec.
    forward max bucket size 939 , backward 1550.
        Unrouted nets 1361 at the end of iteration 27.
    route iteration 27, CPU time elapsed 1.343750 sec.
    forward max bucket size 287 , backward 1728.
        Unrouted nets 1306 at the end of iteration 28.
    route iteration 28, CPU time elapsed 1.265625 sec.
    forward max bucket size 999 , backward 943.
        Unrouted nets 1218 at the end of iteration 29.
    route iteration 29, CPU time elapsed 1.218750 sec.
    forward max bucket size 1960 , backward 5170.
        Unrouted nets 1179 at the end of iteration 30.
    route iteration 30, CPU time elapsed 1.187500 sec.
    forward max bucket size 274 , backward 960.
        Unrouted nets 1095 at the end of iteration 31.
    route iteration 31, CPU time elapsed 1.156250 sec.
    forward max bucket size 902 , backward 2127.
        Unrouted nets 1015 at the end of iteration 32.
    route iteration 32, CPU time elapsed 1.062500 sec.
    forward max bucket size 514 , backward 1298.
        Unrouted nets 967 at the end of iteration 33.
    route iteration 33, CPU time elapsed 1.046875 sec.
    forward max bucket size 328 , backward 765.
        Unrouted nets 856 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.890625 sec.
    forward max bucket size 150 , backward 348.
        Unrouted nets 849 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.906250 sec.
    forward max bucket size 142 , backward 641.
        Unrouted nets 796 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.890625 sec.
    forward max bucket size 426 , backward 2244.
        Unrouted nets 780 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.953125 sec.
    forward max bucket size 432 , backward 767.
        Unrouted nets 655 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.796875 sec.
    forward max bucket size 465 , backward 1122.
        Unrouted nets 641 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.843750 sec.
    forward max bucket size 1440 , backward 2030.
        Unrouted nets 645 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.734375 sec.
    forward max bucket size 344 , backward 340.
        Unrouted nets 568 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.656250 sec.
    forward max bucket size 2566 , backward 4021.
        Unrouted nets 561 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.656250 sec.
    forward max bucket size 1222 , backward 2580.
        Unrouted nets 546 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.593750 sec.
    forward max bucket size 1287 , backward 2581.
        Unrouted nets 507 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.609375 sec.
    forward max bucket size 362 , backward 825.
        Unrouted nets 465 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.609375 sec.
    forward max bucket size 216 , backward 1285.
        Unrouted nets 438 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.546875 sec.
    forward max bucket size 608 , backward 1257.
        Unrouted nets 392 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.468750 sec.
    forward max bucket size 182 , backward 1088.
        Unrouted nets 402 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.468750 sec.
    forward max bucket size 179 , backward 738.
        Unrouted nets 370 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.406250 sec.
    forward max bucket size 488 , backward 1741.
        Unrouted nets 349 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.531250 sec.
    forward max bucket size 487 , backward 195.
        Unrouted nets 298 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.390625 sec.
    forward max bucket size 275 , backward 2995.
        Unrouted nets 325 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.390625 sec.
    forward max bucket size 190 , backward 1506.
        Unrouted nets 284 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.343750 sec.
    forward max bucket size 169 , backward 218.
        Unrouted nets 227 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.343750 sec.
    forward max bucket size 245 , backward 105.
        Unrouted nets 214 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.328125 sec.
    forward max bucket size 425 , backward 74.
        Unrouted nets 173 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.281250 sec.
    forward max bucket size 494 , backward 72.
        Unrouted nets 163 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.203125 sec.
    forward max bucket size 139 , backward 125.
        Unrouted nets 141 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.234375 sec.
    forward max bucket size 170 , backward 178.
        Unrouted nets 140 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.218750 sec.
    forward max bucket size 372 , backward 89.
        Unrouted nets 152 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.218750 sec.
    forward max bucket size 379 , backward 100.
        Unrouted nets 142 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.203125 sec.
    forward max bucket size 184 , backward 220.
        Unrouted nets 139 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.218750 sec.
    forward max bucket size 135 , backward 154.
        Unrouted nets 138 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.234375 sec.
    forward max bucket size 109 , backward 130.
        Unrouted nets 148 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.265625 sec.
    forward max bucket size 112 , backward 394.
        Unrouted nets 145 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.296875 sec.
    forward max bucket size 111 , backward 134.
        Unrouted nets 138 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.265625 sec.
    forward max bucket size 173 , backward 136.
        Unrouted nets 133 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.234375 sec.
    forward max bucket size 82 , backward 152.
        Unrouted nets 129 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.218750 sec.
    forward max bucket size 77 , backward 82.
        Unrouted nets 102 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.171875 sec.
    forward max bucket size 102 , backward 83.
        Unrouted nets 81 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.203125 sec.
    forward max bucket size 107 , backward 42.
        Unrouted nets 65 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.187500 sec.
    forward max bucket size 107 , backward 78.
        Unrouted nets 54 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.171875 sec.
    forward max bucket size 107 , backward 76.
        Unrouted nets 51 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.187500 sec.
    forward max bucket size 109 , backward 35.
        Unrouted nets 48 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.171875 sec.
    forward max bucket size 62 , backward 65.
        Unrouted nets 47 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.187500 sec.
    forward max bucket size 48 , backward 66.
        Unrouted nets 39 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.156250 sec.
    forward max bucket size 58 , backward 30.
        Unrouted nets 28 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.171875 sec.
    forward max bucket size 69 , backward 53.
        Unrouted nets 21 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.156250 sec.
    forward max bucket size 88 , backward 73.
        Unrouted nets 18 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.140625 sec.
    forward max bucket size 121 , backward 81.
        Unrouted nets 16 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.140625 sec.
    forward max bucket size 49 , backward 21.
        Unrouted nets 16 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.125000 sec.
    forward max bucket size 50 , backward 29.
        Unrouted nets 16 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.125000 sec.
    forward max bucket size 41 , backward 27.
        Unrouted nets 10 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.125000 sec.
    forward max bucket size 87 , backward 27.
        Unrouted nets 6 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.125000 sec.
    forward max bucket size 48 , backward 45.
        Unrouted nets 5 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.125000 sec.
    forward max bucket size 87 , backward 37.
        Unrouted nets 10 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.125000 sec.
    forward max bucket size 46 , backward 39.
        Unrouted nets 10 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.140625 sec.
    forward max bucket size 46 , backward 66.
        Unrouted nets 10 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.156250 sec.
    forward max bucket size 56 , backward 37.
        Unrouted nets 6 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.156250 sec.
    forward max bucket size 69 , backward 41.
        Unrouted nets 5 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.140625 sec.
    forward max bucket size 69 , backward 42.
        Unrouted nets 5 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.156250 sec.
    forward max bucket size 8 , backward 50.
        Unrouted nets 2 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.125000 sec.
    forward max bucket size 10 , backward 19.
        Unrouted nets 3 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.140625 sec.
    forward max bucket size 14 , backward 15.
        Unrouted nets 2 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.125000 sec.
    forward max bucket size 11 , backward 25.
        Unrouted nets 2 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.156250 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 0 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.125000 sec.
Detailed routing takes 96 iterations
Detailed routing takes 135.39 sec.
Start fix hold violation.
Build tmp routing results takes 0.47 sec.
Timing analysis takes 3.62 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 4.73 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.48 sec.
Used SRB routing arc is 351506.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 167.81 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 4        | 84            | 5                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 1641     | 6450          | 26                 
|   FF                     | 1397     | 38700         | 4                  
|   LUT                    | 5660     | 25800         | 22                 
|   LUT-FF pairs           | 1010     | 25800         | 4                  
| Use of CLMS              | 3265     | 4250          | 77                 
|   FF                     | 155      | 25500         | 1                  
|   LUT                    | 9948     | 17000         | 59                 
|   LUT-FF pairs           | 20       | 17000         | 1                  
|   Distributed RAM        | 8480     | 17000         | 50                 
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 183      | 6672          | 3                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 24       | 296           | 9                  
|   IOBD                   | 11       | 64            | 18                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 3        | 161           | 2                  
|   IOBS_TB                | 9        | 56            | 17                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 24       | 400           | 6                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:47s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:05m:04s)
Action pnr: Real time elapsed is 0h:5m:11s
Action pnr: CPU time elapsed is 0h:5m:5s
Action pnr: Process CPU time elapsed is 0h:5m:5s
Current time: Thu Nov  2 03:34:02 2023
Action pnr: Peak memory pool usage is 1,784 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Nov  2 03:34:02 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio_i[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_i[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_debug_pin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:23s
Action report_timing: CPU time elapsed is 0h:0m:20s
Action report_timing: Process CPU time elapsed is 0h:0m:20s
Current time: Thu Nov  2 03:34:24 2023
Action report_timing: Peak memory pool usage is 1,293 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Nov  2 03:34:24 2023
Compiling architecture definition.
Analyzing project file 'E:/PangoPro/tinyriscv/tinyriscv.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.812500 sec.
Generating architecture configuration.
The bitstream file is "E:/PangoPro/tinyriscv/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 23.046875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:29s
Action gen_bit_stream: CPU time elapsed is 0h:0m:27s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:27s
Current time: Thu Nov  2 03:34:52 2023
Action gen_bit_stream: Peak memory pool usage is 700 MB
Process "Generate Bitstream" done.
Open IP Compiler ...
IP Compiler exited.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 70)] | Port rst has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 105)] | Port gpio[5] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 112)] | Port gpio[4] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 166)] | Port gpio_i[2] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [E:/PangoPro/tinyriscv/tinyriscv.fdc(line number: 171)] | Port gpio_i[1] has been placed at location J19, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Process exit normally.
