#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec  3 20:20:55 2024
# Process ID: 8272
# Current directory: C:/Users/Public/CA_design/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7656 C:\Users\Public\CA_design\cpu\cpu.xpr
# Log file: C:/Users/Public/CA_design/cpu/vivado.log
# Journal file: C:/Users/Public/CA_design/cpu\vivado.jou
# Running On: Dylan, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16840 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Public/CA_design/cpu/cpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Public/CA_design/cpu/cpu.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/v_smg_1.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1498.281 ; gain = 339.777
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:57]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1591.289 ; gain = 34.105
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:57]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1591.289 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:57]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1591.289 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
export_ip_user_files -of_objects  [get_files C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/v_smg_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/v_smg_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:23]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:63]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:23]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:63]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.680 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:63]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1600.746 ; gain = 1.992
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\define.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\branch_prediction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\two_bit_saturating_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\sign_extend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:63]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1604.266 ; gain = 3.184
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:63]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1604.266 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:63]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1995.645 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simcpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/data_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim/ins_file3.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:63]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simcpu_behav -key {Behavioral:sim_1:Functional:simcpu} -tclbatch {simcpu.tcl} -view {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg
source simcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.012 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simcpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
WARNING: [VRFC 10-3380] identifier 'pc_jump_target_BPout_BP' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:24]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:25]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_result_EXE' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:27]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:45]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:46]
WARNING: [VRFC 10-3380] identifier 'is_branch_ins' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:51]
WARNING: [VRFC 10-3380] identifier 'result_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:52]
WARNING: [VRFC 10-3380] identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:53]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:61]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:62]
WARNING: [VRFC 10-3380] identifier 'done_signal_MULTIPLIERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:64]
WARNING: [VRFC 10-3380] identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/hazard_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/regbank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ld_CUout' is already implicitly declared on line 81 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-2938] 'rd_EXEout' is already implicitly declared on line 129 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-2938] 'alu_result_EXEout' is already implicitly declared on line 130 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-2938] 'we_EXEout' is already implicitly declared on line 128 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-2938] 'rd_MEMout' is already implicitly declared on line 124 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-2938] 'alu_result_MEMout' is already implicitly declared on line 126 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-2938] 'ld_MEMout' is already implicitly declared on line 122 [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_saturating_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simcpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simcpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/CA_design/cpu/cpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:63]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'data_size' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$stop called at time : 850 ns : File "C:/Users/Public/CA_design/cpu/cpu.srcs/sim_1/new/cpusim.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.012 ; gain = 0.000
save_wave_config {C:/Users/Public/CA_design/cpu/simcpu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\dataMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\insMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\multiplier.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sim_1\new\cpusim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Public\CA_design\cpu\cpu.srcs\sources_1\new\dataMem.v:]
close_project
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'close_project' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 20:35:27 2024...
