{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 17:39:56 2011 " "Info: Processing started: Mon Jan 24 17:39:56 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] LEDG\[0\] 13.359 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"LEDG\[0\]\" is 13.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 6; PIN Node = 'SW\[15\]'" {  } { { "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "../part2/part3.v" "" { Text "H:/eeLab2/lab1/part2/part3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.116 ns) + CELL(0.437 ns) 7.385 ns Mux2~0 2 COMB LCCOMB_X33_Y3_N8 1 " "Info: 2: + IC(6.116 ns) + CELL(0.437 ns) = 7.385 ns; Loc. = LCCOMB_X33_Y3_N8; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { SW[15] Mux2~0 } "NODE_NAME" } } { "../part2/part3.v" "" { Text "H:/eeLab2/lab1/part2/part3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 7.907 ns Mux2~1 3 COMB LCCOMB_X33_Y3_N2 1 " "Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 7.907 ns; Loc. = LCCOMB_X33_Y3_N2; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Mux2~0 Mux2~1 } "NODE_NAME" } } { "../part2/part3.v" "" { Text "H:/eeLab2/lab1/part2/part3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 8.302 ns Mux2~2 4 COMB LCCOMB_X33_Y3_N28 1 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 8.302 ns; Loc. = LCCOMB_X33_Y3_N28; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Mux2~1 Mux2~2 } "NODE_NAME" } } { "../part2/part3.v" "" { Text "H:/eeLab2/lab1/part2/part3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.249 ns) + CELL(2.808 ns) 13.359 ns LEDG\[0\] 5 PIN PIN_AE22 0 " "Info: 5: + IC(2.249 ns) + CELL(2.808 ns) = 13.359 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'LEDG\[0\]'" {  } { { "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.057 ns" { Mux2~2 LEDG[0] } "NODE_NAME" } } { "../part2/part3.v" "" { Text "H:/eeLab2/lab1/part2/part3.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.502 ns ( 33.70 % ) " "Info: Total cell delay = 4.502 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.857 ns ( 66.30 % ) " "Info: Total interconnect delay = 8.857 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.359 ns" { SW[15] Mux2~0 Mux2~1 Mux2~2 LEDG[0] } "NODE_NAME" } } { "c:/winapps/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/91/quartus/bin/Technology_Viewer.qrui" "13.359 ns" { SW[15] {} SW[15]~combout {} Mux2~0 {} Mux2~1 {} Mux2~2 {} LEDG[0] {} } { 0.000ns 0.000ns 6.116ns 0.247ns 0.245ns 2.249ns } { 0.000ns 0.832ns 0.437ns 0.275ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 17:39:57 2011 " "Info: Processing ended: Mon Jan 24 17:39:57 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
