From 0003f2ca0d71119f70622f51ef0531bb8eb1b206 Mon Sep 17 00:00:00 2001
From: Dominik Poggel <pog@iesy.com>
Date: Fri, 6 Oct 2023 14:53:34 +0200
Subject: [PATCH 2/3] arm64: dts: iesy: iesy-imx8mm-eva-mi: Rev2 hardware

---
 .../boot/dts/iesy/iesy-imx8mm-eva-mi.dts      | 175 ++++++++++--------
 1 file changed, 102 insertions(+), 73 deletions(-)

diff --git a/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts b/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
index adeeed1576d7..493538ee10a6 100644
--- a/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
+++ b/arch/arm64/boot/dts/iesy/iesy-imx8mm-eva-mi.dts
@@ -8,6 +8,7 @@
 /dts-v1/;
 
 #include <dt-bindings/usb/pd.h>
+#include <dt-bindings/net/mscc-phy-vsc8531.h>
 #include "iesy-imx8mm-osm-sf.dtsi"
 
 / {
@@ -42,18 +43,44 @@ user-buttons {
 
 		user-button-1 {
 			label = "User Button 1";
-			gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+			gpios = <&gpio4 20 GPIO_ACTIVE_LOW>;
 			linux,code = <KEY_X>;
 		};
 
 		user-button-2 {
 			label = "User Button 2";
-			gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
+			gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
 			linux,code = <KEY_Y>;
 		};
 	};
 
-    reg_1v8_carrier: 1v8_regulator {
+	sound-max9867 {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "MAX9867";
+		simple-audio-card,format = "i2s";
+
+		simple-audio-card,widgets =
+			"Speaker", "Jack";
+		simple-audio-card,routing =
+            "Jack", "LOUT",
+            "Jack", "ROUT";
+
+		simple-audio-card,frame-master = <&cpudai>;
+		simple-audio-card,bitclock-master = <&cpudai>;
+		
+		cpudai: simple-audio-card,cpu {
+			sound-dai = <&sai5>;
+			dai-tdm-slot-num = <2>;
+			dai-tdm-slot-width = <16>;
+		};
+
+		simple-audio-card,codec {
+			sound-dai = <&max9867>;
+			clocks = <&clk IMX8MM_CLK_SAI5_ROOT>;
+		};
+	};
+
+	reg_1v8_carrier: 1v8_regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "1V8_carrier_reg";
 		regulator-min-microvolt = <1800000>;
@@ -69,11 +96,20 @@ reg_3v3_carrier: 3v3_regulator {
 		regulator-always-on;
 	};
 
-	// pcie0_refclk: pcie0-refclk {
-	// 	compatible = "fixed-clock";
-	// 	#clock-cells = <0>;
-	// 	clock-frequency = <100000000>;
-	// };	
+	pcie0_refclk: pcie0-refclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <100000000>;
+	};
+
+	reg_pcie0: regulator-pcie {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		regulator-name = "MPCIE_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+	};	
 };
 
 &fec1 {
@@ -89,45 +125,48 @@ mdio {
 		#size-cells = <0>;
 
 		ethphy0: ethernet-phy@0 {
-			compatible = "ethernet-phy-ieee802.3-c22";
+			compatible = "ethernet-phy-id0007.0770";
 			reg = <0>;
-			at803x,eee-disabled;
-			at803x,vddio-1p8v;
+			vsc8531,led-0-mode = <VSC8531_LINK_1000_ACTIVITY>;
+			vsc8531,led-1-mode = <VSC8531_LINK_1000_ACTIVITY>;
 		};
 	};
 };
 
-// &pcie0{
-// 	pinctrl-names = "default";
-// 	pinctrl-0 = <&pinctrl_pcie0>;
-// 	disable-gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
-// 	reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>;
-// 	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>,
-// 		 <&clk IMX8MM_CLK_PCIE1_AUX>,
-// 		 <&clk IMX8MM_CLK_PCIE1_PHY>,
-// 		 <&pcie0_refclk>;
-// 	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
-// 	ext_osc = <1>;
-// 	reserved-region = <&rpmsg_reserved>;
-// 	status = "okay";
-// };
+&pcie0 {
+	reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>;
+	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>,
+			 <&pcie0_refclk>;
+	clock-names = "pcie", "pcie_aux", "pcie_bus";
+	assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
+			  <&clk IMX8MM_CLK_PCIE1_CTRL>;
+	assigned-clock-rates = <10000000>, <250000000>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
+				 <&clk IMX8MM_SYS_PLL2_250M>;
+	vpcie-supply = <&reg_pcie0>;
+	status = "okay";
+	ext_osc = <0>;
+};
+
+&pcie_phy {
+	fsl,refclk-pad-mode = <2>;
+	fsl,clkreq-unsupported;
+	ext_osc = <0>;
+	status = "okay";
+};
 
 &snvs_pwrkey {
 	status = "okay";
 };
 
+/* SPI B on EvalKit */
 &ecspi1 {
-	#address-cells = <1>;
-	#size-cells = <0>;
-	fsl,spi-num-chipselects = <1>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
-	cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
 	status = "okay";
-
+	
+	/* eeprom 5 click */
 	spidev0: spi@0 {
 		reg = <0>;
-		compatible = "rohm,dh2228fv";
+		compatible = "st,m95m04";
 		spi-max-frequency = <10000000>;
 	};
 };
@@ -148,9 +187,14 @@ sensor@4e {
         vs-supply = <&reg_3v3_carrier>;
 	};
 
-	eeprom@51 {
-		compatible = "atmel,24c64";
+	rtc@51 {
+		compatible = "nxp,pcf85263";
 		reg = <0x51>;
+	};
+
+	eeprom@53 {
+		compatible = "atmel,24c64";
+		reg = <0x53>;
 		pagesize = <64>;
         vcc-supply = <&reg_1v8_carrier>;
 	};
@@ -162,12 +206,22 @@ &i2c2 {
 	pinctrl-0 = <&pinctrl_i2c2>;
 	status = "okay";
 
-	audio_codec@18 {
-		compatible = "ti,tlv320aic3253", "ti,tlv320aic3x";
+	max9867: audio_codec@18 {
+		#sound-dai-cells = <0>;
+		compatible = "maxim,max9867";
 		reg = <0x18>;
 	};
 };
 
+&sai5 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai5>;
+	assigned-clocks = <&clk IMX8MM_CLK_SAI5>;
+	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <24576000>;
+};
+
 &iomuxc {
 	pinctrl_csi_pwn: csi_pwn_grp {
 		fsl,pins = <
@@ -198,18 +252,6 @@ MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
 			MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
 			MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
 			MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
-			MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22		0x19
-		>;
-	};
-
-	pinctrl_flexspi0: flexspi0grp {
-		fsl,pins = <
-			MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK               0x1c2
-			MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B            0x82
-			MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0           0x82
-			MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1           0x82
-			MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2           0x82
-			MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3           0x82
 		>;
 	};
 
@@ -222,8 +264,8 @@ MX8MM_IOMUXC_SAI1_TXC_GPIO4_IO11	0x19
 
 	pinctrl_buttons: gpiobuttongrp {
 		fsl,pins = <
-			MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8	0x156
-			MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9	0x156
+			MX8MM_IOMUXC_SAI1_MCLK_GPIO4_IO20	0x156
+			MX8MM_IOMUXC_SAI2_RXD0_GPIO4_IO23	0x156
 		>;
 	};
 
@@ -253,26 +295,13 @@ MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9               0x19    /* Touch int */
 		>;
 	};
 
-	// pinctrl_pcie0: pcie0grp {
-	// 	fsl,pins = <
-	// 		MX8MM_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B	0x61 /* open drain, pull up */
-	// 		MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5	0x41
-	// 		MX8MM_IOMUXC_SAI2_RXFS_GPIO4_IO21	0x41
-	// 	>;
-	// };	
+	pinctrl_sai5: sai5grp {
+		fsl,pins = <
+			MX8MM_IOMUXC_SAI3_RXD_SAI5_RX_DATA0		0x0
+			MX8MM_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0	0x100
+			MX8MM_IOMUXC_SAI2_RXC_SAI5_TX_BCLK		0x100
+			MX8MM_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC		0x100
+			MX8MM_IOMUXC_SAI2_MCLK_SAI5_MCLK		0x100
+		>;
+	};
 };
-
-// &lcdif {
-// 	status = "okay";
-// };
-
-// &mipi_dsi {
-// 	status = "okay";
-
-// 	port@1 {
-// 		dsim_to_adv7535: endpoint {
-// 			remote-endpoint = <&adv7535_from_dsim>;
-// 			attach-bridge;
-// 		};
-// 	};
-// };
-- 
2.30.2

