$date
	Sun Jan 26 14:29:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module and_1_tb $end
$var wire 1 ! out $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$scope module and_1_gate $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#100
1"
#200
0"
1#
#300
1!
1"
#400
0!
0"
0#
