{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 21 19:40:30 2011 " "Info: Processing started: Mon Feb 21 19:40:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part7 -c part7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part7 -c part7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[0\] " "Warning: Node \"char_7seg:H0\|OUT\[0\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[1\] " "Warning: Node \"char_7seg:H0\|OUT\[1\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[2\] " "Warning: Node \"char_7seg:H0\|OUT\[2\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[3\] " "Warning: Node \"char_7seg:H0\|OUT\[3\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[4\] " "Warning: Node \"char_7seg:H0\|OUT\[4\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[5\] " "Warning: Node \"char_7seg:H0\|OUT\[5\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[6\] " "Warning: Node \"char_7seg:H0\|OUT\[6\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[7\] " "Warning: Node \"char_7seg:H0\|OUT\[7\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[8\] " "Warning: Node \"char_7seg:H0\|OUT\[8\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[9\] " "Warning: Node \"char_7seg:H0\|OUT\[9\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[11\] " "Warning: Node \"char_7seg:H0\|OUT\[11\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[12\] " "Warning: Node \"char_7seg:H0\|OUT\[12\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[13\] " "Warning: Node \"char_7seg:H0\|OUT\[13\]\" is a latch" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[5\] " "Info: Assuming node \"SW\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[4\] " "Info: Assuming node \"SW\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "char_7seg:H0\|Mux7~1 " "Info: Detected gated clock \"char_7seg:H0\|Mux7~1\" as buffer" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "char_7seg:H0\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "char_7seg:H0\|Mux7~0 " "Info: Detected gated clock \"char_7seg:H0\|Mux7~0\" as buffer" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "char_7seg:H0\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "char_7seg:H0\|OUT\[3\] SW\[5\] SW\[4\] 2.588 ns register " "Info: tsu for register \"char_7seg:H0\|OUT\[3\]\" (data pin = \"SW\[5\]\", clock pin = \"SW\[4\]\") is 2.588 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.625 ns + Longest pin register " "Info: + Longest pin to register delay is 7.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 CLK PIN_AD13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 21; CLK Node = 'SW\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.389 ns) 3.304 ns char_7seg:H0\|Mux3~1 2 COMB LCCOMB_X64_Y3_N14 2 " "Info: 2: + IC(1.926 ns) + CELL(0.389 ns) = 3.304 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 2; COMB Node = 'char_7seg:H0\|Mux3~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { SW[5] char_7seg:H0|Mux3~1 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 3.980 ns char_7seg:H0\|Mux3~3 3 COMB LCCOMB_X64_Y3_N6 1 " "Info: 3: + IC(0.256 ns) + CELL(0.420 ns) = 3.980 ns; Loc. = LCCOMB_X64_Y3_N6; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux3~3'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { char_7seg:H0|Mux3~1 char_7seg:H0|Mux3~3 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.150 ns) 4.570 ns char_7seg:H0\|Mux3~5 4 COMB LCCOMB_X63_Y3_N16 1 " "Info: 4: + IC(0.440 ns) + CELL(0.150 ns) = 4.570 ns; Loc. = LCCOMB_X63_Y3_N16; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux3~5'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { char_7seg:H0|Mux3~3 char_7seg:H0|Mux3~5 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.780 ns) + CELL(0.275 ns) 7.625 ns char_7seg:H0\|OUT\[3\] 5 REG LCCOMB_X29_Y1_N0 1 " "Info: 5: + IC(2.780 ns) + CELL(0.275 ns) = 7.625 ns; Loc. = LCCOMB_X29_Y1_N0; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.055 ns" { char_7seg:H0|Mux3~5 char_7seg:H0|OUT[3] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.223 ns ( 29.15 % ) " "Info: Total cell delay = 2.223 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.402 ns ( 70.85 % ) " "Info: Total interconnect delay = 5.402 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { SW[5] char_7seg:H0|Mux3~1 char_7seg:H0|Mux3~3 char_7seg:H0|Mux3~5 char_7seg:H0|OUT[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { SW[5] {} SW[5]~combout {} char_7seg:H0|Mux3~1 {} char_7seg:H0|Mux3~3 {} char_7seg:H0|Mux3~5 {} char_7seg:H0|OUT[3] {} } { 0.000ns 0.000ns 1.926ns 0.256ns 0.440ns 2.780ns } { 0.000ns 0.989ns 0.389ns 0.420ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.817 ns + " "Info: + Micro setup delay of destination is 0.817 ns" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 5.854 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[4\]\" to destination register is 5.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 19; CLK Node = 'SW\[4\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.275 ns) 2.906 ns char_7seg:H0\|Mux7~1 2 COMB LCCOMB_X64_Y3_N20 1 " "Info: 2: + IC(1.632 ns) + CELL(0.275 ns) = 2.906 ns; Loc. = LCCOMB_X64_Y3_N20; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux7~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { SW[4] char_7seg:H0|Mux7~1 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 4.349 ns char_7seg:H0\|Mux7~1clkctrl 3 COMB CLKCTRL_G7 13 " "Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 4.349 ns; Loc. = CLKCTRL_G7; Fanout = 13; COMB Node = 'char_7seg:H0\|Mux7~1clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.150 ns) 5.854 ns char_7seg:H0\|OUT\[3\] 4 REG LCCOMB_X29_Y1_N0 1 " "Info: 4: + IC(1.355 ns) + CELL(0.150 ns) = 5.854 ns; Loc. = LCCOMB_X29_Y1_N0; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[3] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 24.33 % ) " "Info: Total cell delay = 1.424 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.430 ns ( 75.67 % ) " "Info: Total interconnect delay = 4.430 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { SW[4] char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.854 ns" { SW[4] {} SW[4]~combout {} char_7seg:H0|Mux7~1 {} char_7seg:H0|Mux7~1clkctrl {} char_7seg:H0|OUT[3] {} } { 0.000ns 0.000ns 1.632ns 1.443ns 1.355ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { SW[5] char_7seg:H0|Mux3~1 char_7seg:H0|Mux3~3 char_7seg:H0|Mux3~5 char_7seg:H0|OUT[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { SW[5] {} SW[5]~combout {} char_7seg:H0|Mux3~1 {} char_7seg:H0|Mux3~3 {} char_7seg:H0|Mux3~5 {} char_7seg:H0|OUT[3] {} } { 0.000ns 0.000ns 1.926ns 0.256ns 0.440ns 2.780ns } { 0.000ns 0.989ns 0.389ns 0.420ns 0.150ns 0.275ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { SW[4] char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.854 ns" { SW[4] {} SW[4]~combout {} char_7seg:H0|Mux7~1 {} char_7seg:H0|Mux7~1clkctrl {} char_7seg:H0|OUT[3] {} } { 0.000ns 0.000ns 1.632ns 1.443ns 1.355ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[5\] HEX0\[0\] char_7seg:H0\|OUT\[0\] 12.390 ns register " "Info: tco from clock \"SW\[5\]\" to destination pin \"HEX0\[0\]\" through register \"char_7seg:H0\|OUT\[0\]\" is 12.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[5\] source 6.397 ns + Longest register " "Info: + Longest clock path from clock \"SW\[5\]\" to source register is 6.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 CLK PIN_AD13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 21; CLK Node = 'SW\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.150 ns) 3.054 ns char_7seg:H0\|Mux7~0 2 COMB LCCOMB_X64_Y3_N18 3 " "Info: 2: + IC(1.915 ns) + CELL(0.150 ns) = 3.054 ns; Loc. = LCCOMB_X64_Y3_N18; Fanout = 3; COMB Node = 'char_7seg:H0\|Mux7~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { SW[5] char_7seg:H0|Mux7~0 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 3.463 ns char_7seg:H0\|Mux7~1 3 COMB LCCOMB_X64_Y3_N20 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 3.463 ns; Loc. = LCCOMB_X64_Y3_N20; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux7~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { char_7seg:H0|Mux7~0 char_7seg:H0|Mux7~1 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 4.906 ns char_7seg:H0\|Mux7~1clkctrl 4 COMB CLKCTRL_G7 13 " "Info: 4: + IC(1.443 ns) + CELL(0.000 ns) = 4.906 ns; Loc. = CLKCTRL_G7; Fanout = 13; COMB Node = 'char_7seg:H0\|Mux7~1clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.150 ns) 6.397 ns char_7seg:H0\|OUT\[0\] 5 REG LCCOMB_X63_Y3_N14 1 " "Info: 5: + IC(1.341 ns) + CELL(0.150 ns) = 6.397 ns; Loc. = LCCOMB_X63_Y3_N14; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[0] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 22.49 % ) " "Info: Total cell delay = 1.439 ns ( 22.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.958 ns ( 77.51 % ) " "Info: Total interconnect delay = 4.958 ns ( 77.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { SW[5] char_7seg:H0|Mux7~0 char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.397 ns" { SW[5] {} SW[5]~combout {} char_7seg:H0|Mux7~0 {} char_7seg:H0|Mux7~1 {} char_7seg:H0|Mux7~1clkctrl {} char_7seg:H0|OUT[0] {} } { 0.000ns 0.000ns 1.915ns 0.259ns 1.443ns 1.341ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.993 ns + Longest register pin " "Info: + Longest register to pin delay is 5.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns char_7seg:H0\|OUT\[0\] 1 REG LCCOMB_X63_Y3_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X63_Y3_N14; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_7seg:H0|OUT[0] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.195 ns) + CELL(2.798 ns) 5.993 ns HEX0\[0\] 2 PIN PIN_AF10 0 " "Info: 2: + IC(3.195 ns) + CELL(2.798 ns) = 5.993 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { char_7seg:H0|OUT[0] HEX0[0] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 46.69 % ) " "Info: Total cell delay = 2.798 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.195 ns ( 53.31 % ) " "Info: Total interconnect delay = 3.195 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { char_7seg:H0|OUT[0] HEX0[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { char_7seg:H0|OUT[0] {} HEX0[0] {} } { 0.000ns 3.195ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { SW[5] char_7seg:H0|Mux7~0 char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.397 ns" { SW[5] {} SW[5]~combout {} char_7seg:H0|Mux7~0 {} char_7seg:H0|Mux7~1 {} char_7seg:H0|Mux7~1clkctrl {} char_7seg:H0|OUT[0] {} } { 0.000ns 0.000ns 1.915ns 0.259ns 1.443ns 1.341ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { char_7seg:H0|OUT[0] HEX0[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { char_7seg:H0|OUT[0] {} HEX0[0] {} } { 0.000ns 3.195ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] LEDR\[16\] 9.765 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"LEDR\[16\]\" is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'SW\[16\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(2.798 ns) 9.765 ns LEDR\[16\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(6.115 ns) + CELL(2.798 ns) = 9.765 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LEDR\[16\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.913 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 37.38 % ) " "Info: Total cell delay = 3.650 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 62.62 % ) " "Info: Total interconnect delay = 6.115 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { SW[16] {} SW[16]~combout {} LEDR[16] {} } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.852ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "char_7seg:H0\|OUT\[13\] SW\[2\] SW\[5\] 3.021 ns register " "Info: th for register \"char_7seg:H0\|OUT\[13\]\" (data pin = \"SW\[2\]\", clock pin = \"SW\[5\]\") is 3.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[5\] destination 6.438 ns + Longest register " "Info: + Longest clock path from clock \"SW\[5\]\" to destination register is 6.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 CLK PIN_AD13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 21; CLK Node = 'SW\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.150 ns) 3.054 ns char_7seg:H0\|Mux7~0 2 COMB LCCOMB_X64_Y3_N18 3 " "Info: 2: + IC(1.915 ns) + CELL(0.150 ns) = 3.054 ns; Loc. = LCCOMB_X64_Y3_N18; Fanout = 3; COMB Node = 'char_7seg:H0\|Mux7~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { SW[5] char_7seg:H0|Mux7~0 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 3.463 ns char_7seg:H0\|Mux7~1 3 COMB LCCOMB_X64_Y3_N20 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 3.463 ns; Loc. = LCCOMB_X64_Y3_N20; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux7~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { char_7seg:H0|Mux7~0 char_7seg:H0|Mux7~1 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 4.906 ns char_7seg:H0\|Mux7~1clkctrl 4 COMB CLKCTRL_G7 13 " "Info: 4: + IC(1.443 ns) + CELL(0.000 ns) = 4.906 ns; Loc. = CLKCTRL_G7; Fanout = 13; COMB Node = 'char_7seg:H0\|Mux7~1clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.150 ns) 6.438 ns char_7seg:H0\|OUT\[13\] 5 REG LCCOMB_X64_Y4_N4 1 " "Info: 5: + IC(1.382 ns) + CELL(0.150 ns) = 6.438 ns; Loc. = LCCOMB_X64_Y4_N4; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[13\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[13] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 22.35 % ) " "Info: Total cell delay = 1.439 ns ( 22.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.999 ns ( 77.65 % ) " "Info: Total interconnect delay = 4.999 ns ( 77.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.438 ns" { SW[5] char_7seg:H0|Mux7~0 char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[13] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.438 ns" { SW[5] {} SW[5]~combout {} char_7seg:H0|Mux7~0 {} char_7seg:H0|Mux7~1 {} char_7seg:H0|Mux7~1clkctrl {} char_7seg:H0|OUT[13] {} } { 0.000ns 0.000ns 1.915ns 0.259ns 1.443ns 1.382ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.417 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 20 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 20; CLK Node = 'SW\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.150 ns) 2.778 ns char_7seg:H0\|Mux13~0 2 COMB LCCOMB_X64_Y4_N18 1 " "Info: 2: + IC(1.629 ns) + CELL(0.150 ns) = 2.778 ns; Loc. = LCCOMB_X64_Y4_N18; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux13~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { SW[2] char_7seg:H0|Mux13~0 } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 3.417 ns char_7seg:H0\|OUT\[13\] 3 REG LCCOMB_X64_Y4_N4 1 " "Info: 3: + IC(0.246 ns) + CELL(0.393 ns) = 3.417 ns; Loc. = LCCOMB_X64_Y4_N4; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[13\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { char_7seg:H0|Mux13~0 char_7seg:H0|OUT[13] } "NODE_NAME" } } { "part7.v" "" { Text "H:/eeLab2/lab2/part7/part7.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.542 ns ( 45.13 % ) " "Info: Total cell delay = 1.542 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.875 ns ( 54.87 % ) " "Info: Total interconnect delay = 1.875 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.417 ns" { SW[2] char_7seg:H0|Mux13~0 char_7seg:H0|OUT[13] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.417 ns" { SW[2] {} SW[2]~combout {} char_7seg:H0|Mux13~0 {} char_7seg:H0|OUT[13] {} } { 0.000ns 0.000ns 1.629ns 0.246ns } { 0.000ns 0.999ns 0.150ns 0.393ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.438 ns" { SW[5] char_7seg:H0|Mux7~0 char_7seg:H0|Mux7~1 char_7seg:H0|Mux7~1clkctrl char_7seg:H0|OUT[13] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.438 ns" { SW[5] {} SW[5]~combout {} char_7seg:H0|Mux7~0 {} char_7seg:H0|Mux7~1 {} char_7seg:H0|Mux7~1clkctrl {} char_7seg:H0|OUT[13] {} } { 0.000ns 0.000ns 1.915ns 0.259ns 1.443ns 1.382ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.417 ns" { SW[2] char_7seg:H0|Mux13~0 char_7seg:H0|OUT[13] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.417 ns" { SW[2] {} SW[2]~combout {} char_7seg:H0|Mux13~0 {} char_7seg:H0|OUT[13] {} } { 0.000ns 0.000ns 1.629ns 0.246ns } { 0.000ns 0.999ns 0.150ns 0.393ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 21 19:40:30 2011 " "Info: Processing ended: Mon Feb 21 19:40:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
