<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-msm › include › mach › irqs-8x50.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs-8x50.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Copyright (c) 2008-2009, Code Aurora Forum. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 and</span>
<span class="cm"> * only version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_MSM_IRQS_8XXX_H</span>
<span class="cp">#define __ASM_ARCH_MSM_IRQS_8XXX_H</span>

<span class="cm">/* MSM ACPU Interrupt Numbers */</span>

<span class="cp">#define INT_A9_M2A_0         0</span>
<span class="cp">#define INT_A9_M2A_1         1</span>
<span class="cp">#define INT_A9_M2A_2         2</span>
<span class="cp">#define INT_A9_M2A_3         3</span>
<span class="cp">#define INT_A9_M2A_4         4</span>
<span class="cp">#define INT_A9_M2A_5         5</span>
<span class="cp">#define INT_A9_M2A_6         6</span>
<span class="cp">#define INT_GP_TIMER_EXP     7</span>
<span class="cp">#define INT_DEBUG_TIMER_EXP  8</span>
<span class="cp">#define INT_SIRC_0           9</span>
<span class="cp">#define INT_SDC3_0           10</span>
<span class="cp">#define INT_SDC3_1           11</span>
<span class="cp">#define INT_SDC4_0           12</span>
<span class="cp">#define INT_SDC4_1           13</span>
<span class="cp">#define INT_AD6_EXT_VFR      14</span>
<span class="cp">#define INT_USB_OTG          15</span>
<span class="cp">#define INT_MDDI_PRI         16</span>
<span class="cp">#define INT_MDDI_EXT         17</span>
<span class="cp">#define INT_MDDI_CLIENT      18</span>
<span class="cp">#define INT_MDP              19</span>
<span class="cp">#define INT_GRAPHICS         20</span>
<span class="cp">#define INT_ADM_AARM         21</span>
<span class="cp">#define INT_ADSP_A11         22</span>
<span class="cp">#define INT_ADSP_A9_A11      23</span>
<span class="cp">#define INT_SDC1_0           24</span>
<span class="cp">#define INT_SDC1_1           25</span>
<span class="cp">#define INT_SDC2_0           26</span>
<span class="cp">#define INT_SDC2_1           27</span>
<span class="cp">#define INT_KEYSENSE         28</span>
<span class="cp">#define INT_TCHSCRN_SSBI     29</span>
<span class="cp">#define INT_TCHSCRN1         30</span>
<span class="cp">#define INT_TCHSCRN2         31</span>

<span class="cp">#define INT_TCSR_MPRPH_SC1   (32 + 0)</span>
<span class="cp">#define INT_USB_FS2          (32 + 1)</span>
<span class="cp">#define INT_PWB_I2C          (32 + 2)</span>
<span class="cp">#define INT_SOFTRESET        (32 + 3)</span>
<span class="cp">#define INT_NAND_WR_ER_DONE  (32 + 4)</span>
<span class="cp">#define INT_NAND_OP_DONE     (32 + 5)</span>
<span class="cp">#define INT_TCSR_MPRPH_SC2   (32 + 6)</span>
<span class="cp">#define INT_OP_PEN           (32 + 7)</span>
<span class="cp">#define INT_AD_HSSD          (32 + 8)</span>
<span class="cp">#define INT_ARM11_PM         (32 + 9)</span>
<span class="cp">#define INT_SDMA_NON_SECURE  (32 + 10)</span>
<span class="cp">#define INT_TSIF_IRQ         (32 + 11)</span>
<span class="cp">#define INT_UART1DM_IRQ      (32 + 12)</span>
<span class="cp">#define INT_UART1DM_RX       (32 + 13)</span>
<span class="cp">#define INT_SDMA_SECURE      (32 + 14)</span>
<span class="cp">#define INT_SI2S_SLAVE       (32 + 15)</span>
<span class="cp">#define INT_SC_I2CPU         (32 + 16)</span>
<span class="cp">#define INT_SC_DBG_RDTRFULL  (32 + 17)</span>
<span class="cp">#define INT_SC_DBG_WDTRFULL  (32 + 18)</span>
<span class="cp">#define INT_SCPLL_CTL_DONE   (32 + 19)</span>
<span class="cp">#define INT_UART2DM_IRQ      (32 + 20)</span>
<span class="cp">#define INT_UART2DM_RX       (32 + 21)</span>
<span class="cp">#define INT_VDC_MEC          (32 + 22)</span>
<span class="cp">#define INT_VDC_DB           (32 + 23)</span>
<span class="cp">#define INT_VDC_AXI          (32 + 24)</span>
<span class="cp">#define INT_VFE              (32 + 25)</span>
<span class="cp">#define INT_USB_HS           (32 + 26)</span>
<span class="cp">#define INT_AUDIO_OUT0       (32 + 27)</span>
<span class="cp">#define INT_AUDIO_OUT1       (32 + 28)</span>
<span class="cp">#define INT_CRYPTO           (32 + 29)</span>
<span class="cp">#define INT_AD6M_IDLE        (32 + 30)</span>
<span class="cp">#define INT_SIRC_1           (32 + 31)</span>

<span class="cp">#define NR_GPIO_IRQS 165</span>
<span class="cp">#define NR_MSM_IRQS 64</span>
<span class="cp">#define NR_BOARD_IRQS 64</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
