# Reading X:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do RAMVerilogProject_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying X:/Quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {RAMVerilogProject_7_1200mv_125c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:03 on Sep 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." RAMVerilogProject_7_1200mv_125c_slow.vo 
# -- Compiling module HW2VerilogRAM
# -- Compiling module hard_block
# 
# Top level modules:
# 	HW2VerilogRAM
# End time: 14:15:03 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript gate_work.HW2VerilogRAM -t ns -L cycloneive_ver -L altera_mf_ver -sdftyp /=X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/RAMVerilogProject/simulation/modelsim/RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# vsim -gui -l msim_transcript gate_work.HW2VerilogRAM -t ns -L cycloneive_ver -L altera_mf_ver -sdftyp /=X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/RAMVerilogProject/simulation/modelsim/RAMVerilogProject_7_1200mv_125c_v_slow.sdo 
# Start time: 14:16:16 on Sep 21,2023
# Loading gate_work.HW2VerilogRAM
# Loading gate_work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/RAMVerilogProject/simulation/modelsim/RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# Loading instances from RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# Loading timing data from X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/RAMVerilogProject/simulation/modelsim/RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# Loading timing data from RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
add wave -position end  sim:/HW2VerilogRAM/address
add wave -position end  sim:/HW2VerilogRAM/clock
add wave -position end  sim:/HW2VerilogRAM/data
add wave -position end  sim:/HW2VerilogRAM/wren
add wave -position end  sim:/HW2VerilogRAM/q
force -freeze sim:/HW2VerilogRAM/clock 1 0, 0 {10 ns} -r 20
force -freeze sim:/HW2VerilogRAM/address 000000 0
force -freeze sim:/HW2VerilogRAM/wren 0 0
force -freeze sim:/HW2VerilogRAM/data 16xA5A5A5 0
# Invalid binary digit: 6.
# ** Error: (vsim-4011) Invalid force value: 16xA5A5A5 0.
# 
force -freeze sim:/HW2VerilogRAM/data 16#A5A5A5 0
run
force -freeze sim:/HW2VerilogRAM/wren 1 0
run
force -freeze sim:/HW2VerilogRAM/wren 0 0
run
force -freeze sim:/HW2VerilogRAM/address 0000001 0
run
force -freeze sim:/HW2VerilogRAM/address 0000000 0
run
force -freeze sim:/HW2VerilogRAM/wren 1 0
force -freeze sim:/HW2VerilogRAM/data 0 0
run
# End time: 14:24:49 on Sep 21,2023, Elapsed time: 0:08:33
# Errors: 1, Warnings: 0
