---
---
# The point of the project

We have ASIC, we have FPGA.

![](\images\2022-09-01-16-06-46.png){: style="width:70%;margin:auto;display:block"}

![](\images\2022-09-01-16-07-44.png){: style="width:70%;margin:auto;display:block"}

![](\images\2022-09-01-16-12-36.png){: style="width:70%;margin:auto;display:block"}