# DAY_01 â€“ Signed Overflow in Verilog

## ğŸ“Œ What is Signed Overflow?

**Signed overflow** occurs when the result of adding two signed numbers **cannot be represented** within the fixed number of bits available.

In **twoâ€™s complement arithmetic**, overflow happens **only when**:
- Two numbers with the **same sign** are added  
- The **result has a different sign**

---

## ğŸ” Overflow Rule (Twoâ€™s Complement)

| Operand A | Operand B | Result | Overflow |
|----------|----------|--------|----------|
| + | + | âˆ’ | âœ… Yes |
| âˆ’ | âˆ’ | + | âœ… Yes |
| + | âˆ’ | any | âŒ No |
| âˆ’ | + | any | âŒ No |

---

## ğŸ“˜ Example Using 8-bit Signed Numbers

An 8-bit signed number ranges from: -128 to +127 

