\subsection{periphcfg Entity Reference}
\label{classperiphcfg}\index{periphcfg@{periphcfg}}


Inheritance diagram for periphcfg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d7/d81/classperiphcfg__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for periphcfg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{df/d42/classperiphcfg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf periphcfg\+\_\+arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf mem\+\_\+package}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf maddress}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdin}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sen}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdout}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oen}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf stateo}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+O\+V\+RD}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+RD}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+D\+IR}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+V\+AL}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 17} of file {\bf periphcfg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{periphcfg@{periphcfg}!B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+D\+IR@{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+D\+IR}}
\index{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+D\+IR@{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+D\+IR}!periphcfg@{periphcfg}}
\paragraph[{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+D\+IR}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+D\+IR} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a1bac84f368fde7fbe39fe84059e67958}


Definition at line {\bf 39} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+O\+V\+RD@{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+O\+V\+RD}}
\index{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+O\+V\+RD@{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+O\+V\+RD}!periphcfg@{periphcfg}}
\paragraph[{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+O\+V\+RD}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+O\+V\+RD} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a8e5f08c832915a72c346ddb773280500}


Definition at line {\bf 37} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+RD@{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+RD}}
\index{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+RD@{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+RD}!periphcfg@{periphcfg}}
\paragraph[{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+RD}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+RD} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a0023e15aa6bd5620939649e3bff10982}


Definition at line {\bf 38} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+V\+AL@{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+V\+AL}}
\index{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+V\+AL@{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+V\+AL}!periphcfg@{periphcfg}}
\paragraph[{B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+V\+AL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+O\+A\+R\+D\+\_\+\+G\+P\+I\+O\+\_\+\+V\+AL} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a3f95123bc45e15396aee8e3fd0bcec9b}


Definition at line {\bf 40} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!ieee@{ieee}}
\index{ieee@{ieee}!periphcfg@{periphcfg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classperiphcfg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!lreset@{lreset}}
\index{lreset@{lreset}!periphcfg@{periphcfg}}
\paragraph[{lreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_ab4573fdea1cdc3308c947af523ca0d97}


Definition at line {\bf 31} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!maddress@{maddress}}
\index{maddress@{maddress}!periphcfg@{periphcfg}}
\paragraph[{maddress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf maddress} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a6195378ec70dceb04b40e9ea2dfe8348}


Definition at line {\bf 21} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!mem\+\_\+package@{mem\+\_\+package}}
\index{mem\+\_\+package@{mem\+\_\+package}!periphcfg@{periphcfg}}
\paragraph[{mem\+\_\+package}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+package}\hspace{0.3cm}{\ttfamily [Package]}}\label{classperiphcfg_af17cc66e07f2353a1b62aa83babe4f44}


Definition at line {\bf 12} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!periphcfg@{periphcfg}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 22} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!mreset@{mreset}}
\index{mreset@{mreset}!periphcfg@{periphcfg}}
\paragraph[{mreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a3f01f53cfe06b99a7bfa97b24503f39b}


Definition at line {\bf 32} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!periphcfg@{periphcfg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classperiphcfg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!oen@{oen}}
\index{oen@{oen}!periphcfg@{periphcfg}}
\paragraph[{oen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oen} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a2b4865d9617410fdd3598db17e63bdbf}


Definition at line {\bf 34} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+0@{P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+0}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+0@{P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+0}!periphcfg@{periphcfg}}
\paragraph[{P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a908e67ebaeee5c7c74ccc17b93f2ea00}


Definition at line {\bf 41} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+1@{P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+1}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+1@{P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+1}!periphcfg@{periphcfg}}
\paragraph[{P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+E\+R\+I\+P\+H\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+D\+\_\+1} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a3929920f4c5fc7e813a292bdeaf5de75}


Definition at line {\bf 42} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+0@{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+0}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+0@{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+0}!periphcfg@{periphcfg}}
\paragraph[{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a9192659e467773f42fb33185a0e29f21}


Definition at line {\bf 43} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+1@{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+1}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+1@{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+1}!periphcfg@{periphcfg}}
\paragraph[{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+V\+R\+D\+\_\+1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a1bb036fa60bbf3f5d064b19ddc414f16}


Definition at line {\bf 45} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+0@{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+0}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+0@{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+0}!periphcfg@{periphcfg}}
\paragraph[{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a915bf93793c0d26f2dbb1663a3e3c70a}


Definition at line {\bf 44} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+1@{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+1}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+1@{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+1}!periphcfg@{periphcfg}}
\paragraph[{P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+E\+R\+I\+P\+H\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+V\+A\+L\+\_\+1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a87780c5628d80ab5ac5a39455a7e631f}


Definition at line {\bf 47} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!sclk@{sclk}}
\index{sclk@{sclk}!periphcfg@{periphcfg}}
\paragraph[{sclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_ac922a2fc6a86b71aca5c7d49ea3bc36b}


Definition at line {\bf 26} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!sdin@{sdin}}
\index{sdin@{sdin}!periphcfg@{periphcfg}}
\paragraph[{sdin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdin} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a689a085f705c45ec3c2821cbe3a33b19}


Definition at line {\bf 25} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!sdout@{sdout}}
\index{sdout@{sdout}!periphcfg@{periphcfg}}
\paragraph[{sdout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdout} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_aa9859b1193c781bb51a2e16215d90fb3}


Definition at line {\bf 28} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!sen@{sen}}
\index{sen@{sen}!periphcfg@{periphcfg}}
\paragraph[{sen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sen} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_a5e69a30218f15bf1e4421d24cad846c0}


Definition at line {\bf 27} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!stateo@{stateo}}
\index{stateo@{stateo}!periphcfg@{periphcfg}}
\paragraph[{stateo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stateo} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classperiphcfg_abd6b61c99643f61b2f28f4ecbe116ef1}


Definition at line {\bf 35} of file {\bf periphcfg.\+vhd}.

\index{periphcfg@{periphcfg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!periphcfg@{periphcfg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classperiphcfg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf periphcfg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf periphcfg.\+vhd}\end{DoxyCompactItemize}
