/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  reg [27:0] _01_;
  reg [9:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [21:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 28'h0000000;
    else _01_ <= { in_data[45:35], celloutsig_0_4z, celloutsig_0_5z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 10'h000;
    else _02_ <= in_data[40:31];
  reg [3:0] _05_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_5z;
  assign _00_[4:1] = _05_;
  assign celloutsig_1_2z = { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } & in_data[178:175];
  assign celloutsig_1_4z = { in_data[113:112], celloutsig_1_1z } & in_data[154:152];
  assign celloutsig_1_5z = { celloutsig_1_2z[1], celloutsig_1_4z, celloutsig_1_0z } & in_data[163:155];
  assign celloutsig_1_10z = celloutsig_1_9z[12:4] & { celloutsig_1_0z[4:1], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_10z & celloutsig_1_9z[15:7];
  assign celloutsig_1_14z = { celloutsig_1_8z[2:1], celloutsig_1_8z, celloutsig_1_4z } & { celloutsig_1_12z[8:0], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_10z[6:2] & celloutsig_1_8z[8:4];
  assign celloutsig_0_10z = { _02_[2:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } & in_data[23:11];
  assign celloutsig_0_14z = celloutsig_0_0z & celloutsig_0_2z[4:2];
  assign celloutsig_0_26z = { in_data[6:4], celloutsig_0_18z } & { celloutsig_0_14z[2], celloutsig_0_13z, _00_[4:1] };
  assign celloutsig_1_1z = | in_data[103:101];
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_10z[5:0], celloutsig_0_8z };
  assign celloutsig_0_16z = | { _01_[2:1], celloutsig_0_2z };
  assign celloutsig_0_22z = | { celloutsig_0_11z[14], celloutsig_0_4z, _02_ };
  assign celloutsig_0_27z = | { celloutsig_0_26z[4:1], _01_[2:1], celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_2z[4:1], celloutsig_0_0z, celloutsig_0_2z, _02_ } >> in_data[31:10];
  assign celloutsig_0_42z = celloutsig_0_8z[4:1] >> celloutsig_0_30z;
  assign celloutsig_0_43z = celloutsig_0_14z >> { celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_27z };
  assign celloutsig_1_0z = in_data[123:119] >> in_data[188:184];
  assign celloutsig_1_12z = { celloutsig_1_11z[8:5], celloutsig_1_10z } >> { celloutsig_1_11z[4:1], celloutsig_1_10z };
  assign celloutsig_0_5z = _02_[3:0] >> { in_data[79], celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_14z[7:0] >> { celloutsig_1_3z[3:1], celloutsig_1_0z };
  assign celloutsig_0_9z = { _02_[7:3], celloutsig_0_8z } >> { _02_[5:1], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_9z[9:4], _02_ } >> { in_data[92:88], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_3z[5:3], celloutsig_0_2z } >> in_data[61:54];
  assign celloutsig_0_18z = { _02_[9:8], celloutsig_0_16z } >> { _01_[22:21], celloutsig_0_16z };
  assign celloutsig_0_2z = in_data[47:43] >> _02_[7:3];
  assign celloutsig_0_0z = in_data[90:88] >>> in_data[69:67];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >>> { celloutsig_1_2z[3:1], celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[28:22], celloutsig_0_0z, celloutsig_0_0z } >>> celloutsig_0_3z[18:6];
  assign celloutsig_1_7z = celloutsig_1_5z[3:1] >>> celloutsig_1_5z[2:0];
  assign celloutsig_1_8z = { celloutsig_1_0z[3], celloutsig_1_5z } >>> in_data[114:105];
  assign celloutsig_1_9z = { celloutsig_1_5z[8:1], celloutsig_1_8z } >>> { in_data[100:96], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_7z = in_data[89:86] >>> celloutsig_0_2z[4:1];
  assign celloutsig_0_8z = in_data[13:9] >>> { celloutsig_0_5z[2:1], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_3z[1], celloutsig_0_0z } >>> celloutsig_0_10z[10:7];
  assign { _00_[9:5], _00_[0] } = { celloutsig_0_26z[4:0], celloutsig_0_13z };
  assign { out_data[135:128], out_data[100:96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
