<div id="pf16d" class="pf w0 h0" data-page-no="16d"><div class="pc pc16d w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg16d.png"/><div class="t m0 xf6 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">3.<span class="_ _11"> </span>Read 4 bytes from 0x2000_0004, increment SAR<span class="ff4 ws1a6">n</span>, write 4 bytes.</div><div class="t m0 xf6 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">4.<span class="_ _11"> </span>Repeat 4-byte operations until SAR<span class="ff4 ws1a6">n</span> equals 0x2000_00F0.</div><div class="t m0 xf6 hf y6d9 ff3 fs5 fc0 sc0 ls0 ws0">5.<span class="_ _11"> </span>Read byte from 0x2000_00F0, increment SAR<span class="ff4 ws1a6">n</span>, write byte.</div><div class="t m0 x9 hf y2065 ff3 fs5 fc0 sc0 ls0 ws0">If DSIZE is another size, data writes are optimized to write the largest size allowed based</div><div class="t m0 x9 hf y2066 ff3 fs5 fc0 sc0 ls0 ws0">on the address, but not exceeding the configured size.</div><div class="t m0 x9 he y2067 ff1 fs1 fc0 sc0 ls0 ws18f">23.4.5 Termination</div><div class="t m0 x9 hf y2068 ff3 fs5 fc0 sc0 ls0 ws0">An unsuccessful transfer can terminate for one of the following reasons:</div><div class="t m0 x33 hf y2069 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Error conditions—When the DMA encounters a read or write cycle that terminates</div><div class="t m0 x34 hf y206a ff3 fs5 fc0 sc0 ls0 ws0">with an error condition, DSR<span class="ff4 ws1a6">n</span>[BES] is set for a read and DSR<span class="ff4 ws1a6">n</span>[BED] is set for a</div><div class="t m0 x34 hf y206b ff3 fs5 fc0 sc0 ls0 ws0">write before the transfer is halted. If the error occurred in a write cycle, data in the</div><div class="t m0 x34 hf y206c ff3 fs5 fc0 sc0 ls0 ws0">internal holding registers is lost.</div><div class="t m0 x33 hf y206d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Interrupts—If DCR<span class="ff4 ws1a6">n</span>[EINT] is set, the DMA drives the appropriate interrupt request</div><div class="t m0 x34 hf y206e ff3 fs5 fc0 sc0 ls0 ws0">signal. The processor can read DSR<span class="ff4 ws1a6">n</span> to determine whether the transfer terminated</div><div class="t m0 x34 hf y206f ff3 fs5 fc0 sc0 ls0 ws0">successfully or with an error. DSR<span class="ff4 ws1a6">n</span>[DONE] is then written with a one to clear the</div><div class="t m0 x34 hf y1c17 ff3 fs5 fc0 sc0 ls0 ws0">interrupt, the DONE, and error status bits.</div><div class="t m0 x4e h10 y452 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 23 DMA Controller Module</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>365</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
