<profile>

<section name = "Vitis HLS Report for 'fir16'" level="0">
<item name = "Date">Fri Sep 26 22:00:29 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">KhanhTran_Lab2</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.399 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">260, 260, 2.600 us, 2.600 us, 256, 256, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop_i">258, 258, 4, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 304, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 162, -</column>
<column name="Register">-, -, 408, 32, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln35_1_fu_502_p2">+, 0, 0, 21, 21, 21</column>
<column name="add_ln35_2_fu_412_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln35_3_fu_510_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln35_4_fu_520_p2">+, 0, 0, 21, 21, 21</column>
<column name="add_ln35_fu_406_p2">+, 0, 0, 20, 20, 20</column>
<column name="i_fu_221_p2">+, 0, 0, 15, 8, 1</column>
<column name="tmp2_fu_318_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp41_fu_354_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp6_fu_372_p2">+, 0, 0, 24, 17, 17</column>
<column name="p_neg_fu_394_p2">-, 0, 0, 21, 1, 21</column>
<column name="tmp3_fu_340_p2">-, 0, 0, 20, 20, 20</column>
<column name="tmp7_fu_400_p2">-, 0, 0, 21, 21, 21</column>
<column name="tmp_fu_312_p2">-, 0, 0, 24, 17, 17</column>
<column name="ap_condition_105">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln18_fu_227_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i16_load">9, 2, 8, 16</column>
<column name="i16_fu_56">9, 2, 8, 16</column>
<column name="shift_reg15_fu_108">9, 2, 16, 32</column>
<column name="shift_reg_10_fu_100">9, 2, 16, 32</column>
<column name="shift_reg_11_fu_104">9, 2, 16, 32</column>
<column name="shift_reg_131_fu_52">9, 2, 16, 32</column>
<column name="shift_reg_1_fu_64">9, 2, 16, 32</column>
<column name="shift_reg_2_fu_68">9, 2, 16, 32</column>
<column name="shift_reg_3_fu_72">9, 2, 16, 32</column>
<column name="shift_reg_4_fu_76">9, 2, 16, 32</column>
<column name="shift_reg_5_fu_80">9, 2, 16, 32</column>
<column name="shift_reg_6_fu_84">9, 2, 16, 32</column>
<column name="shift_reg_7_fu_88">9, 2, 16, 32</column>
<column name="shift_reg_8_fu_92">9, 2, 16, 32</column>
<column name="shift_reg_9_fu_96">9, 2, 16, 32</column>
<column name="shift_reg_fu_60">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln35_2_reg_664">17, 0, 17, 0</column>
<column name="add_ln35_4_reg_669">21, 0, 21, 0</column>
<column name="add_ln35_reg_659">20, 0, 20, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i16_fu_56">8, 0, 8, 0</column>
<column name="shift_reg15_fu_108">16, 0, 16, 0</column>
<column name="shift_reg_10_fu_100">16, 0, 16, 0</column>
<column name="shift_reg_11_fu_104">16, 0, 16, 0</column>
<column name="shift_reg_131_fu_52">16, 0, 16, 0</column>
<column name="shift_reg_1_fu_64">16, 0, 16, 0</column>
<column name="shift_reg_2_fu_68">16, 0, 16, 0</column>
<column name="shift_reg_3_fu_72">16, 0, 16, 0</column>
<column name="shift_reg_4_fu_76">16, 0, 16, 0</column>
<column name="shift_reg_5_fu_80">16, 0, 16, 0</column>
<column name="shift_reg_6_fu_84">16, 0, 16, 0</column>
<column name="shift_reg_7_fu_88">16, 0, 16, 0</column>
<column name="shift_reg_8_fu_92">16, 0, 16, 0</column>
<column name="shift_reg_9_fu_96">16, 0, 16, 0</column>
<column name="shift_reg_fu_60">16, 0, 16, 0</column>
<column name="tmp7_reg_654">21, 0, 21, 0</column>
<column name="tmp_reg_649">17, 0, 17, 0</column>
<column name="zext_ln18_reg_635">8, 0, 64, 56</column>
<column name="zext_ln18_reg_635">64, 32, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir16, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir16, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir16, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir16, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir16, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir16, return value</column>
<column name="x_address0">out, 8, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_q0">in, 16, ap_memory, x, array</column>
<column name="y_address0">out, 8, ap_memory, y, array</column>
<column name="y_ce0">out, 1, ap_memory, y, array</column>
<column name="y_we0">out, 1, ap_memory, y, array</column>
<column name="y_d0">out, 24, ap_memory, y, array</column>
</table>
</item>
</section>
</profile>
