Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Documents/GitHub/First/Xilinx-Projects/mux/mux8t1_8_mux8t1_8_sch_tb_isim_beh.exe -prj D:/Documents/GitHub/First/Xilinx-Projects/mux/mux8t1_8_mux8t1_8_sch_tb_beh.prj work.mux8t1_8_mux8t1_8_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/mux/mux2t1.vf" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/mux/mux4t1.vf" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/mux/mux8t1.vf" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/mux/mux8t1_8.vf" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/mux/mux8t1_8_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2
Compiling module INV
Compiling module OR2
Compiling module mux2t1_MUSER_mux8t1_8
Compiling module mux4t1_MUSER_mux8t1_8
Compiling module mux8t1_MUSER_mux8t1_8
Compiling module mux8t1_8
Compiling module mux8t1_8_mux8t1_8_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable D:/Documents/GitHub/First/Xilinx-Projects/mux/mux8t1_8_mux8t1_8_sch_tb_isim_beh.exe
Fuse Memory Usage: 27748 KB
Fuse CPU Usage: 468 ms
