{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 12:20:03 2018 " "Info: Processing started: Wed May 16 12:20:03 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off term -c term " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off term -c term" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "term EPXA4F672C3 " "Info: Selected device EPXA4F672C3 for design \"term\"" {  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "CLK automatically " "Info: Promoted cell \"CLK\" to global signal automatically" {  } {  } 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "CLK1 automatically " "Info: Promoted cell \"CLK1\" to global signal automatically" {  } {  } 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "LessThan~328 automatically " "Info: Promoted cell \"LessThan~328\" to global signal automatically" {  } {  } 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed May 16 2018 12:20:03 " "Info: Started fitting attempt 1 on Wed May 16 2018 at 12:20:03" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACER_ESTIMATED_ROUTING_RESOURCE_USAGE" "" "Info: Design requires the following device routing resources:" { { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_COL_FSTTRK" "0 " "Info: Overall column FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_ROW_FSTTRK" "0 " "Info: Overall row FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_COL_FSTTRK" "0 " "Info: Maximum column FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_ROW_FSTTRK" "8 " "Info: Maximum row FastTrack interconnect = 8%" {  } {  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.417 ns register register " "Info: Estimated most critical path is register to register delay of 10.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.219 ns) 0.219 ns lpm_counter:counts_rtl_0\|alt_synch_counter:wysi_counter\|sload_path\[11\] 1 REG LC2_8_O2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.219 ns) = 0.219 ns; Loc. = LC2_8_O2; Fanout = 3; REG Node = 'lpm_counter:counts_rtl_0\|alt_synch_counter:wysi_counter\|sload_path\[11\]'" {  } { { "D:/lyj/term/db/term_cmp.qrpt" "" { Report "D:/lyj/term/db/term_cmp.qrpt" Compiler "term" "UNKNOWN" "V1" "D:/lyj/term/db/term.quartus_db" { Floorplan "D:/lyj/term/" "" "" { lpm_counter:counts_rtl_0|alt_synch_counter:wysi_counter|sload_path[11] } "NODE_NAME" } "" } } { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" 784 14 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(1.207 ns) 1.671 ns LessThan~324 2 COMB LAB_7_O2 1 " "Info: 2: + IC(0.245 ns) + CELL(1.207 ns) = 1.671 ns; Loc. = LAB_7_O2; Fanout = 1; COMB Node = 'LessThan~324'" {  } { { "D:/lyj/term/db/term_cmp.qrpt" "" { Report "D:/lyj/term/db/term_cmp.qrpt" Compiler "term" "UNKNOWN" "V1" "D:/lyj/term/db/term.quartus_db" { Floorplan "D:/lyj/term/" "" "1.452 ns" { lpm_counter:counts_rtl_0|alt_synch_counter:wysi_counter|sload_path[11] LessThan~324 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(1.207 ns) 3.123 ns LessThan~327 3 COMB LAB_7_O2 1 " "Info: 3: + IC(0.245 ns) + CELL(1.207 ns) = 3.123 ns; Loc. = LAB_7_O2; Fanout = 1; COMB Node = 'LessThan~327'" {  } { { "D:/lyj/term/db/term_cmp.qrpt" "" { Report "D:/lyj/term/db/term_cmp.qrpt" Compiler "term" "UNKNOWN" "V1" "D:/lyj/term/db/term.quartus_db" { Floorplan "D:/lyj/term/" "" "1.452 ns" { LessThan~324 LessThan~327 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(1.207 ns) 4.575 ns LessThan~328 4 COMB LAB_7_O2 14 " "Info: 4: + IC(0.245 ns) + CELL(1.207 ns) = 4.575 ns; Loc. = LAB_7_O2; Fanout = 14; COMB Node = 'LessThan~328'" {  } { { "D:/lyj/term/db/term_cmp.qrpt" "" { Report "D:/lyj/term/db/term_cmp.qrpt" Compiler "term" "UNKNOWN" "V1" "D:/lyj/term/db/term.quartus_db" { Floorplan "D:/lyj/term/" "" "1.452 ns" { LessThan~327 LessThan~328 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.152 ns) + CELL(0.690 ns) 10.417 ns CLK1 5 REG LAB_9_N2 2 " "Info: 5: + IC(5.152 ns) + CELL(0.690 ns) = 10.417 ns; Loc. = LAB_9_N2; Fanout = 2; REG Node = 'CLK1'" {  } { { "D:/lyj/term/db/term_cmp.qrpt" "" { Report "D:/lyj/term/db/term_cmp.qrpt" Compiler "term" "UNKNOWN" "V1" "D:/lyj/term/db/term.quartus_db" { Floorplan "D:/lyj/term/" "" "5.842 ns" { LessThan~328 CLK1 } "NODE_NAME" } "" } } { "term.v" "" { Text "D:/lyj/term/term.v" 36 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.530 ns 43.49 % " "Info: Total cell delay = 4.530 ns ( 43.49 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.887 ns 56.51 % " "Info: Total interconnect delay = 5.887 ns ( 56.51 % )" {  } {  } 0}  } { { "D:/lyj/term/db/term_cmp.qrpt" "" { Report "D:/lyj/term/db/term_cmp.qrpt" Compiler "term" "UNKNOWN" "V1" "D:/lyj/term/db/term.quartus_db" { Floorplan "D:/lyj/term/" "" "10.417 ns" { lpm_counter:counts_rtl_0|alt_synch_counter:wysi_counter|sload_path[11] LessThan~324 LessThan~327 LessThan~328 CLK1 } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "1 " "Info: Fitter routing operations ending: elapsed time = 1 seconds" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 12:20:07 2018 " "Info: Processing ended: Wed May 16 12:20:07 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
