
map -a "MachXO2" -p LCMXO2-256HC -t QFN32 -s 6 -oc Commercial   "EncCount_ec_impl.ngd" -o "EncCount_ec_impl_map.ncd" -pr "EncCount_ec_impl.prf" -mp "EncCount_ec_impl.mrp" -lpf "C:/Users/Joseph Martin/EncCount/ec_impl/EncCount_ec_impl.lpf" -lpf "C:/Users/Joseph Martin/EncCount/EncCount.lpf" -c 0            
map:  version Diamond (64-bit) 3.5.0.102

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: EncCount_ec_impl.ngd
   Picdevice="LCMXO2-256HC"

   Pictype="QFN32"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-256HCQFN32, Performance used: 6.

Loading device for application map from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.5_x64/ispfpga.
Package Status:                     Advanced       Version 1.38.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     82 out of   322 (25%)
      PFU registers:           82 out of   256 (32%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:        73 out of   128 (57%)
      SLICEs as Logic/ROM:     73 out of   128 (57%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:         19 out of   128 (15%)
   Number of LUT4s:        145 out of   256 (57%)
      Number of logic LUTs:      107
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:     19 (38 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 8 + 4(JTAG) out of 22 (55%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk: 50 loads, 50 rising, 0 falling (Driver: osc )
   Number of Clock Enables:  9
     Net clk_enable_1: 1 loads, 1 LSLICEs
     Net clk_enable_8: 4 loads, 4 LSLICEs
     Net clk_enable_9: 1 loads, 1 LSLICEs
     Net dec1/B_filter/output_N_144: 1 loads, 1 LSLICEs
     Net dec1/A_filter/output_N_144: 1 loads, 1 LSLICEs
     Net scl_filter/output_N_144: 1 loads, 1 LSLICEs
     Net dec2/B_filter/output_N_144: 1 loads, 1 LSLICEs
     Net dec2/A_filter/output_N_144: 1 loads, 1 LSLICEs
     Net sda_filter/output_N_144: 1 loads, 1 LSLICEs
   Number of LSRs:  3
     Net state_2_N_1_2: 3 loads, 3 LSLICEs
     Net n785: 9 loads, 9 LSLICEs
     Net n1350: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net timeout_15: 26 loads
     Net n68: 25 loads
     Net n3752: 19 loads
     Net state_0: 13 loads
     Net state_1: 12 loads
     Net n3743: 11 loads
     Net n3748: 11 loads
     Net state_2: 11 loads
     Net n2899: 10 loads
     Net scl_x_c: 10 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 30 MB

Dumping design to file EncCount_ec_impl_map.ncd.

ncd2vdb "EncCount_ec_impl_map.ncd" ".vdbs/EncCount_ec_impl_map.vdb"

Loading device for application ncd2vdb from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.5_x64/ispfpga.

mpartrce -p "EncCount_ec_impl.p2t" -f "EncCount_ec_impl.p3t" -tf "EncCount_ec_impl.pt" "EncCount_ec_impl_map.ncd" "EncCount_ec_impl.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "EncCount_ec_impl_map.ncd"
Mon Nov 02 14:44:44 2015

PAR: Place And Route Diamond (64-bit) 3.5.0.102.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Joseph Martin/EncCount/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF EncCount_ec_impl_map.ncd EncCount_ec_impl.dir/5_1.ncd EncCount_ec_impl.prf
Preference file: EncCount_ec_impl.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file EncCount_ec_impl_map.ncd.
Design name: i2c_slave
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     QFN32
Performance: 6
Loading device for application par from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.5_x64/ispfpga.
Package Status:                     Advanced       Version 1.38.
Performance Hardware Data Status:   Final          Version 30.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    8+4(JTAG)/56      21% used
                   8+4(JTAG)/22      55% bonded

   SLICE             73/128          57% used

   OSC                1/1           100% used


Number of Signals: 234
Number of Connections: 635

Pin Constraint Summary:
   8 out of 8 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk (driver: osc, clk load #: 50)


No signal is selected as secondary clock.

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
..................
Placer score = 18940.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  18918
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk" from OSC on comp "osc" on site "OSC", clk load = 50

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 0 out of 8 (0%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   8 + 4(JTAG) out of 56 (21.4%) PIO sites used.
   8 + 4(JTAG) out of 22 (54.5%) bonded PIO sites used.
   Number of PIO comps: 8; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 4 / 9 ( 44%) | 3.3V       | -         |
| 1        | 2 / 2 (100%) | 3.3V       | -         |
| 2        | 2 / 9 ( 22%) | 3.3V       | -         |
| 3        | 0 / 2 (  0%) | -          | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 4 secs 

Dumping design to file EncCount_ec_impl.dir/5_1.ncd.

0 connections routed; 635 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at 14:44:49 11/02/15

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 14:44:49 11/02/15

Start NBR section for initial routing at 14:44:49 11/02/15
Level 4, iteration 1
20(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 85.584ns/0.000ns; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 14:44:49 11/02/15
Level 4, iteration 1
12(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 85.584ns/0.000ns; real time: 5 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 85.584ns/0.000ns; real time: 5 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 85.584ns/0.000ns; real time: 5 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 14:44:49 11/02/15

Start NBR section for re-routing at 14:44:49 11/02/15
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 85.584ns/0.000ns; real time: 5 secs 

Start NBR section for post-routing at 14:44:49 11/02/15

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 85.584ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 4 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  635 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file EncCount_ec_impl.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 85.584
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.306
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 5 secs 
Total REAL time to completion: 5 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "EncCount_ec_impl.t2b" -w "EncCount_ec_impl.ncd" -jedec "EncCount_ec_impl.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.5.0.102
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file EncCount_ec_impl.ncd.
Design name: i2c_slave
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     QFN32
Performance: 6
Loading device for application Bitgen from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.5_x64/ispfpga.
Package Status:                     Advanced       Version 1.38.
Performance Hardware Data Status:   Final          Version 30.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from EncCount_ec_impl.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           53.2  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.88.
 
Saving bit stream in "EncCount_ec_impl.jed".

bitgen -f "EncCount_ec_impl.t2b" -w "EncCount_ec_impl.ncd" "EncCount_ec_impl.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.5.0.102
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file EncCount_ec_impl.ncd.
Design name: i2c_slave
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     QFN32
Performance: 6
Loading device for application Bitgen from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.5_x64/ispfpga.
Package Status:                     Advanced       Version 1.38.
Performance Hardware Data Status:   Final          Version 30.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from EncCount_ec_impl.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           53.2  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.88.
 
Saving bit stream in "EncCount_ec_impl.bit".
