{"Brad Calder": [0, ["Fast and Accurate Instruction Fetch and Branch Prediction", ["Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1109/ISCA.1994.288166", "isca", 1994]], "Adam R. Talcott": [0, ["The Impact of Unresolved Branches on Branch Prediction Scheme Performance", ["Adam R. Talcott", "Wayne Yamamoto", "Mauricio J. Serrano", "Roger C. Wood", "Mario Nemirovsky"], "https://doi.org/10.1109/ISCA.1994.288165", "isca", 1994]], "Subbarao Palacharla": [0, ["Evaluating Stream Buffers as a Secondary Cache Replacement", ["Subbarao Palacharla", "Richard E. Kessler"], "https://doi.org/10.1109/ISCA.1994.288164", "isca", 1994]], "Norman P. Jouppi": [0, ["Tradeoffs in Two-Level On-Chip Caching", ["Norman P. Jouppi", "Steven J. E. Wilton"], "https://doi.org/10.1109/ISCA.1994.288163", "isca", 1994]], "Ashok Singhal": [0, ["Architectural Support for Performance Tuning: A Case Study on the SPARCcenter2000", ["Ashok Singhal", "Aaron J. Goldberg"], "https://doi.org/10.1109/ISCA.1994.288162", "isca", 1994]], "Zarka Cvetanovic": [0, ["Characterization of Alpha AXP Performance Using TP and SPEC Workloads", ["Zarka Cvetanovic", "Dileep Bhandarkar"], "https://doi.org/10.1109/ISCA.1994.288161", "isca", 1994]], "Chitra Natarajan": [0, ["Measurement-Based Characterization of Global Memory and Network Contention, Operating System and Parallelization Overheads: A Case Study on Shared-Memory Multiprocessor", ["Chitra Natarajan", "Sanjay Sharma", "Ravishankar K. Iyer"], "https://doi.org/10.1109/ISCA.1994.288160", "isca", 1994]], "Truman Joe": [9.30636767648707e-09, ["Evaluating the Memory Overhead Required for COMA Architectures", ["Truman Joe", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1994.288159", "isca", 1994]], "Alexander C. Klaiber": [0, ["A Comparison of Message Passing and Shared Memory Architectures for Data Parallel Programs", ["Alexander C. Klaiber", "Henry M. Levy"], "https://doi.org/10.1109/ISCA.1994.288158", "isca", 1994]], "Alan L. Cox": [0, ["Software Versus Hardware Shared-Memory Implementation: A Case Study", ["Alan L. Cox", "Sandhya Dwarkadas", "Peter J. Keleher", "Honghui Lu", "Ramakrishnan Rajamony", "Willy Zwaenepoel"], "https://doi.org/10.1109/ISCA.1994.288157", "isca", 1994]], "Dionisios N. Pnevmatikatos": [0, ["Guarded Executing and Branch Prediction in Dynamic ILP Processors", ["Dionisios N. Pnevmatikatos", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.1994.288156", "isca", 1994]], "Ching-Long Su": [0, ["Branch with Masked Squashing in Superpipelined Processors", ["Ching-Long Su", "Alvin M. Despain"], "https://doi.org/10.1109/ISCA.1994.288155", "isca", 1994]], "Matthias A. Blumrich": [0, ["Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer", ["Matthias A. Blumrich", "Kai Li", "Richard Alpert", "Cezary Dubnicki", "Edward W. Felten", "Jonathan Sandberg"], "https://doi.org/10.1109/ISCA.1994.288154", "isca", 1994]], "Peter Steenkiste": [0, ["Architecture and Evaluation of High-Speed Networking Subsystem for Distributed-Memory Systems", ["Peter Steenkiste", "Michael Hemy", "Todd W. Mummert", "Brian Zill"], "https://doi.org/10.1109/ISCA.1994.288153", "isca", 1994]], "Basem A. Nayfeh": [0, ["Exploring the Design Space for a Shared-Cache Multiprocessor", ["Basem A. Nayfeh", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.1994.288152", "isca", 1994]], "Radhika Thekkath": [0, ["Impact of Sharing-Based Thread Placement on Multithreaded Architectures", ["Radhika Thekkath", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.1994.288151", "isca", 1994]], "Fredrik Dahlgren": [0, ["Combined Performance Gains of Simple Cache Protocol Extensions", ["Fredrik Dahlgren", "Michel Dubois", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.1994.288150", "isca", 1994]], "Andrew S. Huang": [0, ["Speculative Disambiguation: A Compilation Technique for Dynamic Memory Disambiguation", ["Andrew S. Huang", "Gert Slavenburg", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1994.288149", "isca", 1994]], "Keith I. Farkas": [0, ["Complexity/Performance Tradeoffs with Non-Blocking Loads", ["Keith I. Farkas", "Norman P. Jouppi"], "https://doi.org/10.1109/ISCA.1994.288148", "isca", 1994]], "Tien-Fu Chen": [0, ["A Performance Study of Software and Hardware Data Prefetching Schemes", ["Tien-Fu Chen", "Jean-Loup Baer"], "https://doi.org/10.1109/ISCA.1994.288147", "isca", 1994]], "Ann L. Drapeau": [0, ["RAID-II: A High-Bandwidth Network File Server", ["Ann L. Drapeau", "Ken Shirriff", "John H. Hartman", "Ethan L. Miller", "Srinivasan Seshan", "Randy H. Katz", "Ken Lutz", "David A. Patterson", "Edward K. Lee", "Peter M. Chen", "Garth A. Gibson"], "https://doi.org/10.1109/ISCA.1994.288146", "isca", 1994]], "Mario Blaum": [0, ["EVENODD: An Optimal Scheme for Tolerating Double Disk Failures in RAID Architectures", ["Mario Blaum", "Jim Brady", "Jehoshua Bruck", "Jai Menon"], "https://doi.org/10.1109/ISCA.1994.288145", "isca", 1994]], "Spencer W. Ng": [0, ["Crosshatch Disk Array for Improved Reliability and Performance", ["Spencer W. Ng"], "https://doi.org/10.1109/ISCA.1994.288144", "isca", 1994]], "Frederic T. Chong": [2.5101569928974974e-15, ["METRO: A Router Architecture for High-Performance, Short-Haul Routing Networks", ["Frederic T. Chong", "Henry Minsky", "Andre DeHon", "Matthew E. Becker", "Samuel Peretz", "Eran Egozy", "Thomas F. Knight Jr."], "https://doi.org/10.1109/ISCA.1994.288143", "isca", 1994]], "James D. Allen": [0, ["Ariadne - An Adaptive Router for Fault-Tolerant Multicomputers", ["James D. Allen", "Patrick T. Gaughan", "David E. Schimmel", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.1994.288142", "isca", 1994]], "Jae H. Kim": [0.6876401305198669, ["Compressionless Routing: A Framework for Adaptive and Fault-Tolerant Routing", ["Jae H. Kim", "Ziqiang Liu", "Andrew A. Chien"], "https://doi.org/10.1109/ISCA.1994.288141", "isca", 1994]], "Jeffrey Kuskin": [0, ["The Stanford FLASH Multiprocessor", ["Jeffrey Kuskin", "David Ofelt", "Mark Heinrich", "John Heinlein", "Richard Simoni", "Kourosh Gharachorloo", "John Chapin", "David Nakahira", "Joel Baxter", "Mark Horowitz", "Anoop Gupta", "Mendel Rosenblum", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1994.288140", "isca", 1994]], "David Chaiken": [0, ["Software-Extended Coherent Shared Memory: Performance and Cost", ["David Chaiken", "Anant Agarwal"], "https://doi.org/10.1109/ISCA.1994.288139", "isca", 1994]], "Steven K. Reinhardt": [0, ["Tempest and Typhoon: User-Level Shared Memory", ["Steven K. Reinhardt", "James R. Larus", "David A. Wood"], "https://doi.org/10.1109/ISCA.1994.288138", "isca", 1994]], "Matthew K. Farrens": [0, ["A Study of Single-Chip Processor/Cache Organizations for Large Numbers of Transistors", ["Matthew K. Farrens", "Gary S. Tyson", "Andrew R. Pleszkun"], "https://doi.org/10.1109/ISCA.1994.288137", "isca", 1994]], "Chung-Ho Chen": [0, ["A Unified Architectural Tradeoff Methodology", ["Chung-Ho Chen", "Arun K. Somani"], "https://doi.org/10.1109/ISCA.1994.288136", "isca", 1994]], "David Nagle": [0, ["Optimal Allocation of On-Chip Memory for Multiple-API Operating Systems", ["David Nagle", "Richard Uhlig", "Trevor N. Mudge", "Stuart Sechrest"], "https://doi.org/10.1109/ISCA.1994.288135", "isca", 1994]], "Russell W. Quong": [0, ["Expected I-Cache Miss Rates via the Gap Model", ["Russell W. Quong"], "https://doi.org/10.1109/ISCA.1994.288134", "isca", 1994]], "Andre Seznec": [0, ["Decoupled Sectored Caches: Conciliating Low Tag Implementation Cost and Low Miss Ratio", ["Andre Seznec"], "https://doi.org/10.1109/ISCA.1994.288133", "isca", 1994]]}