// Seed: 2403555662
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_4;
  assign module_1.id_4 = 0;
  tri1 id_5 = 1, id_6 = 1, id_7;
  wire id_8, id_9;
  always_ff begin : LABEL_0
    if (1) begin : LABEL_0
      id_7 = id_5;
      id_9 = 1;
    end
  end
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    output logic id_8,
    input wand id_9
);
  tri0 id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  assign id_0 = id_6;
  if (id_7) final id_1 <= 1;
  else assign id_11 = 1;
  always id_8 <= (1);
endmodule
