<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>High-Performance Memory Controller II SDRAM Intel® FPGA IP Core</title>

    <!-- slider -->
    <link rel="stylesheet" href="/css/all.min.css">
    <link rel="stylesheet" href="/css/animate.min.css">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">
    <!-- nav header -->
    <link rel="stylesheet" href="/css/dk_nav_header.css">

    <link rel="stylesheet" href="/css/dk_agilex_5_FPGA_and_SoC_FPGA_E_Series.css">
    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
        a{
            text-decoration: none !important;
        }   
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 
<!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/Product/B11_intel_intellectual.html">Altera® FPGA Intellectual Property</a></li>
                    <li><a href="/vaidikhtml/mv_product/intellectual_property_memory_interfaces_and_controllers_IP_cores_see_specs_and_buy.html">Memory Interface and Controllers IP Cores</a></li>
                    <li><p class="mb-0">High-Performance Memory Controller II SDRAM IP</p></li>
                </ol>
            </div>
        </nav>
    </section>
<!-- --------------------------------------------------------------------- -->
    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12">
                        <h1>High-Performance Memory Controller II SDRAM Intel® FPGA IP Core</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img class="mb-3" src="/img/darshit_image/fpga-ip-graphic_1920-1080 (2).avif" alt="">
                        </div>
                        <p>The High-Performance Memory Controller II SDRAM Intel FPGA IP core handles the complex aspects of using DDR, DDR2, and DDR3 SDRAM at speeds up to 933 MHz. The intellectual property (IP) core initializes the memory devices, manages SDRAM banks, translates read-and-write requests from the local interface into all the necessary SDRAM command signals, and performs command and data reordering.</p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/darshit_image/fpga-ip-graphic_1920-1080 (2).avif" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <section>
        <div style="padding: 2.5rem 0rem;">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/darshit_image/memory-controller-ii_1920-1080.avif" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!--------------------------------------------------------------------------->

    <section>
        <div style="padding: 2.5rem 0rem;">
            <div class="container">
                <p>The High-Performance Memory Controller II SDRAM Intel FPGA IP core is a drop-in replacement for the existing SDRAM controller with the following new enhanced features:</p>
                <ul>
                    <li>Quarter-rate controller</li>
                    <li>2-T command timing to maintain command channel bandwidth</li>
                    <li>50 percent higher random access efficiency with command and data reordering</li>
                    <li>Power-down and self-refresh support</li>
                    <li>Error correction code (ECC) with sub-word writes</li>
                    <li>This IP is included in the <a class="b_special_a1" href="">IP base suite</a> which is bundled with Intel® Quartus® Prime Standard and Pro Edition Software.</li>
                </ul>
            </div>
        </div>
    </section>
   
    <!-- --------------------------------------------------------------------- -->

      <!--------------------------------------------------------------------------->

      <section>
        <div style="padding: 2.5rem 0rem;">
            <div class="container">
                <h3>Features</h3>
                <ul>
                    <li>Support for industry-standard DDR, DDR2, and DDR3 SDRAM devices and modules</li>
                    <li style="margin-left: 40.0px;">Includes support for registered DIMMs</li>
                    <li style="margin-left: 40.0px;">Supports efficient bank interleaving</li>
                    <li>Look-ahead bank management</li>
                    <li style="margin-left: 40.0px;">Issue activate and precharge commands early</li>
                    <li style="margin-left: 80.0px;">Use auto-precharge when possible</li>
                    <li style="margin-left: 80.0px;">In-order read/writes (no reordering)</li>
                    <li style="margin-left: 40.0px;">Bank management architecture, which minimizes latency</li>
                    <li style="margin-left: 40.0px;">Read/write accesses with auto-precharge</li>
                    <li style="margin-left: 80.0px;">Automatic cancellation of auto-precharge on page hits</li>
                    <li>Avalon Memory Mapped interface</li>
                    <li style="margin-left: 40.0px;">Adapter for native interface</li>
                    <li style="margin-left: 40.0px;">Avalon agent interface for access to CSR</li>
                    <li>Burst size adaptation for efficient DRAM accesses</li>
                    <li style="margin-left: 40.0px;">Built-in burst adapter</li>
                    <li style="margin-left: 40.0px;">Combines short local transactions into memory bursts</li>
                    <li style="margin-left: 40.0px;">Split long local transactions into memory bursts</li>
                    <li>Integrated low-latency quarter-rate, half-rate, and full-rate system interface</li>
                    <li style="margin-left: 40.0px;">Support an optional half-system interface speed</li>
                    <li style="margin-left: 40.0px;">Maintain the controller in the faster clock domain to reduce latency</li>
                    <li>Flexible, robust design</li>
                    <li style="margin-left: 40.0px;">1, 2, 4, or 8 chip-select signals</li>
                    <li style="margin-left: 40.0px;">Configurable data width including DQ strobe (DQS) read postamble control logic and optional non-DQS read mode for side banks (Intel Stratix® FPGA series)</li>
                    <li style="margin-left: 40.0px;">Automatic or user-controlled refresh</li>
                    <li style="margin-left: 40.0px;">Data mask signals for partial write operations</li>
                    <li>Quick and easy implementation</li>
                    <li style="margin-left: 40.0px;">IP Toolbench-generated constraint script</li>
                    <li style="margin-left: 40.0px;">Top-level example design shipped as a deliverable with the Intel FPGA IP function</li>
                    <li style="margin-left: 40.0px;">IP functional simulation models used in Intel FPGA supported VHDL and Verilog HDL simulators</li>
                    <li style="margin-left: 40.0px;">Available in clear-text for use with custom controller</li>
                    <li>Integrated command and data reordering to allow for improved memory bandwidth efficiency</li>
                    <li>Power down and self-refresh support</li>
                    <li>Well documented clear text RTL for ease of use</li>
                    <li>Platform Designer (formerly Qsys) compliant to enable system-level design</li>
                    <li>Supports up to 933 MHz memory speed at quarter-rate (233 MHz controller clock)</li>
                    <li>Five-cycle controller latency</li>
                </ul>
            </div>
        </div>
    </section>
   
    <!-- --------------------------------------------------------------------- -->

    <!-- --------------------------------------------------------------------- -->

    <section>
        <div style="padding: 3rem 0rem;">
            <div class="container">
                <h2 class="mb-3">Related Links</h2>
                <div class="row">
                    <div class="col-6">
                        <h5 class="mb-3"><b>Documentation</b></h5>
                        <ul style="padding-left: 1rem;">
                            <li>   
                                <a class="b_special_a1" href="">External memory interface handbook ›</a>
                            </li>
                            <li>
                                <a class="b_special_a1" href="">Intel FPGA IP release notes ›</a>
                            </li>
                        </ul>
                    </div>
                    <div class="col-6">
                        <h5 class="mb-3"><b>Device Support</b></h5>
                        <ul>
                            <li>
                                <a class="b_special_a1" href="">Intel FPGA IP for external memory interface support center ›</a>
                            </li>
                        </ul>
                    </div>
                </div>
                
            </div>
        </div>
    </section>

    <!-- --------------------------------------------------------------------- -->

    <!-- --------------------------------------------------------------------- -->
    
    <section>
        <div style="padding: 3rem 0rem; background-color: #f7f7f7;">
            <div class="container">
                <h2 style="font-weight: 300; margin-bottom: 2rem;">Additional Resources</h2>
                <div class="row" style="row-gap: 2rem;">
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">Find IP</a></h4>
                        <p>Find the right Altera® FPGA Intellectual Property core for your needs.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">Technical Support</a></h4>
                        <p>For technical support on this IP core, please visit <a class="b_special_a1" href="">Support Resources</a> or&nbsp;<a class="b_special_a1" href="">Intel® Premier Support</a>. You may also search for related topics on this function in the&nbsp;<a class="b_special_a1" href="">Knowledge Center</a>&nbsp;and <a class="b_special_a1" href="">Communities</a>.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">IP Evaluation and Purchase</a></h4>
                        <p>Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="/vaidikhtml/mv_product/intellectual_property_IP_base_suite.html">IP Base Suite</a></h4>
                        <p>Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">Design Examples</a></h4>
                        <p>Download design examples and reference designs for Altera® FPGA devices.</p>
                    </div>
                    <div class="col-sm-3 col-sm-6 col-lg-4 col-xl-3">
                        <h4><a class="b_special_a2" href="">Contact Sales</a></h4>
                        <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>   
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/memory-controller-ii_1920-1080.avif" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <script>
        // (Intel Data Center GPU Max Series -> (Intel Data Center GPU Max Series Overview)) Maximize Impact
        $(document).ready(function () {

            $('.owl-carousel.mv_maximize_carousel').owlCarousel({
                loop: true,
                margin: 10,
                nav: false,
                dots: true,
                // nav:true,
                // center:true,

                // autoplay:true,
                // autoplayTimeout:2000,
                // autoplayHoverPause:true,
                // animateIn:'animate__fadeIn',
                // animateOut:'animate__fadeOut',

                responsive: {
                    320: {
                        items: 1,
                    },
                    375: {
                        items: 1,
                    },
                    425: {
                        items: 1,
                    },
                    767: {
                        items: 1,
                    }
                }
            })

        });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

    <!-- Early Development -->
    <script>
        $('#test1, #test2').owlCarousel({
            loop: true,
            margin: 10,
            // autoplay: true,
            // autoplayTimeout: 2000,
            dots: true,  // Keep this true if you want to show dots as well
            nav: true,   // Enable navigation arrows
            responsive: {
                0: {
                    items: 1
                },
                320: {
                    items: 1
                },
                1000: {
                    items: 1
                }
            }
        });
    </script>

</html>  
