-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity smm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_we0 : OUT STD_LOGIC;
    data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    data_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_ce1 : OUT STD_LOGIC;
    data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    all_zero_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    all_zero_ce0 : OUT STD_LOGIC;
    all_zero_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    w_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    w_ce0 : OUT STD_LOGIC;
    w_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of smm is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "smm_smm,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.893000,HLS_SYN_LAT=10601,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=412,HLS_SYN_LUT=375,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln15_fu_84_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln15_reg_118 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln18_fu_95_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_reg_128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start : STD_LOGIC;
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_done : STD_LOGIC;
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_idle : STD_LOGIC;
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_ready : STD_LOGIC;
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_w_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_w_ce0 : STD_LOGIC;
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_ce0 : STD_LOGIC;
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_we0 : STD_LOGIC;
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_ce1 : STD_LOGIC;
    signal grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln15_fu_90_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln15_fu_78_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_44 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component smm_smm_Pipeline_VITIS_LOOP_15_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln15_1 : IN STD_LOGIC_VECTOR (6 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61 : component smm_smm_Pipeline_VITIS_LOOP_15_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start,
        ap_done => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_done,
        ap_idle => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_idle,
        ap_ready => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_ready,
        zext_ln15_1 => j_fu_44,
        w_address0 => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_w_address0,
        w_ce0 => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_w_ce0,
        w_q0 => w_q0,
        data_address0 => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_address0,
        data_ce0 => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_ce0,
        data_we0 => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_we0,
        data_d0 => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_d0,
        data_q0 => data_q0,
        data_address1 => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_address1,
        data_ce1 => grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_ce1,
        data_q1 => data_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_ready = ap_const_logic_1)) then 
                    grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_fu_44_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_44 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then 
                j_fu_44 <= add_ln15_reg_118;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln15_reg_118 <= add_ln15_fu_84_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln18_reg_128 <= icmp_ln18_fu_95_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln18_fu_95_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln15_fu_78_p2, ap_block_state5_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln15_fu_78_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln18_fu_95_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln15_fu_84_p2 <= std_logic_vector(unsigned(j_fu_44) + unsigned(ap_const_lv7_1));
    all_zero_address0 <= zext_ln15_fu_90_p1(7 - 1 downto 0);

    all_zero_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            all_zero_ce0 <= ap_const_logic_1;
        else 
            all_zero_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(icmp_ln18_reg_128, grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_done = ap_const_logic_0) and (icmp_ln18_reg_128 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln15_fu_78_p2)
    begin
        if (((icmp_ln15_fu_78_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln15_fu_78_p2)
    begin
        if (((icmp_ln15_fu_78_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    data_address0 <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_address0;
    data_address1 <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_address1;
    data_ce0 <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_ce0;
    data_ce1 <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_ce1;
    data_d0 <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_d0;
    data_we0 <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_data_we0;
    grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_ap_start_reg;
    icmp_ln15_fu_78_p2 <= "1" when (j_fu_44 = ap_const_lv7_64) else "0";
    icmp_ln18_fu_95_p2 <= "1" when (signed(all_zero_q0) < signed(ap_const_lv32_A)) else "0";
    w_address0 <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_w_address0;
    w_ce0 <= grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61_w_ce0;
    zext_ln15_fu_90_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_44),64));
end behav;
