0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v,1689084850,verilog,,C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v,,Four_bit_Adder,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v,1689095159,verilog,,,,tb_mul,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v,1689091820,verilog,,C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v,,ANDing,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v,1689091612,verilog,,C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v,,ArrayMultiplier,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v,1689059191,verilog,,C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v,,ShiftAddMultiplier,,,,,,,,
