module tb_century_clock;
    reg clk;
    reg rst;
    reg display_switch;                                           // use switch to control
    reg mode_button, increase_button, decrease_button;            // use button to control

    wire [13:0] FPGA_led_12, FPGA_led_34, FPGA_led_56, FPGA_led_78; 

    century_clock inst_century_clock (
        .clk(clk),
        .rst(rst),
        .display_switch(display_switch),
    	.mode_button(mode_button),
        .increase_button(increase_button),
        .decrease_button(decrease_button),
        .FPGA_led_12(FPGA_led_12),
        .FPGA_led_34(FPGA_led_34),
        .FPGA_led_56(FPGA_led_56),
        .FPGA_led_78(FPGA_led_78)
    );



    // Clock generation
    initial begin
        clk = 0;
        forever #10 clk = ~clk; // Generate 50MHz clock

    end
    
    initial begin
        display_switch = 0;
        mode_button = 1;
        increase_button = 1;
        decrease_button = 1; 
        rst = 0; // 
        #20 rst = 1; // Assert reset for 20 time units
        display_switch = 0;
        #10000000; // 2hun sec
        mode_button = 0;
        #10000;
        mode_button = 1;
        increase_button = 0;
        #10000;
        mode_button = 0;
        #10000;
        mode_button = 1;
        increase_button = 0;
        #15000000; // Simulate for 200 time units
        $stop; 
    end
endmodule 


