{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 4 -x 980 -y 580 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 4 -x 980 -y 560 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 4 -x 980 -y 690 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 4 -x 980 -y 710 -defaultsOSRD -right
preplace port port-id_init_clk -pg 1 -lvl 4 -x 980 -y 600 -defaultsOSRD -right
preplace portBus led_green_l -pg 1 -lvl 4 -x 980 -y 300 -defaultsOSRD
preplace portBus led_orange_l -pg 1 -lvl 4 -x 980 -y 320 -defaultsOSRD
preplace portBus qsfp_rst_l -pg 1 -lvl 4 -x 980 -y 60 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 4 -x 980 -y 80 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65 64} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir axi_aclk right -pinY axi_aclk 60R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 40R
preplace inst eth_0 -pg 1 -lvl 3 -x 820 -y 520 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 18 15 14 17 16} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 40R -pinDir qsfp_clk right -pinY qsfp_clk 60R -pinDir axis_rx left -pinY axis_rx 0L -pinDir sys_resetn left -pinY sys_resetn 80L -pinDir stream_clk left -pinY stream_clk 40L -pinDir aligned left -pinY aligned 20L -pinDir init_clk right -pinY init_clk 80R -pinDir stream_resetn left -pinY stream_resetn 60L
preplace inst eth_1 -pg 1 -lvl 3 -x 820 -y 690 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 15 18 14 17 16} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir axis_rx left -pinY axis_rx 0L -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir sys_resetn left -pinY sys_resetn 40L -pinDir stream_clk left -pinY stream_clk 80L -pinDir aligned left -pinY aligned 20L -pinDir init_clk right -pinY init_clk 40R -pinDir stream_resetn left -pinY stream_resetn 60L
preplace inst smartconnect -pg 1 -lvl 2 -x 500 -y 60 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 98 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 78 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 140L -pinDir M00_AXI left -pinY M00_AXI 0L -pinDir M01_AXI left -pinY M01_AXI 160L -pinDir M02_AXI left -pinY M02_AXI 200L -pinDir M03_AXI left -pinY M03_AXI 180L -pinDir M04_AXI right -pinY M04_AXI 240R -pinDir aclk left -pinY aclk 220L -pinDir aresetn left -pinY aresetn 240L
preplace inst qsfp_pins -pg 1 -lvl 3 -x 820 -y 60 -defaultsOSRD -pinBusDir qsfp_rst_l right -pinBusY qsfp_rst_l 0R -pinBusDir qsfp_lp right -pinBusY qsfp_lp 20R
preplace inst channel_0 -pg 1 -lvl 2 -x 500 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 26 29 28} -defaultsOSRD -pinDir S_AXIS right -pinY S_AXIS 100R -pinDir S_AXI left -pinY S_AXI 0L -pinDir stream_resetn right -pinY stream_resetn 160R -pinDir stream_clk right -pinY stream_clk 140R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst channel_1 -pg 1 -lvl 2 -x 500 -y 690 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 29 28} -defaultsOSRD -pinDir S_AXIS right -pinY S_AXIS 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir stream_resetn right -pinY stream_resetn 60R -pinDir stream_clk right -pinY stream_clk 80R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst axi_revision -pg 1 -lvl 1 -x 160 -y 60 -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir AXI_ACLK right -pinY AXI_ACLK 20R -pinDir AXI_ARESETN right -pinY AXI_ARESETN 40R
preplace inst eth_status -pg 1 -lvl 3 -x 820 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 24 25} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L -pinDir eth0_up left -pinY eth0_up 120L -pinDir eth1_up left -pinY eth1_up 100L -pinBusDir led_green_l right -pinBusY led_green_l 0R -pinBusDir led_orange_l right -pinBusY led_orange_l 20R
preplace netloc eth_0_stat_rx_aligned_0 1 2 1 680 420n
preplace netloc eth_0_stream_clk 1 2 1 NJ 560
preplace netloc eth_0_stream_resetn 1 2 1 NJ 580
preplace netloc eth_1_stat_rx_aligned_0 1 2 1 660 400n
preplace netloc eth_1_stream_resetn 1 2 1 NJ 750
preplace netloc eth_status_0_led_green_l 1 3 1 N 300
preplace netloc eth_status_0_led_orange_l 1 3 1 N 320
preplace netloc init_clk_0_1 1 3 1 960 600n
preplace netloc qsfp_pins_qsfp_lp 1 3 1 NJ 80
preplace netloc qsfp_pins_qsfp_rst_l 1 3 1 NJ 60
preplace netloc s_axis_aclk_1 1 2 1 NJ 770
preplace netloc source_200Mhz_clk 1 1 2 320 360 N
preplace netloc source_200Mhz_resetn 1 1 2 300 630 640
preplace netloc cmac_usplus_0_gt_serial_port 1 3 1 NJ 560
preplace netloc eth_0_axis_rx 1 2 1 NJ 520
preplace netloc eth_1_axis_rx 1 2 1 NJ 690
preplace netloc eth_1_qsfp_gt 1 3 1 NJ 690
preplace netloc gt_ref_clk_0_1 1 3 1 NJ 580
preplace netloc gt_ref_clk_0_2 1 3 1 NJ 710
preplace netloc pcie_refclk_1 1 0 1 NJ 220
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 220
preplace netloc smartconnect_M00_AXI 1 1 1 N 60
preplace netloc smartconnect_M02_AXI 1 1 1 360 260n
preplace netloc smartconnect_M03_AXI 1 1 1 340 240n
preplace netloc smartconnect_M04_AXI 1 2 1 N 300
preplace netloc xdma_0_M_AXI_B 1 1 1 N 200
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 200
levelinfo -pg 1 0 160 500 820 980
pagesize -pg 1 -db -bbox -sgen -130 0 1160 820
",
   "No Loops_ScaleFactor":"0.778049",
   "No Loops_TopLeft":"-446,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"6"
}
