{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665602369234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665602369234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 14:19:29 2022 " "Processing started: Wed Oct 12 14:19:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665602369234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602369234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_led1 -c nios_led1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_led1 -c nios_led1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602369234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665602369495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665602369495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/nios_led1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_led1/synthesis/nios_led1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_led1-rtl " "Found design unit 1: nios_led1-rtl" {  } { { "nios_led1/synthesis/nios_led1.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374386 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_led1 " "Found entity 1: nios_led1" {  } { { "nios_led1/synthesis/nios_led1.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_led1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_led1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_irq_mapper " "Found entity 1: nios_led1_irq_mapper" {  } { { "nios_led1/synthesis/submodules/nios_led1_irq_mapper.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0 " "Found entity 1: nios_led1_mm_interconnect_0" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_led1_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0_rsp_mux " "Found entity 1: nios_led1_mm_interconnect_0_rsp_mux" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374393 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0_rsp_demux " "Found entity 1: nios_led1_mm_interconnect_0_rsp_demux" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0_cmd_mux " "Found entity 1: nios_led1_mm_interconnect_0_cmd_mux" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0_cmd_demux " "Found entity 1: nios_led1_mm_interconnect_0_cmd_demux" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_led1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665602374395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_led1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665602374395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_led1_mm_interconnect_0_router_002_default_decode" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374395 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led1_mm_interconnect_0_router_002 " "Found entity 2: nios_led1_mm_interconnect_0_router_002" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_led1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_led1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665602374395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_led1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_led1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665602374395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_mm_interconnect_0_router_default_decode " "Found entity 1: nios_led1_mm_interconnect_0_router_default_decode" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374395 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led1_mm_interconnect_0_router " "Found entity 2: nios_led1_mm_interconnect_0_router" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_led1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_led1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_led1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_led1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_led1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_led1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_sysid " "Found entity 1: nios_led1_sysid" {  } { { "nios_led1/synthesis/submodules/nios_led1_sysid.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_switch " "Found entity 1: nios_led1_switch" {  } { { "nios_led1/synthesis/submodules/nios_led1_switch.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_onchip_mem " "Found entity 1: nios_led1_onchip_mem" {  } { { "nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_led " "Found entity 1: nios_led1_led" {  } { { "nios_led1/synthesis/submodules/nios_led1_led.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_cpu " "Found entity 1: nios_led1_cpu" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_cpu_cpu_register_bank_a_module " "Found entity 1: nios_led1_cpu_cpu_register_bank_a_module" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_led1_cpu_cpu_register_bank_b_module " "Found entity 2: nios_led1_cpu_cpu_register_bank_b_module" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_led1_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_led1_cpu_cpu_nios2_oci_debug" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_led1_cpu_cpu_nios2_oci_break " "Found entity 4: nios_led1_cpu_cpu_nios2_oci_break" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_led1_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_led1_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_led1_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_led1_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_led1_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_led1_cpu_cpu_nios2_oci_itrace" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_led1_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_led1_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_led1_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_led1_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_led1_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_led1_cpu_cpu_nios2_oci_fifo" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_led1_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_led1_cpu_cpu_nios2_oci_pib" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_led1_cpu_cpu_nios2_oci_im " "Found entity 15: nios_led1_cpu_cpu_nios2_oci_im" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_led1_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_led1_cpu_cpu_nios2_performance_monitors" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_led1_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_led1_cpu_cpu_nios2_avalon_reg" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_led1_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_led1_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_led1_cpu_cpu_nios2_ocimem " "Found entity 19: nios_led1_cpu_cpu_nios2_ocimem" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_led1_cpu_cpu_nios2_oci " "Found entity 20: nios_led1_cpu_cpu_nios2_oci" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_led1_cpu_cpu " "Found entity 21: nios_led1_cpu_cpu" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_led1_cpu_cpu_debug_slave_wrapper" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_led1_cpu_cpu_debug_slave_sysclk" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_cpu_cpu_debug_slave_tck " "Found entity 1: nios_led1_cpu_cpu_debug_slave_tck" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_tck.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_led1/synthesis/submodules/nios_led1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_cpu_cpu_test_bench " "Found entity 1: nios_led1_cpu_cpu_test_bench" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_test_bench.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_led1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_led1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_led1_top-arch " "Found design unit 1: nios_led1_top-arch" {  } { { "nios_led1_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1_top.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374411 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_led1_top " "Found entity 1: nios_led1_top" {  } { { "nios_led1_top.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_led1_top " "Elaborating entity \"nios_led1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665602374454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1 nios_led1:nios_unit " "Elaborating entity \"nios_led1\" for hierarchy \"nios_led1:nios_unit\"" {  } { { "nios_led1_top.vhd" "nios_unit" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1_top.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu nios_led1:nios_unit\|nios_led1_cpu:cpu " "Elaborating entity \"nios_led1_cpu\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\"" {  } { { "nios_led1/synthesis/nios_led1.vhd" "cpu" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu " "Elaborating entity \"nios_led1_cpu_cpu\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu.v" "cpu" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_test_bench nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_test_bench:the_nios_led1_cpu_cpu_test_bench " "Elaborating entity \"nios_led1_cpu_cpu_test_bench\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_test_bench:the_nios_led1_cpu_cpu_test_bench\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_test_bench" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_register_bank_a_module nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a " "Elaborating entity \"nios_led1_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "nios_led1_cpu_cpu_register_bank_a" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374564 ""}  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665602374564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_a_module:nios_led1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_register_bank_b_module nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_b_module:nios_led1_cpu_cpu_register_bank_b " "Elaborating entity \"nios_led1_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_register_bank_b_module:nios_led1_cpu_cpu_register_bank_b\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "nios_led1_cpu_cpu_register_bank_b" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_debug nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_debug:the_nios_led1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_debug:the_nios_led1_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_debug" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_debug:the_nios_led1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_debug:the_nios_led1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_debug:the_nios_led1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_debug:the_nios_led1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_debug:the_nios_led1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_debug:the_nios_led1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374629 ""}  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665602374629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_break nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_break:the_nios_led1_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_break:the_nios_led1_cpu_cpu_nios2_oci_break\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_break" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_xbrk nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_xbrk:the_nios_led1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_xbrk:the_nios_led1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_xbrk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_dbrk nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_dbrk:the_nios_led1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_dbrk:the_nios_led1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_dbrk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_itrace nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_itrace:the_nios_led1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_itrace:the_nios_led1_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_itrace" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_dtrace nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_dtrace:the_nios_led1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_dtrace:the_nios_led1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_dtrace" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_td_mode nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_dtrace:the_nios_led1_cpu_cpu_nios2_oci_dtrace\|nios_led1_cpu_cpu_nios2_oci_td_mode:nios_led1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_dtrace:the_nios_led1_cpu_cpu_nios2_oci_dtrace\|nios_led1_cpu_cpu_nios2_oci_td_mode:nios_led1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "nios_led1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_fifo nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_fifo:the_nios_led1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_fifo:the_nios_led1_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_fifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_fifo:the_nios_led1_cpu_cpu_nios2_oci_fifo\|nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_fifo:the_nios_led1_cpu_cpu_nios2_oci_fifo\|nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_fifo:the_nios_led1_cpu_cpu_nios2_oci_fifo\|nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_fifo:the_nios_led1_cpu_cpu_nios2_oci_fifo\|nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_fifo:the_nios_led1_cpu_cpu_nios2_oci_fifo\|nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_fifo:the_nios_led1_cpu_cpu_nios2_oci_fifo\|nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_pib nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_pib:the_nios_led1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_pib:the_nios_led1_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_pib" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_oci_im nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_im:the_nios_led1_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_led1_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_oci_im:the_nios_led1_cpu_cpu_nios2_oci_im\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_oci_im" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_avalon_reg nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_avalon_reg:the_nios_led1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_led1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_avalon_reg:the_nios_led1_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_avalon_reg" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_nios2_ocimem nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_led1_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_nios2_ocimem" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_ociram_sp_ram_module nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_led1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "nios_led1_cpu_cpu_ociram_sp_ram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374789 ""}  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665602374789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602374813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602374813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_nios2_ocimem:the_nios_led1_cpu_cpu_nios2_ocimem\|nios_led1_cpu_cpu_ociram_sp_ram_module:nios_led1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_debug_slave_wrapper nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_led1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" "the_nios_led1_cpu_cpu_debug_slave_wrapper" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_debug_slave_tck nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|nios_led1_cpu_cpu_debug_slave_tck:the_nios_led1_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_led1_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|nios_led1_cpu_cpu_debug_slave_tck:the_nios_led1_cpu_cpu_debug_slave_tck\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" "the_nios_led1_cpu_cpu_debug_slave_tck" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_cpu_cpu_debug_slave_sysclk nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|nios_led1_cpu_cpu_debug_slave_sysclk:the_nios_led1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_led1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|nios_led1_cpu_cpu_debug_slave_sysclk:the_nios_led1_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" "the_nios_led1_cpu_cpu_debug_slave_sysclk" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" "nios_led1_cpu_cpu_debug_slave_phy" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602374887 ""}  } { { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665602374887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602374973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_led1:nios_unit\|nios_led1_cpu:cpu\|nios_led1_cpu_cpu:cpu\|nios_led1_cpu_cpu_nios2_oci:the_nios_led1_cpu_cpu_nios2_oci\|nios_led1_cpu_cpu_debug_slave_wrapper:the_nios_led1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_led1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_led nios_led1:nios_unit\|nios_led1_led:led " "Elaborating entity \"nios_led1_led\" for hierarchy \"nios_led1:nios_unit\|nios_led1_led:led\"" {  } { { "nios_led1/synthesis/nios_led1.vhd" "led" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_onchip_mem nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem " "Elaborating entity \"nios_led1_onchip_mem\" for hierarchy \"nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\"" {  } { { "nios_led1/synthesis/nios_led1.vhd" "onchip_mem" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" "the_altsyncram" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_led1_onchip_mem.hex " "Parameter \"init_file\" = \"nios_led1_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665602375146 ""}  } { { "nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665602375146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uum1 " "Found entity 1: altsyncram_uum1" {  } { { "db/altsyncram_uum1.tdf" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/altsyncram_uum1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602375169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602375169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uum1 nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_uum1:auto_generated " "Elaborating entity \"altsyncram_uum1\" for hierarchy \"nios_led1:nios_unit\|nios_led1_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_uum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_switch nios_led1:nios_unit\|nios_led1_switch:switch " "Elaborating entity \"nios_led1_switch\" for hierarchy \"nios_led1:nios_unit\|nios_led1_switch:switch\"" {  } { { "nios_led1/synthesis/nios_led1.vhd" "switch" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_sysid nios_led1:nios_unit\|nios_led1_sysid:sysid " "Elaborating entity \"nios_led1_sysid\" for hierarchy \"nios_led1:nios_unit\|nios_led1_sysid:sysid\"" {  } { { "nios_led1/synthesis/nios_led1.vhd" "sysid" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0 nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_led1_mm_interconnect_0\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_led1/synthesis/nios_led1.vhd" "mm_interconnect_0" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "switch_s1_translator" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "sysid_control_slave_agent" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_led1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "sysid_control_slave_agent_rsp_fifo" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_router nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_router:router " "Elaborating entity \"nios_led1_mm_interconnect_0_router\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_router:router\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "router" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_router_default_decode nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_router:router\|nios_led1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_led1_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_router:router\|nios_led1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_router_002 nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_led1_mm_interconnect_0_router_002\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "router_002" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_router_002_default_decode nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_router_002:router_002\|nios_led1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_led1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_router_002:router_002\|nios_led1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_cmd_demux nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_led1_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "cmd_demux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_cmd_mux nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_led1_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "cmd_mux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_rsp_demux nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_led1_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "rsp_demux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_rsp_mux nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_led1_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "rsp_mux" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_avalon_st_adapter nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_led1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_led1:nios_unit\|nios_led1_mm_interconnect_0:mm_interconnect_0\|nios_led1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_led1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/nios_led1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led1_irq_mapper nios_led1:nios_unit\|nios_led1_irq_mapper:irq_mapper " "Elaborating entity \"nios_led1_irq_mapper\" for hierarchy \"nios_led1:nios_unit\|nios_led1_irq_mapper:irq_mapper\"" {  } { { "nios_led1/synthesis/nios_led1.vhd" "irq_mapper" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_led1:nios_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_led1:nios_unit\|altera_reset_controller:rst_controller\"" {  } { { "nios_led1/synthesis/nios_led1.vhd" "rst_controller" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/nios_led1.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_led1:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_led1:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_led1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_led1:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_led1:nios_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_led1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/nios_led1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602375525 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665602376197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.12.14:19:37 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl " "2022.10.12.14:19:37 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602377956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602379132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602379191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602379912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602380044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602380155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602380275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602380278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602380278 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665602380913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld853d7edb/alt_sld_fab.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/ip/sld853d7edb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602381141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602381141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602381231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602381231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602381231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602381231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602381306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602381306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602381392 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602381392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602381392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665602381471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602381471 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665602383251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602383885 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665602384508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/output_files/nios_led1.map.smsg " "Generated suppressed messages file /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller1_SoC/output_files/nios_led1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602384776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665602386527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665602386527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1524 " "Implemented 1524 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665602386653 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665602386653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1378 " "Implemented 1378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665602386653 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665602386653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665602386653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665602386671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 14:19:46 2022 " "Processing ended: Wed Oct 12 14:19:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665602386671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665602386671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665602386671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665602386671 ""}
