\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Theory}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Continuous PLL Model}{section.2}% 3
\BOOKMARK [3][-]{subsubsection.2.1.1}{PLL Synthesizer architecture}{subsection.2.1}% 4
\BOOKMARK [3][-]{subsubsection.2.1.2}{Divider}{subsection.2.1}% 5
\BOOKMARK [3][-]{subsubsection.2.1.3}{Phase detector}{subsection.2.1}% 6
\BOOKMARK [3][-]{subsubsection.2.1.4}{Loop Filter}{subsection.2.1}% 7
\BOOKMARK [3][-]{subsubsection.2.1.5}{VCO}{subsection.2.1}% 8
\BOOKMARK [3][-]{subsubsection.2.1.6}{Continuous PLL Transfer function}{subsection.2.1}% 9
\BOOKMARK [3][-]{subsubsection.2.1.7}{PI-loop filter design}{subsection.2.1}% 10
\BOOKMARK [3][-]{subsubsection.2.1.8}{PI-controller peaking compenstation}{subsection.2.1}% 11
\BOOKMARK [3][-]{subsubsection.2.1.9}{Regarding other PID controller permutations}{subsection.2.1}% 12
\BOOKMARK [2][-]{subsection.2.2}{Digital, discretized PLL Model}{section.2}% 13
\BOOKMARK [3][-]{subsubsection.2.2.1}{Divider}{subsection.2.2}% 14
\BOOKMARK [3][-]{subsubsection.2.2.2}{TDC}{subsection.2.2}% 15
\BOOKMARK [3][-]{subsubsection.2.2.3}{Loop Filter}{subsection.2.2}% 16
\BOOKMARK [3][-]{subsubsection.2.2.4}{DCO}{subsection.2.2}% 17
\BOOKMARK [3][-]{subsubsection.2.2.5}{Discrete-time PLL transfer function}{subsection.2.2}% 18
\BOOKMARK [2][-]{subsection.2.3}{PLL Noise}{section.2}% 19
\BOOKMARK [1][-]{section.3}{Methods}{}% 20
\BOOKMARK [2][-]{subsection.3.1}{Behavioral, discrete event PLL simulation}{section.3}% 21
\BOOKMARK [3][-]{subsubsection.3.1.1}{Phase noise modeling}{subsection.3.1}% 22
\BOOKMARK [3][-]{subsubsection.3.1.2}{Measurement of phase noise, spurs}{subsection.3.1}% 23
\BOOKMARK [3][-]{subsubsection.3.1.3}{Monte-carlo sampling}{subsection.3.1}% 24
\BOOKMARK [2][-]{subsection.3.2}{Loop filter optimization}{section.3}% 25
\BOOKMARK [3][-]{subsubsection.3.2.1}{Estimation of settling time}{subsection.3.2}% 26
\BOOKMARK [3][-]{subsubsection.3.2.2}{Estimation of PLL phase noise}{subsection.3.2}% 27
\BOOKMARK [3][-]{subsubsection.3.2.3}{Optimization algorithm}{subsection.3.2}% 28
\BOOKMARK [1][-]{section.4}{Discussion}{}% 29
\BOOKMARK [1][-]{section.5}{Conclusion}{}% 30
\BOOKMARK [1][-]{section.6}{Block diagram}{}% 31
\BOOKMARK [1][-]{section.7}{Specifications}{}% 32
\BOOKMARK [1][-]{section.8}{Baseband phase noise}{}% 33
\BOOKMARK [2][-]{subsection.8.1}{Modulated Signal}{section.8}% 34
\BOOKMARK [2][-]{subsection.8.2}{Local oscillator - noisy PLL}{section.8}% 35
\BOOKMARK [2][-]{subsection.8.3}{Baseband phase noise}{section.8}% 36
\BOOKMARK [1][-]{section.9}{DCO tuning}{}% 37
\BOOKMARK [2][-]{subsection.9.1}{Backgate tuning}{section.9}% 38
\BOOKMARK [2][-]{subsection.9.2}{Ring oscillator frequency derivation}{section.9}% 39
\BOOKMARK [3][-]{subsubsection.9.2.1}{Finding "426830A gch"526930B \040and C}{subsection.9.2}% 40
\BOOKMARK [3][-]{subsubsection.9.2.2}{Handling unequal NMOS/PMOS}{subsection.9.2}% 41
\BOOKMARK [3][-]{subsubsection.9.2.3}{Solving for oscillator frequency and power}{subsection.9.2}% 42
\BOOKMARK [2][-]{subsection.9.3}{Ring oscillator backgate tuning derivation}{section.9}% 43
\BOOKMARK [2][-]{subsection.9.4}{DCO Gain Uncertainty}{section.9}% 44
\BOOKMARK [1][-]{appendix.A}{Appendix - Schedule}{}% 45
\BOOKMARK [1][-]{appendix.B}{Appendix - Code}{}% 46
\BOOKMARK [1][-]{appendix.C}{pres1}{}% 47
\BOOKMARK [2][-]{subsection.C.1}{Motivation}{appendix.C}% 48
\BOOKMARK [2][-]{subsection.C.2}{State of the Art}{appendix.C}% 49
\BOOKMARK [2][-]{subsection.C.3}{Objectives - Synthesizer goals}{appendix.C}% 50
\BOOKMARK [2][-]{subsection.C.4}{Architecture - concepts}{appendix.C}% 51
\BOOKMARK [2][-]{subsection.C.5}{State of Art - Sub-1 mW PLLS}{appendix.C}% 52
\BOOKMARK [2][-]{subsection.C.6}{Physical limits}{appendix.C}% 53
\BOOKMARK [1][-]{appendix.D}{pres2}{}% 54
\BOOKMARK [2][-]{subsection.D.1}{Initial simulation/modeling approach}{appendix.D}% 55
\BOOKMARK [2][-]{subsection.D.2}{Implementation in Cadence}{appendix.D}% 56
\BOOKMARK [1][-]{appendix.E}{pres4}{}% 57
\BOOKMARK [2][-]{subsection.E.1}{Simulation approach}{appendix.E}% 58
\BOOKMARK [2][-]{subsection.E.2}{DCO performance criteria}{appendix.E}% 59
\BOOKMARK [2][-]{subsection.E.3}{DCO - reference spur requirements}{appendix.E}% 60
\BOOKMARK [2][-]{subsection.E.4}{DCO - steady state cap noise}{appendix.E}% 61
\BOOKMARK [2][-]{subsection.E.5}{DCO - linearity and accuracy}{appendix.E}% 62
\BOOKMARK [2][-]{subsection.E.6}{TDC - phase noise model}{appendix.E}% 63
\BOOKMARK [1][-]{appendix.F}{pres5}{}% 64
\BOOKMARK [2][-]{subsection.F.1}{This week}{appendix.F}% 65
\BOOKMARK [2][-]{subsection.F.2}{Next week}{appendix.F}% 66
\BOOKMARK [2][-]{subsection.F.3}{Loop filter original attempt}{appendix.F}% 67
\BOOKMARK [2][-]{subsection.F.4}{Loop filter new approach}{appendix.F}% 68
\BOOKMARK [2][-]{subsection.F.5}{Coarse frequency estimation}{appendix.F}% 69
\BOOKMARK [2][-]{subsection.F.6}{Loop filter Gain Coefficients}{appendix.F}% 70
\BOOKMARK [2][-]{subsection.F.7}{Coarse frequency calibration}{appendix.F}% 71
