Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Jun 12 18:26:48 2021
| Host              : koutarou-ws running 64-bit Ubuntu 16.04.7 LTS
| Command           : report_timing_summary -max_paths 10 -file xxv_ethernet_0_exdes_timing_summary_routed.rpt -pb xxv_ethernet_0_exdes_timing_summary_routed.pb -rpx xxv_ethernet_0_exdes_timing_summary_routed.rpx -warn_on_violation
| Design            : xxv_ethernet_0_exdes
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 368 register/latch pins with no clock driven by root clock pin: fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_5/DOUT_A[40] (HIGH)

 There are 552 register/latch pins with no clock driven by root clock pin: fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_5/DOUT_A[41] (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_5/DOUT_A[42] (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_5/DOUT_A[43] (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_5/DOUT_A[44] (HIGH)

 There are 736 register/latch pins with no clock driven by root clock pin: fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_5/DOUT_A[45] (HIGH)

 There are 736 register/latch pins with no clock driven by root clock pin: fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_5/DOUT_A[46] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 736 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.010        0.000                      0                66700        0.010        0.000                      0                66634        0.447        0.000                       0                 24850  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                               ------------           ----------      --------------
clk_pl_0                                            {0.000 5.000}          10.000          100.000         
design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}          10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                     {0.000 5.000}          10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0                     {0.000 3.200}          6.400           156.250         
gt_refclk_p                                         {0.000 3.200}          6.400           156.250         
  qpll0outclk_out[0]                                {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]                                 {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]                                 {0.000 3.200}          6.400           156.250         
    txoutclkpcs_out[0]                              {0.000 3.103}          6.206           161.133         
  qpll0outrefclk_out[0]                             {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                           3.400        0.000                      0                31337        0.010        0.000                      0                31337        3.200        0.000                       0                  9202  
  clk_out2_design_1_clk_wiz_0_0                           2.010        0.000                      0                29067        0.011        0.000                      0                29067        2.658        0.000                       0                 12585  
    rxoutclk_out[0]                                       3.570        0.000                      0                 4788        0.010        0.000                      0                 4788        0.447        0.000                       0                  2261  
    txoutclk_out[0]                                       3.078        0.000                      0                 1419        0.018        0.000                      0                 1419        0.586        0.000                       0                   791  
    txoutclkpcs_out[0]                                    4.924        0.000                      0                    8        0.177        0.000                      0                    8        2.828        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        5.347        0.000                      0                   11                                                                        
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        8.820        0.000                      0                   11                                                                        
rxoutclk_out[0]                clk_out2_design_1_clk_wiz_0_0        5.505        0.000                      0                   11                                                                        
txoutclk_out[0]                clk_out2_design_1_clk_wiz_0_0        5.726        0.000                      0                   11                                                                        
clk_out2_design_1_clk_wiz_0_0  rxoutclk_out[0]                      5.810        0.000                      0                   11                                                                        
clk_out2_design_1_clk_wiz_0_0  txoutclk_out[0]                      5.554        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rxoutclk_out[0]    rxoutclk_out[0]          5.588        0.000                      0                   12        0.114        0.000                      0                   12  
**async_default**  txoutclk_out[0]    txoutclk_out[0]          5.787        0.000                      0                    3        0.166        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y7  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y7  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y7  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y7  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y7  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.550ns (8.775%)  route 5.718ns (91.225%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 15.721 - 10.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.777ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.688ns (routing 1.612ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.212     5.766    fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_clk
    RAMB36_X4Y42         RAMB36E2                                     r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[28])
                                                      0.212     5.978 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/DOUTADOUT[28]
                         net (fo=555, routed)         5.317    11.295    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/s_axis_tdata[28]
    SLICE_X26Y195        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145    11.440 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][28]_i_7/O
                         net (fo=1, routed)           0.149    11.589    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][28]_i_7_n_0
    SLICE_X26Y190        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    11.626 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][28]_i_5/O
                         net (fo=1, routed)           0.199    11.825    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][28]_i_5_n_0
    SLICE_X27Y187        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088    11.913 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][28]_i_3/O
                         net (fo=1, routed)           0.021    11.934    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][28]_i_3_n_0
    SLICE_X27Y187        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068    12.002 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][28]_i_1/O
                         net (fo=1, routed)           0.032    12.034    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/p_0_in__87[28]
    SLICE_X27Y187        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.688    15.721    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/clk
    SLICE_X27Y187        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][28]/C
                         clock pessimism             -0.246    15.475    
                         clock uncertainty           -0.066    15.409    
    SLICE_X27Y187        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    15.434    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][28]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 0.825ns (13.463%)  route 5.303ns (86.537%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 15.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.777ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.864ns (routing 1.612ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.977     5.531    fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_clk
    SLICE_X28Y227        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y227        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.610 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.165     5.775    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg[2]
    SLICE_X28Y225        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.925 f  fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.043     5.968    fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0_i_1_n_0
    SLICE_X28Y225        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.057 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.308     6.365    fpga_core_inst/mqtt_top_inst/pkt_gen_inst/m_axis_tready
    SLICE_X26Y221        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.435 r  fpga_core_inst/mqtt_top_inst/pkt_gen_inst/mqtt_ops_reg[1]_i_3/O
                         net (fo=1, routed)           0.123     6.558    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/le2pkt_tready
    SLICE_X26Y220        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.648 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1/O
                         net (fo=168, routed)         0.797     7.445    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1_n_0
    SLICE_X21Y203        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     7.594 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_169/O
                         net (fo=3, routed)           0.105     7.699    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/r_key[topic][9]
    SLICE_X21Y204        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     7.797 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_130/O
                         net (fo=1, routed)           0.141     7.938    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_130_n_0
    SLICE_X21Y204        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     8.038 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_74/O
                         net (fo=86, routed)          3.621    11.659    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y56         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.864    15.897    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y56         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.306    15.591    
                         clock uncertainty           -0.066    15.525    
    RAMB36_X4Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    15.220    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/max_recnum_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.413ns (6.849%)  route 5.617ns (93.151%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 15.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.995ns (routing 1.777ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.612ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.995     5.549    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/clk
    SLICE_X25Y182        FDRE                                         r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/max_recnum_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y182        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.628 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/max_recnum_reg_reg[1]/Q
                         net (fo=15, routed)          0.702     6.330    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/max_recnum_reg_reg[11]_0[1]
    SLICE_X22Y200        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.476 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_149/O
                         net (fo=2, routed)           0.192     6.668    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_149_n_0
    SLICE_X23Y200        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     6.791 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_99/O
                         net (fo=1, routed)           0.089     6.880    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_99_n_0
    SLICE_X24Y200        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     6.945 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_14/O
                         net (fo=86, routed)          4.634    11.579    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y58         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.858    15.891    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y58         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.306    15.585    
                         clock uncertainty           -0.066    15.519    
    RAMB36_X0Y58         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    15.167    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][86]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.399ns (6.579%)  route 5.666ns (93.421%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 15.708 - 10.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.777ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.675ns (routing 1.612ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.212     5.766    fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_clk
    RAMB36_X4Y42         RAMB36E2                                     r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[28])
                                                      0.212     5.978 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/DOUTADOUT[28]
                         net (fo=555, routed)         5.625    11.603    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/s_axis_tdata[28]
    SLICE_X25Y200        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    11.726 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][86]_i_3/O
                         net (fo=1, routed)           0.010    11.736    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][86]_i_3_n_0
    SLICE_X25Y200        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064    11.800 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][86]_i_1/O
                         net (fo=1, routed)           0.031    11.831    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/p_0_in__87[86]
    SLICE_X25Y200        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.675    15.708    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/clk
    SLICE_X25Y200        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][86]/C
                         clock pessimism             -0.246    15.462    
                         clock uncertainty           -0.066    15.396    
    SLICE_X25Y200        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    15.421    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][86]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][186]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 0.449ns (7.402%)  route 5.617ns (92.598%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.712ns = ( 15.712 - 10.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.777ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.612ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.212     5.766    fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_clk
    RAMB36_X4Y42         RAMB36E2                                     r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[28])
                                                      0.212     5.978 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/DOUTADOUT[28]
                         net (fo=555, routed)         5.086    11.064    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/s_axis_tdata[28]
    SLICE_X23Y194        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.187 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][186]_i_8/O
                         net (fo=1, routed)           0.490    11.677    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][186]_i_8_n_0
    SLICE_X25Y187        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    11.727 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][186]_i_3/O
                         net (fo=1, routed)           0.010    11.737    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][186]_i_3_n_0
    SLICE_X25Y187        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064    11.801 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][186]_i_1/O
                         net (fo=1, routed)           0.031    11.832    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/p_0_in__87[186]
    SLICE_X25Y187        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.679    15.712    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/clk
    SLICE_X25Y187        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][186]/C
                         clock pessimism             -0.246    15.466    
                         clock uncertainty           -0.066    15.400    
    SLICE_X25Y187        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    15.425    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][186]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.825ns (13.518%)  route 5.278ns (86.482%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 15.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.777ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.874ns (routing 1.612ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.977     5.531    fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_clk
    SLICE_X28Y227        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y227        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.610 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.165     5.775    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg[2]
    SLICE_X28Y225        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.925 f  fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.043     5.968    fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0_i_1_n_0
    SLICE_X28Y225        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.057 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.308     6.365    fpga_core_inst/mqtt_top_inst/pkt_gen_inst/m_axis_tready
    SLICE_X26Y221        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.435 r  fpga_core_inst/mqtt_top_inst/pkt_gen_inst/mqtt_ops_reg[1]_i_3/O
                         net (fo=1, routed)           0.123     6.558    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/le2pkt_tready
    SLICE_X26Y220        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.648 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1/O
                         net (fo=168, routed)         0.797     7.445    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1_n_0
    SLICE_X21Y203        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     7.594 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_169/O
                         net (fo=3, routed)           0.105     7.699    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/r_key[topic][9]
    SLICE_X21Y204        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     7.797 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_130/O
                         net (fo=1, routed)           0.141     7.938    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_130_n_0
    SLICE_X21Y204        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     8.038 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_74/O
                         net (fo=86, routed)          3.596    11.634    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y50         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.874    15.907    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y50         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.306    15.601    
                         clock uncertainty           -0.066    15.535    
    RAMB36_X4Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    15.230    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.825ns (13.562%)  route 5.258ns (86.438%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 15.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.777ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.612ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.977     5.531    fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_clk
    SLICE_X28Y227        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y227        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.610 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.165     5.775    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg[2]
    SLICE_X28Y225        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.925 f  fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.043     5.968    fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0_i_1_n_0
    SLICE_X28Y225        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.057 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.308     6.365    fpga_core_inst/mqtt_top_inst/pkt_gen_inst/m_axis_tready
    SLICE_X26Y221        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.435 r  fpga_core_inst/mqtt_top_inst/pkt_gen_inst/mqtt_ops_reg[1]_i_3/O
                         net (fo=1, routed)           0.123     6.558    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/le2pkt_tready
    SLICE_X26Y220        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.648 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1/O
                         net (fo=168, routed)         0.797     7.445    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1_n_0
    SLICE_X21Y203        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     7.594 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_169/O
                         net (fo=3, routed)           0.105     7.699    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/r_key[topic][9]
    SLICE_X21Y204        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     7.797 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_130/O
                         net (fo=1, routed)           0.141     7.938    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_130_n_0
    SLICE_X21Y204        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     8.038 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_74/O
                         net (fo=86, routed)          3.576    11.614    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y55         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.858    15.891    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y55         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.306    15.585    
                         clock uncertainty           -0.066    15.519    
    RAMB36_X4Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    15.214    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.825ns (13.556%)  route 5.261ns (86.444%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 15.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.777ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.612ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.977     5.531    fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_clk
    SLICE_X28Y227        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y227        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.610 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.165     5.775    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg[2]
    SLICE_X28Y225        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.925 f  fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.043     5.968    fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0_i_1_n_0
    SLICE_X28Y225        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.057 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.308     6.365    fpga_core_inst/mqtt_top_inst/pkt_gen_inst/m_axis_tready
    SLICE_X26Y221        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.435 r  fpga_core_inst/mqtt_top_inst/pkt_gen_inst/mqtt_ops_reg[1]_i_3/O
                         net (fo=1, routed)           0.123     6.558    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/le2pkt_tready
    SLICE_X26Y220        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.648 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1/O
                         net (fo=168, routed)         0.797     7.445    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/mqtt_ops_reg[1]_i_1_n_0
    SLICE_X21Y203        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     7.594 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_169/O
                         net (fo=3, routed)           0.105     7.699    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/r_key[topic][9]
    SLICE_X21Y204        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     7.797 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_130/O
                         net (fo=1, routed)           0.141     7.938    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_130_n_0
    SLICE_X21Y204        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     8.038 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_74/O
                         net (fo=86, routed)          3.579    11.617    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y51         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.870    15.903    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y51         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.306    15.597    
                         clock uncertainty           -0.066    15.531    
    RAMB36_X4Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    15.226    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/max_recnum_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.465ns (7.790%)  route 5.504ns (92.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 15.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.987ns (routing 1.777ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.612ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.987     5.541    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/clk
    SLICE_X24Y181        FDRE                                         r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/max_recnum_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.620 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/max_recnum_reg_reg[6]/Q
                         net (fo=12, routed)          0.677     6.297    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/max_recnum_reg_reg[11]_0[6]
    SLICE_X22Y200        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     6.421 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_155/O
                         net (fo=1, routed)           0.210     6.631    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_155_n_0
    SLICE_X21Y199        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.783 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_100/O
                         net (fo=1, routed)           0.087     6.870    fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_100_n_0
    SLICE_X22Y200        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     6.980 r  fpga_core_inst/mqtt_top_inst/le_inst/le_search_sub/sub_bram_inst_i_15/O
                         net (fo=86, routed)          4.530    11.510    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y54         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.839    15.872    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y54         RAMB36E2                                     r  fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.306    15.566    
                         clock uncertainty           -0.066    15.500    
    RAMB36_X0Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337    15.163    fpga_core_inst/mqtt_top_inst/le_inst/sub_simple_ht/sub_bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][179]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.426ns (7.098%)  route 5.576ns (92.902%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 15.737 - 10.000 ) 
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.777ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.612ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.212     5.766    fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_clk
    RAMB36_X4Y42         RAMB36E2                                     r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[28])
                                                      0.212     5.978 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_0/DOUTADOUT[28]
                         net (fo=555, routed)         5.519    11.497    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/s_axis_tdata[28]
    SLICE_X35Y194        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    11.642 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][179]_i_2/O
                         net (fo=1, routed)           0.025    11.667    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata[msg][179]_i_2_n_0
    SLICE_X35Y194        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    11.736 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][179]_i_1/O
                         net (fo=1, routed)           0.032    11.768    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/p_0_in__87[179]
    SLICE_X35Y194        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    10.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165    12.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    13.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.704    15.737    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/clk
    SLICE_X35Y194        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][179]/C
                         clock pessimism             -0.246    15.491    
                         clock uncertainty           -0.066    15.424    
    SLICE_X35Y194        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    15.449    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_msg_fifo_tdata_reg[msg][179]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  3.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_len_qq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      2.685ns (routing 1.612ns, distribution 1.073ns)
  Clock Net Delay (Destination): 3.012ns (routing 1.777ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.685     5.718    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X34Y41         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.776 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/Q
                         net (fo=7, routed)           0.103     5.879    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.mesg_reg[2]
    SLICE_X35Y42         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_len_qq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.012     5.566    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X35Y42         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_len_qq_reg[2]/C
                         clock pessimism              0.243     5.809    
    SLICE_X35Y42         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     5.869    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_len_qq_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                           5.879    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata_reg[topic][184]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8/DIN_B[16]
                            (rising edge-triggered cell URAM288 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.688ns
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      2.685ns (routing 1.612ns, distribution 1.073ns)
  Clock Net Delay (Destination): 3.134ns (routing 1.777ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.685     5.718    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/clk
    SLICE_X21Y206        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata_reg[topic][184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y206        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.776 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata_reg[topic][184]/Q
                         net (fo=2, routed)           0.111     5.887    fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/s_axis_tdata[584]
    URAM288_X0Y7         URAM288                                      r  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8/DIN_B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.134     5.688    fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/clk
    URAM288_X0Y7         URAM288                                      r  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8/CLK
                         clock pessimism              0.246     5.934    
    URAM288_X0Y7         URAM288 (Hold_URAM_288K_INST_URAM288_CLK_DIN_B[16])
                                                     -0.059     5.875    fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8
  -------------------------------------------------------------------
                         required time                         -5.875    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata_reg[topic][191]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8/DIN_B[23]
                            (rising edge-triggered cell URAM288 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.688ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      2.671ns (routing 1.612ns, distribution 1.059ns)
  Clock Net Delay (Destination): 3.134ns (routing 1.777ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.671     5.704    fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/clk
    SLICE_X21Y209        FDRE                                         r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata_reg[topic][191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y209        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     5.764 r  fpga_core_inst/mqtt_top_inst/parser_inst/dispatcher_inst/m_axis_le_tdata_reg[topic][191]/Q
                         net (fo=2, routed)           0.123     5.887    fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/s_axis_tdata[591]
    URAM288_X0Y7         URAM288                                      r  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8/DIN_B[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.134     5.688    fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/clk
    URAM288_X0Y7         URAM288                                      r  fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8/CLK
                         clock pessimism              0.246     5.934    
    URAM288_X0Y7         URAM288 (Hold_URAM_288K_INST_URAM288_CLK_DIN_B[23])
                                                     -0.059     5.875    fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8
  -------------------------------------------------------------------
                         required time                         -5.875    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i_reg[1064]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.602ns
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      2.687ns (routing 1.612ns, distribution 1.075ns)
  Clock Net Delay (Destination): 3.048ns (routing 1.777ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.687     5.720    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/aclk
    SLICE_X30Y21         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i_reg[1064]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     5.778 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i_reg[1064]/Q
                         net (fo=1, routed)           0.105     5.883    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIA0
    SLICE_X30Y24         RAMD32                                       r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.048     5.602    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X30Y24         RAMD32                                       r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/CLK
                         clock pessimism              0.194     5.796    
    SLICE_X30Y24         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     5.871    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA
  -------------------------------------------------------------------
                         required time                         -5.871    
                         arrival time                           5.883    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][13][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.744%)  route 0.137ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      2.671ns (routing 1.612ns, distribution 1.059ns)
  Clock Net Delay (Destination): 3.026ns (routing 1.777ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.671     5.704    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X28Y64         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][13][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     5.762 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][13][userdata][6]/Q
                         net (fo=1, routed)           0.137     5.899    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB1
    SLICE_X29Y64         RAMD32                                       r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.026     5.580    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X29Y64         RAMD32                                       r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/CLK
                         clock pessimism              0.247     5.827    
    SLICE_X29Y64         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     5.887    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           5.899    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    5.715ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      2.682ns (routing 1.612ns, distribution 1.070ns)
  Clock Net Delay (Destination): 3.023ns (routing 1.777ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.682     5.715    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X31Y17         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.773 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[10]/Q
                         net (fo=8, routed)           0.072     5.845    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_offset_q[2]
    SLICE_X33Y17         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     5.868 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop[2]_i_1__0/O
                         net (fo=1, routed)           0.024     5.892    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo_n_17
    SLICE_X33Y17         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.023     5.577    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X33Y17         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[2]/C
                         clock pessimism              0.243     5.820    
    SLICE_X33Y17         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.880    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.880    
                         arrival time                           5.892    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1059]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.082ns (49.397%)  route 0.084ns (50.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.545ns
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      2.661ns (routing 1.612ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.991ns (routing 1.777ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.661     5.694    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X29Y35         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1059]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     5.754 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1059]/Q
                         net (fo=1, routed)           0.062     5.816    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_axi_wdata[34]
    SLICE_X28Y35         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     5.838 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][34]_i_1/O
                         net (fo=1, routed)           0.022     5.860    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][34]_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.991     5.545    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X28Y35         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][34]/C
                         clock pessimism              0.242     5.787    
    SLICE_X28Y35         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.847    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][34]
  -------------------------------------------------------------------
                         required time                         -5.847    
                         arrival time                           5.860    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[157].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Net Delay (Source):      1.652ns (routing 0.974ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.884ns (routing 1.092ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.314     1.314    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.544 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.689    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.706 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        1.652     3.358    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X31Y37         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.397 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][61]/Q
                         net (fo=2, routed)           0.056     3.453    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[157].srl_nx1/w_accum_mesg[0]
    SLICE_X30Y37         SRLC32E                                      r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[157].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     1.477    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.182 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.347    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.366 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        1.884     3.250    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[157].srl_nx1/aclk
    SLICE_X30Y37         SRLC32E                                      r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[157].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.144     3.394    
    SLICE_X30Y37         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.046     3.440    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[157].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.082ns (48.809%)  route 0.086ns (51.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.543ns
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      2.658ns (routing 1.612ns, distribution 1.046ns)
  Clock Net Delay (Destination): 2.989ns (routing 1.777ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.658     5.691    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X29Y33         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     5.751 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][27]/Q
                         net (fo=1, routed)           0.062     5.813    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][27]
    SLICE_X28Y33         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     5.835 r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][27]_i_1/O
                         net (fo=1, routed)           0.024     5.859    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][27]_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.989     5.543    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X28Y33         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/C
                         clock pessimism              0.242     5.785    
    SLICE_X28Y33         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.845    design_1_wrapper/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]
  -------------------------------------------------------------------
                         required time                         -5.845    
                         arrival time                           5.859    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1062]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.081ns (46.552%)  route 0.093ns (53.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      2.688ns (routing 1.612ns, distribution 1.076ns)
  Clock Net Delay (Destination): 3.024ns (routing 1.777ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.009    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.033 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        2.688     5.721    design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X31Y51         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.779 r  design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid2vector_q_reg/Q
                         net (fo=8, routed)           0.069     5.848    design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid2vector_q
    SLICE_X33Y51         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     5.871 r  design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1062]_i_1/O
                         net (fo=1, routed)           0.024     5.895    design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1062]_i_1_n_0
    SLICE_X33Y51         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1062]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.526    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.554 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=9202, routed)        3.024     5.578    design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X33Y51         FDRE                                         r  design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1062]/C
                         clock pessimism              0.243     5.821    
    SLICE_X33Y51         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.881    design_1_wrapper/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1062]
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTYE4_COMMON_X0Y1   DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
Min Period        n/a     PS8/MAXIGP0ACLK       n/a            3.000         10.000      7.000      PS8_X0Y0            design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     URAM288/CLK           n/a            2.000         10.000      8.000      URAM288_X0Y6        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_6/CLK
Min Period        n/a     URAM288/CLK           n/a            2.000         10.000      8.000      URAM288_X0Y10       fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_7/CLK
Min Period        n/a     URAM288/CLK           n/a            2.000         10.000      8.000      URAM288_X0Y7        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8/CLK
Min Period        n/a     URAM288/CLK           n/a            2.000         10.000      8.000      URAM288_X0Y11       fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_9/CLK
Min Period        n/a     URAM288/CLK           n/a            2.000         10.000      8.000      URAM288_X0Y8        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK           n/a            2.000         10.000      8.000      URAM288_X0Y9        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK           n/a            2.000         10.000      8.000      URAM288_X0Y4        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_2/CLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTYE4_COMMON_X0Y1   DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTYE4_COMMON_X0Y1   DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    URAM288/CLK           n/a            0.700         5.000       4.300      URAM288_X0Y8        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK           n/a            0.700         5.000       4.300      URAM288_X0Y9        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK           n/a            0.700         5.000       4.300      URAM288_X0Y11       fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_9/CLK
Low Pulse Width   Slow    URAM288/CLK           n/a            0.700         5.000       4.300      URAM288_X0Y4        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_2/CLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTYE4_COMMON_X0Y1   DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTYE4_COMMON_X0Y1   DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    URAM288/CLK           n/a            0.700         5.000       4.300      URAM288_X0Y6        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_6/CLK
High Pulse Width  Fast    URAM288/CLK           n/a            0.700         5.000       4.300      URAM288_X0Y6        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_6/CLK
High Pulse Width  Slow    URAM288/CLK           n/a            0.700         5.000       4.300      URAM288_X0Y10       fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_7/CLK
High Pulse Width  Slow    URAM288/CLK           n/a            0.700         5.000       4.300      URAM288_X0Y7        fpga_core_inst/mqtt_top_inst/msg_fifo_inst/axis_fifo_t/mem_reg_uram_8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[512]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.416ns (10.014%)  route 3.738ns (89.986%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 11.763 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.325ns (routing 1.417ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.395     9.300    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X32Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[512]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.325    11.763    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X32Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[512]/C
                         clock pessimism             -0.329    11.434    
                         clock uncertainty           -0.063    11.371    
    SLICE_X32Y179        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.310    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[512]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[516]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.416ns (10.014%)  route 3.738ns (89.986%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 11.763 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.325ns (routing 1.417ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.395     9.300    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X32Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[516]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.325    11.763    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X32Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[516]/C
                         clock pessimism             -0.329    11.434    
                         clock uncertainty           -0.063    11.371    
    SLICE_X32Y179        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.310    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[516]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[518]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.416ns (10.014%)  route 3.738ns (89.986%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 11.763 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.325ns (routing 1.417ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.395     9.300    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X32Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[518]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.325    11.763    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X32Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[518]/C
                         clock pessimism             -0.329    11.434    
                         clock uncertainty           -0.063    11.371    
    SLICE_X32Y179        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    11.310    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[518]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[521]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.416ns (10.014%)  route 3.738ns (89.986%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 11.763 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.325ns (routing 1.417ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.395     9.300    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X32Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[521]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.325    11.763    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X32Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[521]/C
                         clock pessimism             -0.329    11.434    
                         clock uncertainty           -0.063    11.371    
    SLICE_X32Y179        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    11.310    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[521]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[514]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.416ns (10.027%)  route 3.733ns (89.973%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 11.759 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.417ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.390     9.295    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X33Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[514]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.321    11.759    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X33Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[514]/C
                         clock pessimism             -0.329    11.430    
                         clock uncertainty           -0.063    11.367    
    SLICE_X33Y179        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.307    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[514]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[528]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.416ns (10.027%)  route 3.733ns (89.973%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 11.759 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.417ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.390     9.295    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X33Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[528]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.321    11.759    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X33Y179        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[528]/C
                         clock pessimism             -0.329    11.430    
                         clock uncertainty           -0.063    11.367    
    SLICE_X33Y179        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    11.307    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[528]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[722]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.416ns (10.053%)  route 3.722ns (89.947%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 11.750 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.417ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.379     9.284    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X33Y176        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[722]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.312    11.750    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X33Y176        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[722]/C
                         clock pessimism             -0.329    11.421    
                         clock uncertainty           -0.063    11.358    
    SLICE_X33Y176        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.298    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[722]
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[726]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.416ns (10.048%)  route 3.724ns (89.952%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 11.752 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.314ns (routing 1.417ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.381     9.286    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X33Y176        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[726]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.314    11.752    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X33Y176        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[726]/C
                         clock pessimism             -0.329    11.423    
                         clock uncertainty           -0.063    11.360    
    SLICE_X33Y176        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.300    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[726]
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[736]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.416ns (10.048%)  route 3.724ns (89.952%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 11.752 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.314ns (routing 1.417ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.381     9.286    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X33Y176        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[736]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.314    11.752    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X33Y176        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[736]/C
                         clock pessimism             -0.329    11.423    
                         clock uncertainty           -0.063    11.360    
    SLICE_X33Y176        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.300    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[736]
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[752]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.400ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.416ns (10.053%)  route 3.722ns (89.947%))
  Logic Levels:           5  (BUFGCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 11.750 - 6.400 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.417ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.586     5.146    fpga_core_inst/fifo_rx_mqtt/fifo_inst/s_clk
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.225 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     5.439    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X40Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.538 f  fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8/O
                         net (fo=13, routed)          0.102     5.640    fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14_i_8_n_0
    SLICE_X39Y220        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.765 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tready_int_reg_i_2/O
                         net (fo=119, routed)         0.523     6.288    fpga_core_inst/fifo_rx_mqtt/fifo_inst/pre_fifo_axis_tready
    SLICE_X41Y212        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.337 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/m_axis_tdata_reg[1023]_i_3/O
                         net (fo=2, routed)           0.306     6.643    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tvalid_reg_reg_0
    SLICE_X40Y212        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.679 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1/O
                         net (fo=1, routed)           1.198     7.877    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0_bufg_place
    BUFGCE_X0Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.905 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_bufg_place/O
                         net (fo=1297, routed)        1.379     9.284    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg[1023]_i_1_n_0
    SLICE_X33Y176        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[752]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     6.400 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     8.565    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.195 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     9.414    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.438 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.312    11.750    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X33Y176        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[752]/C
                         clock pessimism             -0.329    11.421    
                         clock uncertainty           -0.063    11.358    
    SLICE_X33Y176        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    11.298    fpga_core_inst/fifo_rx_mqtt/adapter_inst/m_axis_tdata_reg_reg[752]
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg_reg[597]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tdata_reg_reg[597]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.708%)  route 0.118ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    5.469ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      2.431ns (routing 1.417ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.562ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.431     5.469    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X47Y189        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg_reg[597]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y189        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     5.529 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg_reg[597]/Q
                         net (fo=2, routed)           0.118     5.647    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[597]
    SLICE_X46Y188        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tdata_reg_reg[597]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.741     5.301    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X46Y188        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tdata_reg_reg[597]/C
                         clock pessimism              0.273     5.574    
    SLICE_X46Y188        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.636    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tdata_reg_reg[597]
  -------------------------------------------------------------------
                         required time                         -5.636    
                         arrival time                           5.647    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.060ns (37.267%)  route 0.101ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.215ns
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      2.367ns (routing 1.417ns, distribution 0.950ns)
  Clock Net Delay (Destination): 2.655ns (routing 1.562ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.367     5.405    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_clk
    SLICE_X14Y221        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y221        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     5.465 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][100]/Q
                         net (fo=1, routed)           0.101     5.566    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][100]
    SLICE_X12Y221        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.655     5.215    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_clk
    SLICE_X12Y221        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][100]/C
                         clock pessimism              0.278     5.493    
    SLICE_X12Y221        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.555    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][100]
  -------------------------------------------------------------------
                         required time                         -5.555    
                         arrival time                           5.566    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/m_ip_source_ip_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_ip_source_ip_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.202ns
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      2.370ns (routing 1.417ns, distribution 0.953ns)
  Clock Net Delay (Destination): 2.642ns (routing 1.562ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.370     5.408    fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/clk
    SLICE_X36Y249        FDRE                                         r  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/m_ip_source_ip_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y249        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.466 r  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/m_ip_source_ip_reg_reg[11]/Q
                         net (fo=1, routed)           0.090     5.556    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_ip_source_ip[11]
    SLICE_X35Y249        FDRE                                         r  fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_ip_source_ip_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.642     5.202    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/clk
    SLICE_X35Y249        FDRE                                         r  fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_ip_source_ip_reg_reg[11]/C
                         clock pessimism              0.280     5.482    
    SLICE_X35Y249        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     5.544    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_ip_source_ip_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.556    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tkeep_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tkeep_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.553%)  route 0.081ns (57.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      2.400ns (routing 1.417ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.562ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.400     5.438    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X43Y213        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tkeep_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y213        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     5.498 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tkeep_reg_reg[44]/Q
                         net (fo=2, routed)           0.081     5.579    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tkeep_reg[44]
    SLICE_X41Y213        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tkeep_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.672     5.232    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X41Y213        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tkeep_reg_reg[44]/C
                         clock pessimism              0.273     5.505    
    SLICE_X41Y213        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     5.567    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tkeep_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -5.567    
                         arrival time                           5.579    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][908]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][908]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.058ns (29.442%)  route 0.139ns (70.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      2.385ns (routing 1.417ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.709ns (routing 1.562ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.385     5.423    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_clk
    SLICE_X9Y210         FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][908]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y210         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.481 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][908]/Q
                         net (fo=1, routed)           0.139     5.620    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][908]
    SLICE_X9Y205         FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][908]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.709     5.269    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_clk
    SLICE_X9Y205         FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][908]/C
                         clock pessimism              0.278     5.547    
    SLICE_X9Y205         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.607    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][908]
  -------------------------------------------------------------------
                         required time                         -5.607    
                         arrival time                           5.620    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tdata_reg_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    5.469ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      2.431ns (routing 1.417ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.562ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.431     5.469    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X45Y196        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y196        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.528 r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg_reg[84]/Q
                         net (fo=2, routed)           0.119     5.647    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_tdata_reg[84]
    SLICE_X47Y197        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tdata_reg_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.739     5.299    fpga_core_inst/fifo_rx_mqtt/adapter_inst/s_clk
    SLICE_X47Y197        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tdata_reg_reg[84]/C
                         clock pessimism              0.273     5.572    
    SLICE_X47Y197        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     5.634    fpga_core_inst/fifo_rx_mqtt/adapter_inst/temp_m_axis_tdata_reg_reg[84]
  -------------------------------------------------------------------
                         required time                         -5.634    
                         arrival time                           5.647    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][1200]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][1200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      2.301ns (routing 1.417ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.562ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.301     5.339    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_clk
    SLICE_X31Y230        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][1200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.397 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][1200]/Q
                         net (fo=1, routed)           0.067     5.464    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[0][1200]
    SLICE_X31Y231        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][1200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.593     5.153    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_clk
    SLICE_X31Y231        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][1200]/C
                         clock pessimism              0.236     5.389    
    SLICE_X31Y231        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     5.451    fpga_core_inst/fifo_tx_mqtt/fifo_inst/m_axis_pipe_reg_reg[1][1200]
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           5.464    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/adapter_inst/m_axis_tuser_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_dest_port_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      2.301ns (routing 1.417ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.562ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.301     5.339    fpga_core_inst/fifo_tx_mqtt/adapter_inst/m_clk
    SLICE_X31Y229        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/adapter_inst/m_axis_tuser_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.397 r  fpga_core_inst/fifo_tx_mqtt/adapter_inst/m_axis_tuser_reg_reg[36]/Q
                         net (fo=1, routed)           0.067     5.464    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/s_udp_dest_port[4]
    SLICE_X31Y230        FDRE                                         r  fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_dest_port_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.593     5.153    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/clk
    SLICE_X31Y230        FDRE                                         r  fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_dest_port_reg_reg[4]/C
                         clock pessimism              0.236     5.389    
    SLICE_X31Y230        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     5.451    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_dest_port_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           5.464    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/m_eth_dest_mac_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_eth_dest_mac_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.086%)  route 0.127ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      2.361ns (routing 1.417ns, distribution 0.944ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.562ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.361     5.399    fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/clk
    SLICE_X38Y254        FDRE                                         r  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/m_eth_dest_mac_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y254        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     5.459 r  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/m_eth_dest_mac_reg_reg[14]/Q
                         net (fo=1, routed)           0.127     5.586    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_ip_eth_dest_mac[14]
    SLICE_X39Y253        FDRE                                         r  fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_eth_dest_mac_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.672     5.232    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/clk
    SLICE_X39Y253        FDRE                                         r  fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_eth_dest_mac_reg_reg[14]/C
                         clock pessimism              0.280     5.512    
    SLICE_X39Y253        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     5.573    fpga_core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_eth_dest_mac_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.573    
                         arrival time                           5.586    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_core_inst/eth_axis_rx_inst/save_axis_tkeep_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tkeep_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.057ns (30.481%)  route 0.130ns (69.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      2.342ns (routing 1.417ns, distribution 0.925ns)
  Clock Net Delay (Destination): 2.652ns (routing 1.562ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.165     2.165    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.795 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.014    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.038 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.342     5.380    fpga_core_inst/eth_axis_rx_inst/clk
    SLICE_X35Y266        FDRE                                         r  fpga_core_inst/eth_axis_rx_inst/save_axis_tkeep_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y266        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     5.437 r  fpga_core_inst/eth_axis_rx_inst/save_axis_tkeep_reg_reg[7]/Q
                         net (fo=2, routed)           0.130     5.567    fpga_core_inst/eth_axis_rx_inst/save_axis_tkeep_reg[7]
    SLICE_X36Y264        FDRE                                         r  fpga_core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tkeep_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  design_1_wrapper/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.409     2.409    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.282 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.532    design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.560 r  design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12583, routed)       2.652     5.212    fpga_core_inst/eth_axis_rx_inst/clk
    SLICE_X36Y264        FDRE                                         r  fpga_core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tkeep_reg_reg[1]/C
                         clock pessimism              0.280     5.492    
    SLICE_X36Y264        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     5.554    fpga_core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tkeep_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.554    
                         arrival time                           5.567    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB18_X3Y102  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         6.400       4.831      RAMB18_X3Y102  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X3Y52   fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.400       4.831      RAMB36_X3Y52   fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB36_X2Y47   fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.400       4.831      RAMB36_X2Y47   fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.400       4.831      RAMB18_X2Y96   fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         6.400       4.831      RAMB18_X2Y96   fpga_core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.400       5.045      RAMB36_X3Y35   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.400       5.045      RAMB36_X4Y36   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_11/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB18_X3Y102  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB18_X4Y94   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_18/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X1Y49   fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB18_X1Y100  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X2Y40   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_13/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X4Y43   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_15/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB18_X3Y102  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.200       2.658      RAMB18_X3Y102  fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y52   fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y40   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y35   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_10/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X4Y36   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_11/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y39   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_12/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y42   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_14/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y50   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_16/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y49   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_17/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y52   fpga_core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y40   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X3Y38   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.200       2.658      RAMB36_X2Y39   fpga_core_inst/fifo_rx_mqtt/fifo_inst/mem_reg_6/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.405ns (15.452%)  route 2.216ns (84.548%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 7.957 - 6.400 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.687ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.623ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.556     1.772    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X13Y255        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.851 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/Q
                         net (fo=9, routed)           0.684     2.535    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/p_2_in
    SLICE_X19Y261        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.681 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=7, routed)           0.330     3.011    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X18Y263        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.062 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.049     3.111    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X18Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.150 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=13, routed)          0.324     3.474    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X20Y260        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.564 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=32, routed)          0.829     4.393    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1_n_0
    SLICE_X16Y251        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.364     7.957    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X16Y251        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[0]/C
                         clock pessimism              0.126     8.083    
                         clock uncertainty           -0.046     8.037    
    SLICE_X16Y251        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.074     7.963    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.405ns (15.452%)  route 2.216ns (84.548%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 7.957 - 6.400 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.687ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.623ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.556     1.772    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X13Y255        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.851 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/Q
                         net (fo=9, routed)           0.684     2.535    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/p_2_in
    SLICE_X19Y261        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.681 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=7, routed)           0.330     3.011    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X18Y263        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.062 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.049     3.111    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X18Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.150 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=13, routed)          0.324     3.474    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X20Y260        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.564 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=32, routed)          0.829     4.393    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1_n_0
    SLICE_X16Y251        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.364     7.957    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X16Y251        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[20]/C
                         clock pessimism              0.126     8.083    
                         clock uncertainty           -0.046     8.037    
    SLICE_X16Y251        FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.074     7.963    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[20]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.405ns (15.452%)  route 2.216ns (84.548%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 7.957 - 6.400 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.687ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.623ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.556     1.772    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X13Y255        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.851 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/Q
                         net (fo=9, routed)           0.684     2.535    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/p_2_in
    SLICE_X19Y261        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.681 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=7, routed)           0.330     3.011    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X18Y263        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.062 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.049     3.111    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X18Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.150 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=13, routed)          0.324     3.474    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X20Y260        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.564 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=32, routed)          0.829     4.393    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1_n_0
    SLICE_X16Y251        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.364     7.957    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X16Y251        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[29]/C
                         clock pessimism              0.126     8.083    
                         clock uncertainty           -0.046     8.037    
    SLICE_X16Y251        FDSE (Setup_BFF_SLICEL_C_S)
                                                     -0.074     7.963    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[29]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.698ns (25.719%)  route 2.016ns (74.282%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 7.960 - 6.400 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.554ns (routing 0.687ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.623ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.554     1.770    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X20Y267        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y267        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.848 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[2]/Q
                         net (fo=25, routed)          0.629     2.477    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_119_0[2]
    SLICE_X16Y259        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.587 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_37/O
                         net (fo=7, routed)           0.318     2.905    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/crc_state3_reg[2]
    SLICE_X14Y261        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     3.029 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_116/O
                         net (fo=5, routed)           0.330     3.359    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24_n_33
    SLICE_X15Y259        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.408 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_34/O
                         net (fo=2, routed)           0.190     3.598    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_34_n_0
    SLICE_X14Y261        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     3.722 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_9/O
                         net (fo=1, routed)           0.184     3.906    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_9_n_0
    SLICE_X16Y261        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.029 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.317     4.346    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X19Y260        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     4.436 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.048     4.484    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X19Y260        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.367     7.960    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X19Y260        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.126     8.086    
                         clock uncertainty           -0.046     8.040    
    SLICE_X19Y260        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.065    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.602ns (22.338%)  route 2.093ns (77.662%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 7.992 - 6.400 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.687ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.623ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.603     1.819    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y264         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y264         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.899 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.431     2.330    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X7Y271         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     2.429 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.390     2.819    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y264         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.885 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=15, routed)          0.237     3.122    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X6Y264         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.212 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=110, routed)         0.645     3.857    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X3Y269         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.979 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[50]_i_4/O
                         net (fo=6, routed)           0.318     4.297    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[50]_i_4_n_0
    SLICE_X8Y266         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     4.442 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[10]_i_1__1/O
                         net (fo=1, routed)           0.072     4.514    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[10]
    SLICE_X8Y266         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.399     7.992    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y266         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[10]/C
                         clock pessimism              0.126     8.118    
                         clock uncertainty           -0.046     8.072    
    SLICE_X8Y266         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.097    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[10]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.444ns (16.512%)  route 2.245ns (83.488%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 7.963 - 6.400 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.687ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.623ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.555     1.771    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X12Y259        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y259        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.850 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[6]/Q
                         net (fo=6, routed)           1.105     2.955    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg_n_0_[6]
    SLICE_X18Y262        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     3.107 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=13, routed)          0.354     3.461    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X19Y262        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.551 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=65, routed)          0.727     4.278    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next__0[1]
    SLICE_X13Y255        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.401 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[16]_i_1/O
                         net (fo=1, routed)           0.059     4.460    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[16]
    SLICE_X13Y255        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.370     7.963    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X13Y255        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/C
                         clock pessimism              0.126     8.089    
                         clock uncertainty           -0.046     8.043    
    SLICE_X13Y255        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.068    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.551ns (20.552%)  route 2.130ns (79.448%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 7.962 - 6.400 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.687ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.623ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.556     1.772    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X13Y255        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.851 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/Q
                         net (fo=9, routed)           0.684     2.535    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/p_2_in
    SLICE_X19Y261        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.681 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=7, routed)           0.330     3.011    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X18Y263        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.062 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.049     3.111    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X18Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.150 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=13, routed)          0.354     3.504    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X19Y262        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.594 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=65, routed)          0.664     4.258    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next__0[1]
    SLICE_X12Y256        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.404 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[13]_i_1/O
                         net (fo=1, routed)           0.049     4.453    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[13]_i_1_n_0
    SLICE_X12Y256        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.369     7.962    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X12Y256        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]/C
                         clock pessimism              0.126     8.088    
                         clock uncertainty           -0.046     8.042    
    SLICE_X12Y256        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.067    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.611ns (23.057%)  route 2.039ns (76.943%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 7.992 - 6.400 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.687ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.623ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.603     1.819    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y264         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y264         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.899 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.431     2.330    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X7Y271         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     2.429 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.390     2.819    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y264         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.870 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.478     3.348    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X3Y275         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.445 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.373     3.818    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X7Y261         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     3.954 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[20]_i_3__0/O
                         net (fo=1, routed)           0.318     4.272    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[20]_i_3__0_n_0
    SLICE_X7Y261         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     4.420 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[20]_i_1__1/O
                         net (fo=1, routed)           0.049     4.469    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[20]
    SLICE_X7Y261         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.399     7.992    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y261         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[20]/C
                         clock pessimism              0.126     8.118    
                         clock uncertainty           -0.046     8.072    
    SLICE_X7Y261         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.097    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[20]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.405ns (15.882%)  route 2.145ns (84.118%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 7.957 - 6.400 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.687ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.623ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.556     1.772    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X13Y255        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.851 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/Q
                         net (fo=9, routed)           0.684     2.535    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/p_2_in
    SLICE_X19Y261        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.681 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=7, routed)           0.330     3.011    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X18Y263        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.062 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.049     3.111    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X18Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.150 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=13, routed)          0.324     3.474    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X20Y260        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.564 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=32, routed)          0.758     4.322    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1_n_0
    SLICE_X15Y253        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.364     7.957    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X15Y253        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]/C
                         clock pessimism              0.126     8.083    
                         clock uncertainty           -0.046     8.037    
    SLICE_X15Y253        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074     7.963    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.405ns (15.882%)  route 2.145ns (84.118%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 7.957 - 6.400 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.687ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.623ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.556     1.772    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X13Y255        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.851 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[2]/Q
                         net (fo=9, routed)           0.684     2.535    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/p_2_in
    SLICE_X19Y261        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.681 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=7, routed)           0.330     3.011    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X18Y263        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.062 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.049     3.111    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X18Y262        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.150 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=13, routed)          0.324     3.474    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X20Y260        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.564 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=32, routed)          0.758     4.322    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1_n_0
    SLICE_X15Y253        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.364     7.957    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X15Y253        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[2]/C
                         clock pessimism              0.126     8.083    
                         clock uncertainty           -0.046     8.037    
    SLICE_X15Y253        FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.074     7.963    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                  3.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.405ns (routing 0.623ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.687ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.405     1.598    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X0Y250         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y250         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.656 r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[7]/Q
                         net (fo=1, routed)           0.122     1.778    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[7]
    SLICE_X2Y250         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.616     1.832    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X2Y250         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/C
                         clock pessimism             -0.126     1.706    
    SLICE_X2Y250         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.768    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.708%)  route 0.118ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.404ns (routing 0.623ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.687ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.404     1.597    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X1Y257         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y257         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.657 r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[42]/Q
                         net (fo=3, routed)           0.118     1.775    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[42]
    SLICE_X3Y256         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.612     1.828    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X3Y256         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[42]/C
                         clock pessimism             -0.126     1.702    
    SLICE_X3Y256         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.764    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.401ns (routing 0.623ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.687ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.401     1.594    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X3Y252         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y252         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.652 r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[20]/Q
                         net (fo=2, routed)           0.071     1.723    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[20]
    SLICE_X3Y253         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.610     1.826    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X3Y253         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[20]/C
                         clock pessimism             -0.179     1.647    
    SLICE_X3Y253         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.709    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_2_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.250%)  route 0.102ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.400ns (routing 0.623ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.687ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.400     1.593    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y257         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y257         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.651 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_2_reg[4]/Q
                         net (fo=1, routed)           0.102     1.753    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_2[4]
    SLICE_X6Y257         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_2_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.586     1.802    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X6Y257         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_2_d1_reg[4]/C
                         clock pessimism             -0.126     1.676    
    SLICE_X6Y257         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.736    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_2_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.364ns (routing 0.623ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.687ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.364     1.557    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X19Y264        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y264        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.616 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=1, routed)           0.114     1.730    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X20Y263        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.560     1.776    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/rx_clk
    SLICE_X20Y263        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[30]/C
                         clock pessimism             -0.126     1.650    
    SLICE_X20Y263        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.712    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.873ns (routing 0.377ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.422ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.873     0.999    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X2Y249         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y249         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.038 r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/Q
                         net (fo=1, routed)           0.033     1.071    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[0]
    SLICE_X2Y249         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.992     1.132    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X2Y249         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/C
                         clock pessimism             -0.127     1.005    
    SLICE_X2Y249         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.052    DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.878ns (routing 0.377ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.422ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.878     1.004    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X4Y276         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y276         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.043 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[36]/Q
                         net (fo=1, routed)           0.033     1.076    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[36]
    SLICE_X4Y276         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.999     1.139    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X4Y276         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[35]/C
                         clock pessimism             -0.129     1.010    
    SLICE_X4Y276         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.057    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.871ns (routing 0.377ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.422ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.871     0.997    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X4Y270         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y270         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.036 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/Q
                         net (fo=1, routed)           0.033     1.069    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[50]
    SLICE_X4Y270         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.990     1.130    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X4Y270         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/C
                         clock pessimism             -0.127     1.003    
    SLICE_X4Y270         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.050    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.880ns (routing 0.377ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.422ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.880     1.006    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y261         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y261         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.045 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[1]/Q
                         net (fo=1, routed)           0.033     1.078    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[1]
    SLICE_X7Y261         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.001     1.141    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y261         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[6]/C
                         clock pessimism             -0.129     1.012    
    SLICE_X7Y261         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.059    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.113ns (60.106%)  route 0.075ns (39.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.396ns (routing 0.623ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.687ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.396     1.589    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y262         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y262         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.649 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_o_reg[1]/Q
                         net (fo=9, routed)           0.066     1.715    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_o_reg_n_0_[1]
    SLICE_X2Y262         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.053     1.768 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_d1[0]_i_1/O
                         net (fo=1, routed)           0.009     1.777    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_d1_nxt116_out
    SLICE_X2Y262         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.606     1.822    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X2Y262         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_d1_reg[0]/C
                         clock pessimism             -0.126     1.696    
    SLICE_X2Y262         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.758    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y52        fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB18_X2Y106       fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y110      DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y275       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y275       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y275       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y275       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y275       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y52        fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y52        fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X2Y106       fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X2Y106       fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y274       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y274       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMA_D1/CLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y52        fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X2Y106       fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X2Y106       fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y52        fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y275       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y275       DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.031       0.447      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.012       0.513      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.011       0.836      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.030       0.851      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[58]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.797ns (24.752%)  route 2.423ns (75.248%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 8.000 - 6.400 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.687ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.592     1.807    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X8Y255         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y255         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.883 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[14]/Q
                         net (fo=25, routed)          0.668     2.551    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[14]
    SLICE_X12Y241        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.673 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[26]_i_11/O
                         net (fo=21, routed)          0.706     3.379    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[26]_i_10_0
    SLICE_X7Y255         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     3.502 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[26]_i_15/O
                         net (fo=1, routed)           0.152     3.654    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[26]_i_15_n_0
    SLICE_X7Y255         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.803 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[26]_i_10/O
                         net (fo=1, routed)           0.268     4.071    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next6[2]
    SLICE_X10Y250        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.159 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[26]_i_4/O
                         net (fo=1, routed)           0.175     4.334    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[26]_i_4_n_0
    SLICE_X10Y249        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.424 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[26]_i_2/O
                         net (fo=2, routed)           0.395     4.819    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[26]_i_2_n_0
    SLICE_X6Y244         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.968 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_1/O
                         net (fo=1, routed)           0.059     5.027    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_1_n_0
    SLICE_X6Y244         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.408     8.000    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X6Y244         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[58]/C
                         clock pessimism              0.126     8.126    
                         clock uncertainty           -0.046     8.080    
    SLICE_X6Y244         FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.105    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[58]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.485ns (15.585%)  route 2.627ns (84.415%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 7.947 - 6.400 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.687ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.623ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.589     1.804    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X9Y253         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y253         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.883 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[10]/Q
                         net (fo=33, routed)          0.676     2.559    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[10]
    SLICE_X13Y250        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.625 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[57]_i_28/O
                         net (fo=9, routed)           0.759     3.384    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/xgmii_txd_reg[57]_i_21
    SLICE_X10Y251        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.533 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/i_/xgmii_txd_reg[40]_i_27/O
                         net (fo=1, routed)           0.387     3.920    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48_n_72
    SLICE_X13Y251        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.008 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_12/O
                         net (fo=1, routed)           0.435     4.443    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_12_n_0
    SLICE_X8Y251         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     4.495 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_4/O
                         net (fo=2, routed)           0.321     4.816    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_4_n_0
    SLICE_X7Y239         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.867 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[8]_i_1/O
                         net (fo=1, routed)           0.049     4.916    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[8]_i_1_n_0
    SLICE_X7Y239         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.355     7.947    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X7Y239         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[8]/C
                         clock pessimism              0.087     8.034    
                         clock uncertainty           -0.046     7.988    
    SLICE_X7Y239         FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.013    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.397ns (12.741%)  route 2.719ns (87.259%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 7.951 - 6.400 ) 
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.687ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.623ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.568     1.783    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X14Y245        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y245        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.864 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/Q
                         net (fo=82, routed)          1.232     3.096    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[3]
    SLICE_X8Y248         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.241 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[22]_i_16/O
                         net (fo=9, routed)           0.654     3.895    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[22]_i_16_n_0
    SLICE_X12Y247        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     3.944 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[10]_i_4/O
                         net (fo=1, routed)           0.511     4.455    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[10]_i_4_n_0
    SLICE_X8Y245         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     4.577 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[10]_i_1/O
                         net (fo=2, routed)           0.322     4.899    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[10]_i_1_n_0
    SLICE_X8Y238         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.359     7.951    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X8Y238         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[10]/C
                         clock pessimism              0.087     8.038    
                         clock uncertainty           -0.046     7.992    
    SLICE_X8Y238         FDSE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.017    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[10]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.602ns (18.795%)  route 2.601ns (81.205%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 8.003 - 6.400 ) 
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.687ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.623ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.568     1.783    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X14Y245        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y245        FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.863 f  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[2]/Q
                         net (fo=51, routed)          1.068     2.931    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[2]
    SLICE_X6Y248         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.081 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_4/O
                         net (fo=33, routed)          0.631     3.712    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[58]_i_4_n_0
    SLICE_X12Y243        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     3.809 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_12/O
                         net (fo=2, routed)           0.464     4.273    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[56]_i_12_n_0
    SLICE_X10Y251        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.396 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_3/O
                         net (fo=1, routed)           0.380     4.776    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_3_n_0
    SLICE_X8Y242         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.928 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[24]_i_1/O
                         net (fo=1, routed)           0.058     4.986    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[24]
    SLICE_X8Y242         FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.411     8.003    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X8Y242         FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]/C
                         clock pessimism              0.126     8.129    
                         clock uncertainty           -0.046     8.083    
    SLICE_X8Y242         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.108    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[24]
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[40]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.471ns (15.312%)  route 2.605ns (84.688%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 7.947 - 6.400 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.687ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.623ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.589     1.804    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X9Y253         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y253         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.883 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[10]/Q
                         net (fo=33, routed)          0.676     2.559    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[10]
    SLICE_X13Y250        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.625 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[57]_i_28/O
                         net (fo=9, routed)           0.759     3.384    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/xgmii_txd_reg[57]_i_21
    SLICE_X10Y251        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.533 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48/i_/xgmii_txd_reg[40]_i_27/O
                         net (fo=1, routed)           0.387     3.920    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_48_n_72
    SLICE_X13Y251        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.008 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_12/O
                         net (fo=1, routed)           0.435     4.443    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_12_n_0
    SLICE_X8Y251         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     4.495 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_4/O
                         net (fo=2, routed)           0.282     4.777    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_4_n_0
    SLICE_X8Y239         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     4.814 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_1/O
                         net (fo=1, routed)           0.066     4.880    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[40]_i_1_n_0
    SLICE_X8Y239         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.355     7.947    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X8Y239         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[40]/C
                         clock pessimism              0.087     8.034    
                         clock uncertainty           -0.046     7.988    
    SLICE_X8Y239         FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.013    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.463ns (14.950%)  route 2.634ns (85.050%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 7.952 - 6.400 ) 
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.687ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.623ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.568     1.783    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X14Y245        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y245        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.864 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/Q
                         net (fo=82, routed)          1.232     3.096    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[3]
    SLICE_X8Y248         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.241 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[22]_i_16/O
                         net (fo=9, routed)           0.654     3.895    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[22]_i_16_n_0
    SLICE_X12Y247        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     3.944 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[10]_i_4/O
                         net (fo=1, routed)           0.511     4.455    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[10]_i_4_n_0
    SLICE_X8Y245         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     4.577 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[10]_i_1/O
                         net (fo=2, routed)           0.207     4.784    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[10]_i_1_n_0
    SLICE_X8Y238         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.850 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[42]_i_1/O
                         net (fo=1, routed)           0.030     4.880    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[42]_i_1_n_0
    SLICE_X8Y238         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.360     7.952    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X8Y238         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]/C
                         clock pessimism              0.087     8.039    
                         clock uncertainty           -0.046     7.993    
    SLICE_X8Y238         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.018    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[50]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.509ns (16.097%)  route 2.653ns (83.903%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 7.999 - 6.400 ) 
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.687ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.568     1.783    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X14Y245        FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y245        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.864 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[3]/Q
                         net (fo=82, routed)          1.232     3.096    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg[3]
    SLICE_X8Y248         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.241 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[22]_i_16/O
                         net (fo=9, routed)           0.707     3.948    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[22]_i_16_n_0
    SLICE_X12Y248        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     4.044 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[18]_i_3/O
                         net (fo=1, routed)           0.360     4.404    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[18]_i_3_n_0
    SLICE_X10Y245        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.501 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[18]_i_1/O
                         net (fo=2, routed)           0.301     4.802    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[18]_i_1_n_0
    SLICE_X6Y245         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     4.892 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[50]_i_1/O
                         net (fo=1, routed)           0.053     4.945    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[50]_i_1_n_0
    SLICE_X6Y245         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.407     7.999    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X6Y245         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[50]/C
                         clock pessimism              0.126     8.125    
                         clock uncertainty           -0.046     8.079    
    SLICE_X6Y245         FDSE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.104    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.538ns (17.634%)  route 2.513ns (82.366%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 7.952 - 6.400 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.687ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.623ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.572     1.787    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X15Y246        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y246        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.868 f  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/Q
                         net (fo=44, routed)          1.300     3.168    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_1
    SLICE_X7Y244         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     3.325 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/xgmii_txd_reg[49]_i_12/O
                         net (fo=1, routed)           0.207     3.532    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[49]_i_3_0
    SLICE_X7Y244         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.655 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[49]_i_6/O
                         net (fo=3, routed)           0.449     4.104    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[49]_i_6_n_0
    SLICE_X10Y248        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     4.140 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[34]_i_8/O
                         net (fo=1, routed)           0.219     4.359    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[34]_i_8_n_0
    SLICE_X8Y249         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     4.412 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[34]_i_2/O
                         net (fo=2, routed)           0.272     4.684    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[34]_i_2_n_0
    SLICE_X8Y238         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     4.772 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[2]_i_1/O
                         net (fo=1, routed)           0.066     4.838    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[2]_i_1_n_0
    SLICE_X8Y238         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.360     7.952    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X8Y238         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[2]/C
                         clock pessimism              0.087     8.039    
                         clock uncertainty           -0.046     7.993    
    SLICE_X8Y238         FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.018    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.647ns (20.757%)  route 2.470ns (79.243%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 7.999 - 6.400 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.687ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.592     1.807    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X8Y255         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y255         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.883 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[14]/Q
                         net (fo=25, routed)          0.668     2.551    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[14]
    SLICE_X12Y241        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.673 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[26]_i_11/O
                         net (fo=21, routed)          0.812     3.485    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[10]
    SLICE_X7Y256         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.536 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[10]_i_2/O
                         net (fo=4, routed)           0.175     3.711    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[10]_i_2_n_0
    SLICE_X8Y258         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.863 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[16]_i_4/O
                         net (fo=2, routed)           0.152     4.015    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64_n_39
    SLICE_X8Y254         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     4.113 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_10/O
                         net (fo=1, routed)           0.271     4.384    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_10_n_0
    SLICE_X4Y249         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.433 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_3/O
                         net (fo=2, routed)           0.320     4.753    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_3_n_0
    SLICE_X6Y245         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.852 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[16]_i_1/O
                         net (fo=1, routed)           0.072     4.924    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[16]_i_1_n_0
    SLICE_X6Y245         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.407     7.999    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X6Y245         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/C
                         clock pessimism              0.126     8.125    
                         clock uncertainty           -0.046     8.079    
    SLICE_X6Y245         FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.104    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.707ns (22.545%)  route 2.429ns (77.455%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 7.999 - 6.400 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.687ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.572     1.787    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X15Y246        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y246        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.868 f  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/Q
                         net (fo=44, routed)          1.300     3.168    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_1
    SLICE_X7Y244         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     3.325 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/xgmii_txd_reg[49]_i_12/O
                         net (fo=1, routed)           0.207     3.532    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[49]_i_3_0
    SLICE_X7Y244         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.655 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[49]_i_6/O
                         net (fo=3, routed)           0.361     4.016    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[49]_i_6_n_0
    SLICE_X10Y250        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     4.113 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[41]_i_4/O
                         net (fo=1, routed)           0.295     4.408    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[41]_i_4_n_0
    SLICE_X6Y250         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.560 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[41]_i_2/O
                         net (fo=2, routed)           0.236     4.796    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[41]_i_2_n_0
    SLICE_X6Y245         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     4.893 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[9]_i_1/O
                         net (fo=1, routed)           0.030     4.923    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[9]_i_1_n_0
    SLICE_X6Y245         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.407     7.999    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X6Y245         FDSE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[9]/C
                         clock pessimism              0.126     8.125    
                         clock uncertainty           -0.046     8.079    
    SLICE_X6Y245         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.104    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                  3.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.097ns (35.145%)  route 0.179ns (64.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.360ns (routing 0.623ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.687ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.360     1.552    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X7Y238         FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y238         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.612 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=163, routed)         0.149     1.761    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/Q[1]
    SLICE_X6Y241         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.037     1.798 r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[3]_i_1/O
                         net (fo=1, routed)           0.030     1.828    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[3]
    SLICE_X6Y241         FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.622     1.837    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_clk
    SLICE_X6Y241         FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[3]/C
                         clock pessimism             -0.087     1.750    
    SLICE_X6Y241         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.810    fpga_core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/data_d1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/dataout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.082ns (46.857%)  route 0.093ns (53.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.368ns (routing 0.623ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.687ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.368     1.560    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X3Y239         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/data_d1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y239         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.620 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/data_d1_reg[35]/Q
                         net (fo=3, routed)           0.069     1.689    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/p_9_in[3]
    SLICE_X2Y239         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.711 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/dataout[27]_i_1/O
                         net (fo=1, routed)           0.024     1.735    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/dataout[27]_i_1_n_0
    SLICE_X2Y239         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/dataout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.563     1.778    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X2Y239         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/dataout_reg[27]/C
                         clock pessimism             -0.122     1.656    
    SLICE_X2Y239         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.716    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/dataout_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.854ns (routing 0.377ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.422ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.854     0.979    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X0Y239         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y239         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.018 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[0]/Q
                         net (fo=1, routed)           0.033     1.051    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/D[0]
    SLICE_X0Y239         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.971     1.110    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X0Y239         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
                         clock pessimism             -0.125     0.985    
    SLICE_X0Y239         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.032    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.887ns (routing 0.377ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.422ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.887     1.012    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X2Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.051 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[10]/Q
                         net (fo=1, routed)           0.033     1.084    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/D[10]
    SLICE_X2Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.008     1.147    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X2Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/C
                         clock pessimism             -0.129     1.018    
    SLICE_X2Y245         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.065    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.887ns (routing 0.377ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.422ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.887     1.012    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X3Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y245         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.051 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[12]/Q
                         net (fo=1, routed)           0.033     1.084    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/D[12]
    SLICE_X3Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.008     1.147    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X3Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[12]/C
                         clock pessimism             -0.129     1.018    
    SLICE_X3Y245         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.065    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.887ns (routing 0.377ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.422ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.887     1.012    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X4Y243         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y243         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.051 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[14]/Q
                         net (fo=1, routed)           0.033     1.084    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/D[14]
    SLICE_X4Y243         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.009     1.148    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X4Y243         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[14]/C
                         clock pessimism             -0.130     1.018    
    SLICE_X4Y243         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.065    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.887ns (routing 0.377ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.422ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.887     1.012    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X4Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y245         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.051 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[27]/Q
                         net (fo=1, routed)           0.033     1.084    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/D[27]
    SLICE_X4Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.008     1.147    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X4Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[27]/C
                         clock pessimism             -0.129     1.018    
    SLICE_X4Y245         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.065    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.875ns (routing 0.377ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.422ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.875     1.000    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X0Y248         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y248         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.039 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[51]/Q
                         net (fo=1, routed)           0.033     1.072    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/D[51]
    SLICE_X0Y248         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.996     1.135    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X0Y248         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[51]/C
                         clock pessimism             -0.129     1.006    
    SLICE_X0Y248         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.053    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.884ns (routing 0.377ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.422ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.884     1.009    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X0Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.048 r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[21]/Q
                         net (fo=1, routed)           0.034     1.082    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d[21]
    SLICE_X0Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.005     1.144    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X0Y245         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[21]/C
                         clock pessimism             -0.129     1.015    
    SLICE_X0Y245         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.062    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.887ns (routing 0.377ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.422ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.887     1.012    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X2Y244         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.051 r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[34]/Q
                         net (fo=1, routed)           0.034     1.085    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/D[34]
    SLICE_X2Y244         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.009     1.148    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X2Y244         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[34]/C
                         clock pessimism             -0.130     1.018    
    SLICE_X2Y244         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.065    DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X1Y49        fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB18_X1Y100       fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y112      DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDCE/C                   n/a                      0.550         6.400       5.850      SLICE_X0Y259        DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/C
Min Period        n/a     FDRE/C                   n/a                      0.550         6.400       5.850      SLICE_X3Y280        DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_resetdone_0/s_out_d2_cdc_to_reg/C
Min Period        n/a     FDRE/C                   n/a                      0.550         6.400       5.850      SLICE_X3Y280        DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_resetdone_0/s_out_d3_reg/C
Min Period        n/a     FDRE/C                   n/a                      0.550         6.400       5.850      SLICE_X3Y280        DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_resetdone_0/s_out_d4_reg/C
Min Period        n/a     FDRE/C                   n/a                      0.550         6.400       5.850      SLICE_X3Y259        DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d2_cdc_to_reg/C
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB18_X1Y100       fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X1Y49        fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X1Y49        fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB18_X1Y100       fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         3.200       2.925      SLICE_X0Y246        DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[30]/C
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         3.200       2.925      SLICE_X0Y246        DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[30]/C
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X1Y49        fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X1Y49        fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB18_X1Y100       fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB18_X1Y100       fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         3.200       2.925      SLICE_X3Y259        DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d2_cdc_to_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         3.200       2.925      SLICE_X3Y259        DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d3_reg/C
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.038       0.586      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.013       0.616      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.037       0.716      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.013       0.750      GTYE4_CHANNEL_X0Y4  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]
  To Clock:  txoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.080ns (6.390%)  route 1.172ns (93.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.459ns = ( 6.665 - 6.206 ) 
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.174ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.459ns (routing 0.128ns, distribution 0.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.702     0.702    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.782 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           1.172     1.954    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.459     6.665    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.234     6.899    
                         clock uncertainty           -0.046     6.853    
    SLICE_X1Y258         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.878    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.080ns (8.830%)  route 0.826ns (91.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.459ns = ( 6.665 - 6.206 ) 
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.174ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.459ns (routing 0.128ns, distribution 0.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.702     0.702    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.782 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.826     1.608    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.459     6.665    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.234     6.899    
                         clock uncertainty           -0.046     6.853    
    SLICE_X1Y258         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     6.878    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.080ns (15.326%)  route 0.442ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 6.650 - 6.206 ) 
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.174ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.444ns (routing 0.128ns, distribution 0.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.702     0.702    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.782 f  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.442     1.224    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.444     6.650    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.129     6.779    
                         clock uncertainty           -0.046     6.732    
    SLICE_X0Y258         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.658    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.080ns (15.326%)  route 0.442ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 6.650 - 6.206 ) 
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.174ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.444ns (routing 0.128ns, distribution 0.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.702     0.702    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.782 f  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.442     1.224    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.444     6.650    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.129     6.779    
                         clock uncertainty           -0.046     6.732    
    SLICE_X0Y258         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     6.658    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.078ns (11.048%)  route 0.628ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.459ns = ( 6.665 - 6.206 ) 
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.701ns (routing 0.174ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.459ns (routing 0.128ns, distribution 0.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.701     0.701    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.779 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.628     1.407    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.459     6.665    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.204     6.869    
                         clock uncertainty           -0.046     6.823    
    SLICE_X1Y258         FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.848    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.848    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.203ns (32.222%)  route 0.427ns (67.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.446ns = ( 6.652 - 6.206 ) 
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.677ns (routing 0.174ns, distribution 0.503ns)
  Clock Net Delay (Destination): 0.446ns (routing 0.128ns, distribution 0.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.677     0.677    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y258         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.756 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.376     1.132    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y258         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     1.256 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.051     1.307    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.446     6.652    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.222     6.874    
                         clock uncertainty           -0.046     6.828    
    SLICE_X0Y258         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.853    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.077ns (12.727%)  route 0.528ns (87.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.459ns = ( 6.665 - 6.206 ) 
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.174ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.459ns (routing 0.128ns, distribution 0.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.702     0.702    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.779 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.528     1.307    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.459     6.665    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.234     6.899    
                         clock uncertainty           -0.046     6.853    
    SLICE_X1Y258         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.878    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.212ns (35.158%)  route 0.391ns (64.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.446ns = ( 6.652 - 6.206 ) 
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.677ns (routing 0.174ns, distribution 0.503ns)
  Clock Net Delay (Destination): 0.446ns (routing 0.128ns, distribution 0.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.677     0.677    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y258         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.756 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.376     1.132    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y258         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.265 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.280    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.446     6.652    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.222     6.874    
                         clock uncertainty           -0.046     6.828    
    SLICE_X0Y258         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.853    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  5.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.077ns (33.478%)  route 0.153ns (66.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.368ns (routing 0.128ns, distribution 0.240ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.164ns, distribution 0.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.368     0.368    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y258         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.407 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=2, routed)           0.147     0.554    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[2]
    SLICE_X0Y258         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.038     0.592 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.598    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.470     0.470    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.096     0.374    
    SLICE_X0Y258         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.421    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.421    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.101ns (39.608%)  route 0.154ns (60.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.365ns (routing 0.128ns, distribution 0.237ns)
  Clock Net Delay (Destination): 0.470ns (routing 0.164ns, distribution 0.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.365     0.365    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y258         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.406 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.137     0.543    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y258         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.603 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.017     0.620    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.470     0.470    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.090     0.380    
    SLICE_X0Y258         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.426    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.039ns (13.220%)  route 0.256ns (86.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.378ns (routing 0.128ns, distribution 0.250ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.164ns, distribution 0.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.378     0.378    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.417 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.256     0.673    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.485     0.485    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.101     0.384    
    SLICE_X1Y258         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.431    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.041ns (16.206%)  route 0.212ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.378ns (routing 0.128ns, distribution 0.250ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.164ns, distribution 0.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.378     0.378    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.419 f  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.212     0.631    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.466     0.466    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.078     0.388    
    SLICE_X0Y258         FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.010     0.378    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.041ns (16.206%)  route 0.212ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.378ns (routing 0.128ns, distribution 0.250ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.164ns, distribution 0.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.378     0.378    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.419 f  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.212     0.631    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.466     0.466    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.078     0.388    
    SLICE_X0Y258         FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.010     0.378    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.039ns (11.404%)  route 0.303ns (88.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.377ns (routing 0.128ns, distribution 0.249ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.164ns, distribution 0.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.377     0.377    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.416 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.303     0.719    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.485     0.485    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.094     0.391    
    SLICE_X1Y258         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.438    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.039ns (8.904%)  route 0.399ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.378ns (routing 0.128ns, distribution 0.250ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.164ns, distribution 0.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.378     0.378    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.417 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.399     0.816    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.485     0.485    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.101     0.384    
    SLICE_X1Y258         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.431    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.040ns (6.838%)  route 0.545ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.378ns (routing 0.128ns, distribution 0.250ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.164ns, distribution 0.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.378     0.378    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y258         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.418 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.545     0.963    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.485     0.485    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y258         FDCE                                         r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.101     0.384    
    SLICE_X1Y258         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.431    DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y257  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y257  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y257  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y258  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.347ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.078ns  (logic 0.079ns (7.328%)  route 0.999ns (92.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
    SLICE_X40Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.999     1.078    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[3]
    SLICE_X40Y222        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X40Y222        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.834ns  (logic 0.081ns (9.712%)  route 0.753ns (90.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
    SLICE_X40Y220        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.753     0.834    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[5]
    SLICE_X40Y220        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X40Y220        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.445ns  (logic 0.079ns (17.753%)  route 0.366ns (82.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y222                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
    SLICE_X40Y222        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.366     0.445    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[1]
    SLICE_X39Y222        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X39Y222        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.421ns  (logic 0.079ns (18.765%)  route 0.342ns (81.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y222                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
    SLICE_X40Y222        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.342     0.421    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[2]
    SLICE_X39Y222        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X39Y222        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.395ns  (logic 0.079ns (20.000%)  route 0.316ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y222                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
    SLICE_X40Y222        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.316     0.395    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[4]
    SLICE_X40Y222        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X40Y222        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.383ns  (logic 0.078ns (20.366%)  route 0.305ns (79.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y225                                     0.000     0.000 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X26Y225        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.305     0.383    fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X28Y225        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X28Y225        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.370ns  (logic 0.078ns (21.081%)  route 0.292ns (78.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y226                                     0.000     0.000 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X29Y226        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.292     0.370    fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X29Y225        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X29Y225        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.359ns  (logic 0.078ns (21.727%)  route 0.281ns (78.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y226                                     0.000     0.000 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X29Y226        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=5, routed)           0.281     0.359    fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X29Y225        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X29Y225        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.334ns  (logic 0.080ns (23.952%)  route 0.254ns (76.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y222                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
    SLICE_X39Y222        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.254     0.334    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[0]
    SLICE_X39Y222        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X39Y222        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.332ns  (logic 0.079ns (23.795%)  route 0.253ns (76.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y226                                     0.000     0.000 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X29Y226        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.253     0.332    fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X28Y225        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X28Y225        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/fifo_tx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  6.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.820ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.205ns  (logic 0.077ns (6.390%)  route 1.128ns (93.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y220                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    SLICE_X39Y220        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           1.128     1.205    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X39Y221        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y221        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_rx_mqtt/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             9.165ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.860ns  (logic 0.076ns (8.837%)  route 0.784ns (91.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y222                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X39Y222        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.784     0.860    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X40Y222        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y222        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  9.165    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.836ns  (logic 0.078ns (9.330%)  route 0.758ns (90.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y222                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X38Y222        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.758     0.836    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X40Y221        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y221        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.201ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.824ns  (logic 0.079ns (9.587%)  route 0.745ns (90.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y222                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X39Y222        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.745     0.824    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X40Y222        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y222        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  9.201    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.102%)  route 0.314ns (79.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y225                                     0.000     0.000 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[1]/C
    SLICE_X28Y225        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.314     0.393    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg[1]
    SLICE_X28Y227        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y227        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  9.632    

Slack (MET) :             9.635ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.390ns  (logic 0.078ns (20.000%)  route 0.312ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y222                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X39Y222        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.312     0.390    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X40Y221        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  9.635    

Slack (MET) :             9.636ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.389ns  (logic 0.078ns (20.051%)  route 0.311ns (79.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y219                                     0.000     0.000 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X39Y219        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.311     0.389    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X39Y219        FDRE                                         r  fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y219        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_rx_mqtt/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  9.636    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.372ns  (logic 0.081ns (21.774%)  route 0.291ns (78.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y227                                     0.000     0.000 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[3]/C
    SLICE_X28Y227        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=5, routed)           0.291     0.372    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X29Y225        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y225        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.356ns  (logic 0.079ns (22.191%)  route 0.277ns (77.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y225                                     0.000     0.000 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[0]/C
    SLICE_X28Y225        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.277     0.356    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X29Y226        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y226        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.720ns  (required time - arrival time)
  Source:                 fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.305ns  (logic 0.079ns (25.902%)  route 0.226ns (74.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y227                                     0.000     0.000 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/C
    SLICE_X28Y227        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.226     0.305    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_reg[2]
    SLICE_X29Y226        FDRE                                         r  fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y226        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    fpga_core_inst/fifo_tx_mqtt/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  9.720    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.505ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.920ns  (logic 0.078ns (8.478%)  route 0.842ns (91.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y270                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
    SLICE_X26Y270        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.842     0.920    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[8]
    SLICE_X26Y270        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y270        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.575ns  (logic 0.078ns (13.565%)  route 0.497ns (86.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y273                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
    SLICE_X26Y273        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.497     0.575    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[4]
    SLICE_X26Y272        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y272        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.559ns  (logic 0.079ns (14.132%)  route 0.480ns (85.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y270                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
    SLICE_X26Y270        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.480     0.559    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[6]
    SLICE_X26Y270        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y270        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.503ns  (logic 0.079ns (15.706%)  route 0.424ns (84.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y271                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
    SLICE_X25Y271        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.424     0.503    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[7]
    SLICE_X26Y270        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y270        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.471ns  (logic 0.077ns (16.348%)  route 0.394ns (83.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y272                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
    SLICE_X26Y272        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.394     0.471    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[0]
    SLICE_X26Y272        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y272        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y273                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
    SLICE_X26Y273        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.333     0.410    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[5]
    SLICE_X26Y272        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y272        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.399ns  (logic 0.078ns (19.549%)  route 0.321ns (80.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y273                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
    SLICE_X26Y273        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.321     0.399    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[2]
    SLICE_X26Y272        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y272        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.378ns  (logic 0.078ns (20.635%)  route 0.300ns (79.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y273                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
    SLICE_X26Y273        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.300     0.378    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[3]
    SLICE_X26Y272        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y272        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.340ns  (logic 0.078ns (22.941%)  route 0.262ns (77.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y273                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
    SLICE_X26Y273        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.262     0.340    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[1]
    SLICE_X26Y272        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y272        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.339ns  (logic 0.077ns (22.714%)  route 0.262ns (77.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y269                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
    SLICE_X26Y269        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=4, routed)           0.262     0.339    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_n_0
    SLICE_X26Y270        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y270        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  6.086    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.726ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.699ns  (logic 0.079ns (11.302%)  route 0.620ns (88.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X15Y248        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.620     0.699    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X17Y248        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y248        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.437ns  (logic 0.077ns (17.620%)  route 0.360ns (82.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y246                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    SLICE_X18Y246        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.360     0.437    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X18Y247        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y247        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.401ns  (logic 0.079ns (19.701%)  route 0.322ns (80.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y249                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X15Y249        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=2, routed)           0.322     0.401    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X18Y248        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y248        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.385ns  (logic 0.079ns (20.519%)  route 0.306ns (79.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y249                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
    SLICE_X15Y249        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.306     0.385    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X16Y250        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X16Y250        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.352ns  (logic 0.079ns (22.443%)  route 0.273ns (77.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y247                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X15Y247        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.273     0.352    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X18Y247        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y247        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.350ns  (logic 0.079ns (22.571%)  route 0.271ns (77.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X15Y248        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.271     0.350    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X18Y248        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y248        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.350ns  (logic 0.081ns (23.143%)  route 0.269ns (76.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y249                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X15Y249        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=4, routed)           0.269     0.350    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    SLICE_X17Y248        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y248        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.326ns  (logic 0.080ns (24.540%)  route 0.246ns (75.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y247                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X15Y247        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.246     0.326    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X18Y247        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y247        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.298ns  (logic 0.079ns (26.510%)  route 0.219ns (73.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X15Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.219     0.298    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X17Y249        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y249        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.283ns  (logic 0.081ns (28.622%)  route 0.202ns (71.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y247                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X15Y247        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.202     0.283    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X17Y248        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y248        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  6.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.810ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.615ns  (logic 0.079ns (12.846%)  route 0.536ns (87.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y268                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X25Y268        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.536     0.615    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X26Y270        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y270        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.556ns  (logic 0.077ns (13.849%)  route 0.479ns (86.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y270                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    SLICE_X26Y270        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.479     0.556    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X26Y271        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y271        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.476ns  (logic 0.081ns (17.017%)  route 0.395ns (82.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y270                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X25Y270        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=4, routed)           0.395     0.476    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[9]
    SLICE_X25Y271        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X25Y271        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y270                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X25Y270        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=2, routed)           0.356     0.435    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[8]
    SLICE_X26Y270        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y270        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.433ns  (logic 0.079ns (18.245%)  route 0.354ns (81.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y270                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
    SLICE_X25Y270        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.354     0.433    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[6]
    SLICE_X26Y269        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y269        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X26Y268        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.311     0.390    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X25Y272        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X25Y272        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.382ns  (logic 0.079ns (20.681%)  route 0.303ns (79.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X26Y268        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.303     0.382    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X26Y273        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y273        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.350ns  (logic 0.079ns (22.571%)  route 0.271ns (77.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y268                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X25Y268        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.271     0.350    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X25Y272        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X25Y272        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X25Y267        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.250     0.329    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X25Y270        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X25Y270        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.315ns  (logic 0.079ns (25.079%)  route 0.236ns (74.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
    SLICE_X25Y267        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=2, routed)           0.236     0.315    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[7]
    SLICE_X26Y269        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X26Y269        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  6.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.554ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.871ns  (logic 0.079ns (9.070%)  route 0.792ns (90.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y248                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
    SLICE_X17Y248        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.792     0.871    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[9]
    SLICE_X17Y247        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y247        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.660ns  (logic 0.080ns (12.121%)  route 0.580ns (87.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y249                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
    SLICE_X18Y249        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.580     0.660    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[0]
    SLICE_X18Y249        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y249        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y247                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
    SLICE_X17Y247        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.347     0.426    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[3]
    SLICE_X17Y247        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y247        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.424ns  (logic 0.079ns (18.632%)  route 0.345ns (81.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y246                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
    SLICE_X17Y246        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.345     0.424    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[5]
    SLICE_X18Y246        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y246        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.420ns  (logic 0.079ns (18.810%)  route 0.341ns (81.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y247                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
    SLICE_X17Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.341     0.420    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[4]
    SLICE_X17Y247        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y247        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.400ns  (logic 0.079ns (19.750%)  route 0.321ns (80.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y249                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
    SLICE_X17Y249        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.321     0.400    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[8]
    SLICE_X18Y249        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y249        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.344ns  (logic 0.079ns (22.965%)  route 0.265ns (77.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y247                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
    SLICE_X17Y247        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.265     0.344    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[2]
    SLICE_X17Y247        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y247        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y246                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
    SLICE_X18Y246        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.250     0.329    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[1]
    SLICE_X18Y246        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y246        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.305ns  (logic 0.079ns (25.902%)  route 0.226ns (74.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y249                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
    SLICE_X17Y249        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.226     0.305    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[7]
    SLICE_X17Y247        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X17Y247        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.298ns  (logic 0.079ns (26.510%)  route 0.219ns (73.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y247                                     0.000     0.000 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
    SLICE_X18Y247        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=4, routed)           0.219     0.298    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_reg
    SLICE_X18Y246        FDRE                                         r  fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X18Y246        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.425    fpga_core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  6.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.079ns (11.738%)  route 0.594ns (88.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 7.967 - 6.400 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.687ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.623ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.564     1.780    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X12Y247        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y247        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.859 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.594     2.453    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X12Y247        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.374     7.967    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X12Y247        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.187     8.154    
                         clock uncertainty           -0.046     8.107    
    SLICE_X12Y247        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.041    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.041    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.079ns (12.930%)  route 0.532ns (87.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 8.003 - 6.400 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.687ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.591     1.807    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.886 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=144, routed)         0.532     2.418    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X2Y252         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.410     8.003    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X2Y252         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.126     8.129    
                         clock uncertainty           -0.046     8.083    
    SLICE_X2Y252         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.017    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.079ns (12.930%)  route 0.532ns (87.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 8.003 - 6.400 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.687ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.591     1.807    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.886 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=144, routed)         0.532     2.418    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X2Y252         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.410     8.003    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X2Y252         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.126     8.129    
                         clock uncertainty           -0.046     8.083    
    SLICE_X2Y252         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     8.017    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.079ns (12.930%)  route 0.532ns (87.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 8.003 - 6.400 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.687ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.623ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.591     1.807    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.886 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=144, routed)         0.532     2.418    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X2Y252         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.410     8.003    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X2Y252         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.126     8.129    
                         clock uncertainty           -0.046     8.083    
    SLICE_X2Y252         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     8.017    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.081ns (20.149%)  route 0.321ns (79.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 7.985 - 6.400 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.687ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.591     1.807    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.888 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.321     2.209    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X9Y277         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.392     7.985    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X9Y277         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.126     8.111    
                         clock uncertainty           -0.046     8.065    
    SLICE_X9Y277         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.999    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.081ns (20.149%)  route 0.321ns (79.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 7.985 - 6.400 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.687ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.591     1.807    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.888 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.321     2.209    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X9Y277         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.392     7.985    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X9Y277         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.126     8.111    
                         clock uncertainty           -0.046     8.065    
    SLICE_X9Y277         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.999    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.081ns (20.149%)  route 0.321ns (79.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 7.985 - 6.400 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.591ns (routing 0.687ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.591     1.807    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.888 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.321     2.209    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X9Y277         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.392     7.985    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X9Y277         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.126     8.111    
                         clock uncertainty           -0.046     8.065    
    SLICE_X9Y277         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.999    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.079ns (23.724%)  route 0.254ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 7.969 - 6.400 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.579ns (routing 0.687ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.623ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.579     1.795    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X17Y255        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y255        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.874 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.254     2.128    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X16Y255        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.376     7.969    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X16Y255        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.185     8.154    
                         clock uncertainty           -0.046     8.108    
    SLICE_X16Y255        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.042    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.079ns (27.148%)  route 0.212ns (72.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 7.959 - 6.400 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.687ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.623ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.549     1.765    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X16Y257        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y257        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.212     2.056    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X16Y256        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.366     7.959    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X16Y256        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.177     8.136    
                         clock uncertainty           -0.046     8.090    
    SLICE_X16Y256        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.024    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -2.056    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 7.967 - 6.400 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.687ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.623ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.564     1.780    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X12Y245        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y245        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.859 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.205     2.064    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X12Y245        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.374     7.967    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X12Y245        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.187     8.154    
                         clock uncertainty           -0.046     8.107    
    SLICE_X12Y245        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.041    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.041    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                  5.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.377ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.422ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.859     0.985    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X17Y254        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y254        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.024 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.067     1.091    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X16Y254        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.977     1.117    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X16Y254        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.120     0.997    
    SLICE_X16Y254        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.977    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.854ns (routing 0.377ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.422ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.854     0.980    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X16Y257        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y257        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.019 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.091     1.110    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X16Y256        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.972     1.112    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X16Y256        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.114     0.998    
    SLICE_X16Y256        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.978    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.863ns (routing 0.377ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.422ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.863     0.989    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X12Y245        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y245        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.028 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.088     1.116    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X12Y245        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.977     1.117    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X12Y245        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.120     0.997    
    SLICE_X12Y245        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.977    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.863ns (routing 0.377ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.422ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.863     0.989    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X12Y246        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y246        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.028 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.088     1.116    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X12Y246        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.977     1.117    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X12Y246        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.120     0.997    
    SLICE_X12Y246        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.977    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.040ns (21.858%)  route 0.143ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.876ns (routing 0.377ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.422ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.876     1.002    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.042 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.143     1.185    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X9Y277         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.993     1.133    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X9Y277         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.085     1.048    
    SLICE_X9Y277         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.028    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.040ns (21.858%)  route 0.143ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.876ns (routing 0.377ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.422ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.876     1.002    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.042 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.143     1.185    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X9Y277         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.993     1.133    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X9Y277         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.085     1.048    
    SLICE_X9Y277         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.028    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.040ns (21.858%)  route 0.143ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.876ns (routing 0.377ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.422ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.876     1.002    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.042 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.143     1.185    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X9Y277         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.993     1.133    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X9Y277         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.085     1.048    
    SLICE_X9Y277         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.028    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.865ns (routing 0.377ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.422ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.865     0.991    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X17Y255        FDRE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y255        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.030 f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.111     1.141    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X16Y255        FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.982     1.122    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X16Y255        FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.121     1.001    
    SLICE_X16Y255        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.981    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.039ns (12.704%)  route 0.268ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.876ns (routing 0.377ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.422ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.876     1.002    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.041 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=144, routed)         0.268     1.309    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X2Y252         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.004     1.144    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X2Y252         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.085     1.059    
    SLICE_X2Y252         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.039    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.039ns (12.704%)  route 0.268ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.876ns (routing 0.377ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.422ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        0.876     1.002    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X3Y278         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y278         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.041 f  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=144, routed)         0.268     1.309    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X2Y252         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    DUT/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=2260, routed)        1.004     1.144    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X2Y252         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.085     1.059    
    SLICE_X2Y252         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.039    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.077ns (18.377%)  route 0.342ns (81.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 7.989 - 6.400 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.687ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.623ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.582     1.797    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X5Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y258         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.874 r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=4, routed)           0.342     2.216    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/lopt
    SLICE_X6Y256         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.397     7.989    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_refclk
    SLICE_X6Y256         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.126     8.115    
                         clock uncertainty           -0.046     8.069    
    SLICE_X6Y256         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.003    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.077ns (18.377%)  route 0.342ns (81.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 7.989 - 6.400 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.687ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.623ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.582     1.797    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X5Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y258         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.874 r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=4, routed)           0.342     2.216    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/lopt
    SLICE_X6Y256         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.397     7.989    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_refclk
    SLICE_X6Y256         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.126     8.115    
                         clock uncertainty           -0.046     8.069    
    SLICE_X6Y256         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     8.003    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.077ns (18.377%)  route 0.342ns (81.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 7.989 - 6.400 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.687ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.623ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.582     1.797    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X5Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y258         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.874 r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=4, routed)           0.342     2.216    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/lopt
    SLICE_X6Y256         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         1.397     7.989    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_refclk
    SLICE_X6Y256         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.126     8.115    
                         clock uncertainty           -0.046     8.069    
    SLICE_X6Y256         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     8.003    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  5.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.038ns (19.487%)  route 0.157ns (80.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.874ns (routing 0.377ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.422ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.874     0.999    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X5Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y258         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.037 r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=4, routed)           0.157     1.194    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/lopt
    SLICE_X6Y256         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.994     1.133    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_refclk
    SLICE_X6Y256         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.085     1.048    
    SLICE_X6Y256         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.028    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.038ns (19.487%)  route 0.157ns (80.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.874ns (routing 0.377ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.422ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.874     0.999    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X5Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y258         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.037 r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=4, routed)           0.157     1.194    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/lopt
    SLICE_X6Y256         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.994     1.133    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_refclk
    SLICE_X6Y256         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.085     1.048    
    SLICE_X6Y256         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.028    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.038ns (19.487%)  route 0.157ns (80.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.874ns (routing 0.377ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.422ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.874     0.999    DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X5Y258         FDRE                                         r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y258         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.037 r  DUT/inst/i_xxv_ethernet_0_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=4, routed)           0.157     1.194    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/lopt
    SLICE_X6Y256         FDPE                                         f  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  DUT/inst/i_xxv_ethernet_0_gt/inst/gen_gtwizard_gtye4_top.xxv_ethernet_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    DUT/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=790, routed)         0.994     1.133    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_refclk
    SLICE_X6Y256         FDPE                                         r  DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.085     1.048    
    SLICE_X6Y256         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.028    DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.166    





