// Seed: 2923489277
module module_0 ();
  reg id_1 = 1;
  reg id_2;
  always @(id_2 == id_1, negedge 1) begin
    id_1 = 1'b0;
    if (1) begin
      $display(id_1);
    end else begin
      id_2 <= id_1;
    end
  end
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6
);
  tri0 id_8 = id_1, id_9;
  module_0();
endmodule
