# Day 1 - Introduction to Verilog RTL Design and Synthesis

## 1. Introduction to Verilog RTL Design

ğŸ”¹ **RTL (Register Transfer Level) design** refers to modeling digital circuits at the level of data flow between registers.

ğŸ”¹ **Verilog** is a Hardware Description Language (HDL) used to describe and simulate digital logic circuits.

## 2. Introduction to Icarus Verilog (iverilog)

ğŸ”¹ **iverilog** is a free and open-source Verilog simulation and synthesis tool.

ğŸ”¹ Used primarily for simulating Verilog designs and testing them with a testbench.

ğŸ”¹ The output of simulation is often a **dump VCD (Value Change Dump) file** which can be viewed using waveform viewers like **GTKWave**.

## 3. Key Components in Simulation

ğŸ”§ **Design**  
  - The actual Verilog code (or modules) that define the logic circuit.  
  - Represents the intended functionality as per given specifications.

ğŸ§ª **Testbench**  
  - A non-synthesizable Verilog module that applies stimulus (test vectors) to the design.  
  - Used only for simulation purposes to verify that the design works as expected.

ğŸ› ï¸ **Simulator**  
  - Tool used to run and monitor simulations (like iverilog + vvp or GTKWave for waveforms).  
  - Checks if the design behaves as expected when different inputs are applied.

## 4. How the Simulator Works

- ğŸ‘€ The simulator monitors changes in input signals.  
- âš¡ If an input changes, the simulator:  
  - Evaluates the outputs based on the logic in the design.  
- ğŸ”„ If inputs do not change, there is:  
  - No change in outputs.

> **In essence:**  
> âš™ï¸ Simulation is **event-driven** â†’ Only runs computations when input signals change.

## Key Takeaways

- âœ… A Verilog simulation setup includes:  
  - Design (Verilog code)  
  - Testbench (stimulus generator)  
  - Simulator (to evaluate responses)

- âœ… Simulation helps verify the design before synthesis or hardware implementation.

- âœ… Understanding how simulators detect signal changes is crucial to writing efficient testbenches.
